
Science_Module_PCB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1c8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  0800b388  0800b388  0000c388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b690  0800b690  0000d168  2**0
                  CONTENTS
  4 .ARM          00000008  0800b690  0800b690  0000c690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b698  0800b698  0000d168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b698  0800b698  0000c698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b69c  0800b69c  0000c69c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800b6a0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001edc  20000168  0800b808  0000d168  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002044  0800b808  0000e044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d168  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170f1  00000000  00000000  0000d198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039bb  00000000  00000000  00024289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  00027c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000100c  00000000  00000000  00029160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f07a  00000000  00000000  0002a16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019370  00000000  00000000  000591e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00110c53  00000000  00000000  00072556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001831a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006478  00000000  00000000  001831ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00189664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000168 	.word	0x20000168
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b370 	.word	0x0800b370

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000016c 	.word	0x2000016c
 80001fc:	0800b370 	.word	0x0800b370

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_dmul>:
 80002d0:	b570      	push	{r4, r5, r6, lr}
 80002d2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002d6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002de:	bf1d      	ittte	ne
 80002e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002e4:	ea94 0f0c 	teqne	r4, ip
 80002e8:	ea95 0f0c 	teqne	r5, ip
 80002ec:	f000 f8de 	bleq	80004ac <__aeabi_dmul+0x1dc>
 80002f0:	442c      	add	r4, r5
 80002f2:	ea81 0603 	eor.w	r6, r1, r3
 80002f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000302:	bf18      	it	ne
 8000304:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000308:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800030c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000310:	d038      	beq.n	8000384 <__aeabi_dmul+0xb4>
 8000312:	fba0 ce02 	umull	ip, lr, r0, r2
 8000316:	f04f 0500 	mov.w	r5, #0
 800031a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800031e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000322:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000326:	f04f 0600 	mov.w	r6, #0
 800032a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800032e:	f09c 0f00 	teq	ip, #0
 8000332:	bf18      	it	ne
 8000334:	f04e 0e01 	orrne.w	lr, lr, #1
 8000338:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800033c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000340:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000344:	d204      	bcs.n	8000350 <__aeabi_dmul+0x80>
 8000346:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800034a:	416d      	adcs	r5, r5
 800034c:	eb46 0606 	adc.w	r6, r6, r6
 8000350:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000354:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000358:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800035c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000360:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000364:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000368:	bf88      	it	hi
 800036a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800036e:	d81e      	bhi.n	80003ae <__aeabi_dmul+0xde>
 8000370:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000374:	bf08      	it	eq
 8000376:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800037a:	f150 0000 	adcs.w	r0, r0, #0
 800037e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000388:	ea46 0101 	orr.w	r1, r6, r1
 800038c:	ea40 0002 	orr.w	r0, r0, r2
 8000390:	ea81 0103 	eor.w	r1, r1, r3
 8000394:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000398:	bfc2      	ittt	gt
 800039a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800039e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003a2:	bd70      	popgt	{r4, r5, r6, pc}
 80003a4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003a8:	f04f 0e00 	mov.w	lr, #0
 80003ac:	3c01      	subs	r4, #1
 80003ae:	f300 80ab 	bgt.w	8000508 <__aeabi_dmul+0x238>
 80003b2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003b6:	bfde      	ittt	le
 80003b8:	2000      	movle	r0, #0
 80003ba:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003be:	bd70      	pople	{r4, r5, r6, pc}
 80003c0:	f1c4 0400 	rsb	r4, r4, #0
 80003c4:	3c20      	subs	r4, #32
 80003c6:	da35      	bge.n	8000434 <__aeabi_dmul+0x164>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc1b      	bgt.n	8000404 <__aeabi_dmul+0x134>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0520 	rsb	r5, r4, #32
 80003d4:	fa00 f305 	lsl.w	r3, r0, r5
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f205 	lsl.w	r2, r1, r5
 80003e0:	ea40 0002 	orr.w	r0, r0, r2
 80003e4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f0:	fa21 f604 	lsr.w	r6, r1, r4
 80003f4:	eb42 0106 	adc.w	r1, r2, r6
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 040c 	rsb	r4, r4, #12
 8000408:	f1c4 0520 	rsb	r5, r4, #32
 800040c:	fa00 f304 	lsl.w	r3, r0, r4
 8000410:	fa20 f005 	lsr.w	r0, r0, r5
 8000414:	fa01 f204 	lsl.w	r2, r1, r4
 8000418:	ea40 0002 	orr.w	r0, r0, r2
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000424:	f141 0100 	adc.w	r1, r1, #0
 8000428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800042c:	bf08      	it	eq
 800042e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000432:	bd70      	pop	{r4, r5, r6, pc}
 8000434:	f1c4 0520 	rsb	r5, r4, #32
 8000438:	fa00 f205 	lsl.w	r2, r0, r5
 800043c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000440:	fa20 f304 	lsr.w	r3, r0, r4
 8000444:	fa01 f205 	lsl.w	r2, r1, r5
 8000448:	ea43 0302 	orr.w	r3, r3, r2
 800044c:	fa21 f004 	lsr.w	r0, r1, r4
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	fa21 f204 	lsr.w	r2, r1, r4
 8000458:	ea20 0002 	bic.w	r0, r0, r2
 800045c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000460:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000464:	bf08      	it	eq
 8000466:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800046a:	bd70      	pop	{r4, r5, r6, pc}
 800046c:	f094 0f00 	teq	r4, #0
 8000470:	d10f      	bne.n	8000492 <__aeabi_dmul+0x1c2>
 8000472:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000476:	0040      	lsls	r0, r0, #1
 8000478:	eb41 0101 	adc.w	r1, r1, r1
 800047c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3c01      	subeq	r4, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1a6>
 8000486:	ea41 0106 	orr.w	r1, r1, r6
 800048a:	f095 0f00 	teq	r5, #0
 800048e:	bf18      	it	ne
 8000490:	4770      	bxne	lr
 8000492:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000496:	0052      	lsls	r2, r2, #1
 8000498:	eb43 0303 	adc.w	r3, r3, r3
 800049c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004a0:	bf08      	it	eq
 80004a2:	3d01      	subeq	r5, #1
 80004a4:	d0f7      	beq.n	8000496 <__aeabi_dmul+0x1c6>
 80004a6:	ea43 0306 	orr.w	r3, r3, r6
 80004aa:	4770      	bx	lr
 80004ac:	ea94 0f0c 	teq	r4, ip
 80004b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004b4:	bf18      	it	ne
 80004b6:	ea95 0f0c 	teqne	r5, ip
 80004ba:	d00c      	beq.n	80004d6 <__aeabi_dmul+0x206>
 80004bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004c0:	bf18      	it	ne
 80004c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c6:	d1d1      	bne.n	800046c <__aeabi_dmul+0x19c>
 80004c8:	ea81 0103 	eor.w	r1, r1, r3
 80004cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	f04f 0000 	mov.w	r0, #0
 80004d4:	bd70      	pop	{r4, r5, r6, pc}
 80004d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004da:	bf06      	itte	eq
 80004dc:	4610      	moveq	r0, r2
 80004de:	4619      	moveq	r1, r3
 80004e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004e4:	d019      	beq.n	800051a <__aeabi_dmul+0x24a>
 80004e6:	ea94 0f0c 	teq	r4, ip
 80004ea:	d102      	bne.n	80004f2 <__aeabi_dmul+0x222>
 80004ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004f0:	d113      	bne.n	800051a <__aeabi_dmul+0x24a>
 80004f2:	ea95 0f0c 	teq	r5, ip
 80004f6:	d105      	bne.n	8000504 <__aeabi_dmul+0x234>
 80004f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004fc:	bf1c      	itt	ne
 80004fe:	4610      	movne	r0, r2
 8000500:	4619      	movne	r1, r3
 8000502:	d10a      	bne.n	800051a <__aeabi_dmul+0x24a>
 8000504:	ea81 0103 	eor.w	r1, r1, r3
 8000508:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800050c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd70      	pop	{r4, r5, r6, pc}
 800051a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800051e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000522:	bd70      	pop	{r4, r5, r6, pc}

08000524 <__aeabi_drsub>:
 8000524:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e002      	b.n	8000530 <__adddf3>
 800052a:	bf00      	nop

0800052c <__aeabi_dsub>:
 800052c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000530 <__adddf3>:
 8000530:	b530      	push	{r4, r5, lr}
 8000532:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000536:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800053a:	ea94 0f05 	teq	r4, r5
 800053e:	bf08      	it	eq
 8000540:	ea90 0f02 	teqeq	r0, r2
 8000544:	bf1f      	itttt	ne
 8000546:	ea54 0c00 	orrsne.w	ip, r4, r0
 800054a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800054e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000552:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000556:	f000 80e2 	beq.w	800071e <__adddf3+0x1ee>
 800055a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800055e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000562:	bfb8      	it	lt
 8000564:	426d      	neglt	r5, r5
 8000566:	dd0c      	ble.n	8000582 <__adddf3+0x52>
 8000568:	442c      	add	r4, r5
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	ea82 0000 	eor.w	r0, r2, r0
 8000576:	ea83 0101 	eor.w	r1, r3, r1
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	2d36      	cmp	r5, #54	@ 0x36
 8000584:	bf88      	it	hi
 8000586:	bd30      	pophi	{r4, r5, pc}
 8000588:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800058c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000590:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000594:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000598:	d002      	beq.n	80005a0 <__adddf3+0x70>
 800059a:	4240      	negs	r0, r0
 800059c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005ac:	d002      	beq.n	80005b4 <__adddf3+0x84>
 80005ae:	4252      	negs	r2, r2
 80005b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005b4:	ea94 0f05 	teq	r4, r5
 80005b8:	f000 80a7 	beq.w	800070a <__adddf3+0x1da>
 80005bc:	f1a4 0401 	sub.w	r4, r4, #1
 80005c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005c4:	db0d      	blt.n	80005e2 <__adddf3+0xb2>
 80005c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ca:	fa22 f205 	lsr.w	r2, r2, r5
 80005ce:	1880      	adds	r0, r0, r2
 80005d0:	f141 0100 	adc.w	r1, r1, #0
 80005d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d8:	1880      	adds	r0, r0, r2
 80005da:	fa43 f305 	asr.w	r3, r3, r5
 80005de:	4159      	adcs	r1, r3
 80005e0:	e00e      	b.n	8000600 <__adddf3+0xd0>
 80005e2:	f1a5 0520 	sub.w	r5, r5, #32
 80005e6:	f10e 0e20 	add.w	lr, lr, #32
 80005ea:	2a01      	cmp	r2, #1
 80005ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005f0:	bf28      	it	cs
 80005f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005f6:	fa43 f305 	asr.w	r3, r3, r5
 80005fa:	18c0      	adds	r0, r0, r3
 80005fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000600:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000604:	d507      	bpl.n	8000616 <__adddf3+0xe6>
 8000606:	f04f 0e00 	mov.w	lr, #0
 800060a:	f1dc 0c00 	rsbs	ip, ip, #0
 800060e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000612:	eb6e 0101 	sbc.w	r1, lr, r1
 8000616:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800061a:	d31b      	bcc.n	8000654 <__adddf3+0x124>
 800061c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000620:	d30c      	bcc.n	800063c <__adddf3+0x10c>
 8000622:	0849      	lsrs	r1, r1, #1
 8000624:	ea5f 0030 	movs.w	r0, r0, rrx
 8000628:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800062c:	f104 0401 	add.w	r4, r4, #1
 8000630:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000634:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000638:	f080 809a 	bcs.w	8000770 <__adddf3+0x240>
 800063c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	ea41 0105 	orr.w	r1, r1, r5
 8000652:	bd30      	pop	{r4, r5, pc}
 8000654:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000658:	4140      	adcs	r0, r0
 800065a:	eb41 0101 	adc.w	r1, r1, r1
 800065e:	3c01      	subs	r4, #1
 8000660:	bf28      	it	cs
 8000662:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000666:	d2e9      	bcs.n	800063c <__adddf3+0x10c>
 8000668:	f091 0f00 	teq	r1, #0
 800066c:	bf04      	itt	eq
 800066e:	4601      	moveq	r1, r0
 8000670:	2000      	moveq	r0, #0
 8000672:	fab1 f381 	clz	r3, r1
 8000676:	bf08      	it	eq
 8000678:	3320      	addeq	r3, #32
 800067a:	f1a3 030b 	sub.w	r3, r3, #11
 800067e:	f1b3 0220 	subs.w	r2, r3, #32
 8000682:	da0c      	bge.n	800069e <__adddf3+0x16e>
 8000684:	320c      	adds	r2, #12
 8000686:	dd08      	ble.n	800069a <__adddf3+0x16a>
 8000688:	f102 0c14 	add.w	ip, r2, #20
 800068c:	f1c2 020c 	rsb	r2, r2, #12
 8000690:	fa01 f00c 	lsl.w	r0, r1, ip
 8000694:	fa21 f102 	lsr.w	r1, r1, r2
 8000698:	e00c      	b.n	80006b4 <__adddf3+0x184>
 800069a:	f102 0214 	add.w	r2, r2, #20
 800069e:	bfd8      	it	le
 80006a0:	f1c2 0c20 	rsble	ip, r2, #32
 80006a4:	fa01 f102 	lsl.w	r1, r1, r2
 80006a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006ac:	bfdc      	itt	le
 80006ae:	ea41 010c 	orrle.w	r1, r1, ip
 80006b2:	4090      	lslle	r0, r2
 80006b4:	1ae4      	subs	r4, r4, r3
 80006b6:	bfa2      	ittt	ge
 80006b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006bc:	4329      	orrge	r1, r5
 80006be:	bd30      	popge	{r4, r5, pc}
 80006c0:	ea6f 0404 	mvn.w	r4, r4
 80006c4:	3c1f      	subs	r4, #31
 80006c6:	da1c      	bge.n	8000702 <__adddf3+0x1d2>
 80006c8:	340c      	adds	r4, #12
 80006ca:	dc0e      	bgt.n	80006ea <__adddf3+0x1ba>
 80006cc:	f104 0414 	add.w	r4, r4, #20
 80006d0:	f1c4 0220 	rsb	r2, r4, #32
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f302 	lsl.w	r3, r1, r2
 80006dc:	ea40 0003 	orr.w	r0, r0, r3
 80006e0:	fa21 f304 	lsr.w	r3, r1, r4
 80006e4:	ea45 0103 	orr.w	r1, r5, r3
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f1c4 040c 	rsb	r4, r4, #12
 80006ee:	f1c4 0220 	rsb	r2, r4, #32
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 f304 	lsl.w	r3, r1, r4
 80006fa:	ea40 0003 	orr.w	r0, r0, r3
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	fa21 f004 	lsr.w	r0, r1, r4
 8000706:	4629      	mov	r1, r5
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	f094 0f00 	teq	r4, #0
 800070e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000712:	bf06      	itte	eq
 8000714:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000718:	3401      	addeq	r4, #1
 800071a:	3d01      	subne	r5, #1
 800071c:	e74e      	b.n	80005bc <__adddf3+0x8c>
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf18      	it	ne
 8000724:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000728:	d029      	beq.n	800077e <__adddf3+0x24e>
 800072a:	ea94 0f05 	teq	r4, r5
 800072e:	bf08      	it	eq
 8000730:	ea90 0f02 	teqeq	r0, r2
 8000734:	d005      	beq.n	8000742 <__adddf3+0x212>
 8000736:	ea54 0c00 	orrs.w	ip, r4, r0
 800073a:	bf04      	itt	eq
 800073c:	4619      	moveq	r1, r3
 800073e:	4610      	moveq	r0, r2
 8000740:	bd30      	pop	{r4, r5, pc}
 8000742:	ea91 0f03 	teq	r1, r3
 8000746:	bf1e      	ittt	ne
 8000748:	2100      	movne	r1, #0
 800074a:	2000      	movne	r0, #0
 800074c:	bd30      	popne	{r4, r5, pc}
 800074e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000752:	d105      	bne.n	8000760 <__adddf3+0x230>
 8000754:	0040      	lsls	r0, r0, #1
 8000756:	4149      	adcs	r1, r1
 8000758:	bf28      	it	cs
 800075a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800075e:	bd30      	pop	{r4, r5, pc}
 8000760:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000764:	bf3c      	itt	cc
 8000766:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800076a:	bd30      	popcc	{r4, r5, pc}
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000774:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd30      	pop	{r4, r5, pc}
 800077e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000782:	bf1a      	itte	ne
 8000784:	4619      	movne	r1, r3
 8000786:	4610      	movne	r0, r2
 8000788:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800078c:	bf1c      	itt	ne
 800078e:	460b      	movne	r3, r1
 8000790:	4602      	movne	r2, r0
 8000792:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000796:	bf06      	itte	eq
 8000798:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800079c:	ea91 0f03 	teqeq	r1, r3
 80007a0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007a4:	bd30      	pop	{r4, r5, pc}
 80007a6:	bf00      	nop

080007a8 <__aeabi_ui2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f04f 0500 	mov.w	r5, #0
 80007c0:	f04f 0100 	mov.w	r1, #0
 80007c4:	e750      	b.n	8000668 <__adddf3+0x138>
 80007c6:	bf00      	nop

080007c8 <__aeabi_i2d>:
 80007c8:	f090 0f00 	teq	r0, #0
 80007cc:	bf04      	itt	eq
 80007ce:	2100      	moveq	r1, #0
 80007d0:	4770      	bxeq	lr
 80007d2:	b530      	push	{r4, r5, lr}
 80007d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007dc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	f04f 0100 	mov.w	r1, #0
 80007e8:	e73e      	b.n	8000668 <__adddf3+0x138>
 80007ea:	bf00      	nop

080007ec <__aeabi_f2d>:
 80007ec:	0042      	lsls	r2, r0, #1
 80007ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007fa:	bf1f      	itttt	ne
 80007fc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000800:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000804:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000808:	4770      	bxne	lr
 800080a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800080e:	bf08      	it	eq
 8000810:	4770      	bxeq	lr
 8000812:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000816:	bf04      	itt	eq
 8000818:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800081c:	4770      	bxeq	lr
 800081e:	b530      	push	{r4, r5, lr}
 8000820:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000824:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000828:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	e71c      	b.n	8000668 <__adddf3+0x138>
 800082e:	bf00      	nop

08000830 <__aeabi_ul2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f04f 0500 	mov.w	r5, #0
 800083e:	e00a      	b.n	8000856 <__aeabi_l2d+0x16>

08000840 <__aeabi_l2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800084e:	d502      	bpl.n	8000856 <__aeabi_l2d+0x16>
 8000850:	4240      	negs	r0, r0
 8000852:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000856:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800085a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800085e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000862:	f43f aed8 	beq.w	8000616 <__adddf3+0xe6>
 8000866:	f04f 0203 	mov.w	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000876:	bf18      	it	ne
 8000878:	3203      	addne	r2, #3
 800087a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800087e:	f1c2 0320 	rsb	r3, r2, #32
 8000882:	fa00 fc03 	lsl.w	ip, r0, r3
 8000886:	fa20 f002 	lsr.w	r0, r0, r2
 800088a:	fa01 fe03 	lsl.w	lr, r1, r3
 800088e:	ea40 000e 	orr.w	r0, r0, lr
 8000892:	fa21 f102 	lsr.w	r1, r1, r2
 8000896:	4414      	add	r4, r2
 8000898:	e6bd      	b.n	8000616 <__adddf3+0xe6>
 800089a:	bf00      	nop

0800089c <__aeabi_d2uiz>:
 800089c:	004a      	lsls	r2, r1, #1
 800089e:	d211      	bcs.n	80008c4 <__aeabi_d2uiz+0x28>
 80008a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008a4:	d211      	bcs.n	80008ca <__aeabi_d2uiz+0x2e>
 80008a6:	d50d      	bpl.n	80008c4 <__aeabi_d2uiz+0x28>
 80008a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b0:	d40e      	bmi.n	80008d0 <__aeabi_d2uiz+0x34>
 80008b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008be:	fa23 f002 	lsr.w	r0, r3, r2
 80008c2:	4770      	bx	lr
 80008c4:	f04f 0000 	mov.w	r0, #0
 80008c8:	4770      	bx	lr
 80008ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ce:	d102      	bne.n	80008d6 <__aeabi_d2uiz+0x3a>
 80008d0:	f04f 30ff 	mov.w	r0, #4294967295
 80008d4:	4770      	bx	lr
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	4770      	bx	lr

080008dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e0:	f000 fedd 	bl	800169e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e4:	f000 f826 	bl	8000934 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008e8:	f000 f8a8 	bl	8000a3c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80008ec:	f007 fed2 	bl	8008694 <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 80008f0:	f000 f86e 	bl	80009d0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  DWT_DelayInit();
 80008f4:	f000 f95e 	bl	8000bb4 <DWT_DelayInit>
  HAL_Delay(1000);
 80008f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008fc:	f000 ff44 	bl	8001788 <HAL_Delay>
  printf("> ");
 8000900:	480a      	ldr	r0, [pc, #40]	@ (800092c <main+0x50>)
 8000902:	f008 ffed 	bl	80098e0 <iprintf>

  // begin timer6 ISR
  __HAL_TIM_CLEAR_FLAG(&htim6, TIM_FLAG_UPDATE);
 8000906:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <main+0x54>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f06f 0201 	mvn.w	r2, #1
 800090e:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim6);
 8000910:	4807      	ldr	r0, [pc, #28]	@ (8000930 <main+0x54>)
 8000912:	f004 f96d 	bl	8004bf0 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    
    Update_LED();
 8000916:	f000 f9fd 	bl	8000d14 <Update_LED>
    PumpCtrl();
 800091a:	f000 fa67 	bl	8000dec <PumpCtrl>
    ValveCtrl();
 800091e:	f000 fc63 	bl	80011e8 <ValveCtrl>
    Timer6_test();
 8000922:	f000 fa23 	bl	8000d6c <Timer6_test>
    Update_LED();
 8000926:	bf00      	nop
 8000928:	e7f5      	b.n	8000916 <main+0x3a>
 800092a:	bf00      	nop
 800092c:	0800b388 	.word	0x0800b388
 8000930:	20000184 	.word	0x20000184

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b098      	sub	sp, #96	@ 0x60
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0318 	add.w	r3, r7, #24
 800093e:	2248      	movs	r2, #72	@ 0x48
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f009 f960 	bl	8009c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000956:	2000      	movs	r0, #0
 8000958:	f002 fbdc 	bl	8003114 <HAL_PWREx_ControlVoltageScaling>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000962:	f000 fd37 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000966:	2301      	movs	r3, #1
 8000968:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800096a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800096e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000970:	2302      	movs	r3, #2
 8000972:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000974:	2303      	movs	r3, #3
 8000976:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000978:	2301      	movs	r3, #1
 800097a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 30;
 800097c:	231e      	movs	r3, #30
 800097e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000980:	2302      	movs	r3, #2
 8000982:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000984:	2302      	movs	r3, #2
 8000986:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000988:	2302      	movs	r3, #2
 800098a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098c:	f107 0318 	add.w	r3, r7, #24
 8000990:	4618      	mov	r0, r3
 8000992:	f002 fc73 	bl	800327c <HAL_RCC_OscConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800099c:	f000 fd1a 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a0:	230f      	movs	r3, #15
 80009a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a4:	2303      	movs	r3, #3
 80009a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ac:	2300      	movs	r3, #0
 80009ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2105      	movs	r1, #5
 80009b8:	4618      	mov	r0, r3
 80009ba:	f003 f8db 	bl	8003b74 <HAL_RCC_ClockConfig>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009c4:	f000 fd06 	bl	80013d4 <Error_Handler>
  }
}
 80009c8:	bf00      	nop
 80009ca:	3760      	adds	r7, #96	@ 0x60
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80009e0:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <MX_TIM6_Init+0x64>)
 80009e2:	4a15      	ldr	r2, [pc, #84]	@ (8000a38 <MX_TIM6_Init+0x68>)
 80009e4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 119;
 80009e6:	4b13      	ldr	r3, [pc, #76]	@ (8000a34 <MX_TIM6_Init+0x64>)
 80009e8:	2277      	movs	r2, #119	@ 0x77
 80009ea:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ec:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <MX_TIM6_Init+0x64>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80009f2:	4b10      	ldr	r3, [pc, #64]	@ (8000a34 <MX_TIM6_Init+0x64>)
 80009f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009f8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <MX_TIM6_Init+0x64>)
 80009fc:	2280      	movs	r2, #128	@ 0x80
 80009fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a00:	480c      	ldr	r0, [pc, #48]	@ (8000a34 <MX_TIM6_Init+0x64>)
 8000a02:	f004 f89d 	bl	8004b40 <HAL_TIM_Base_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000a0c:	f000 fce2 	bl	80013d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a10:	2300      	movs	r3, #0
 8000a12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <MX_TIM6_Init+0x64>)
 8000a1e:	f004 fb2d 	bl	800507c <HAL_TIMEx_MasterConfigSynchronization>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000a28:	f000 fcd4 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000184 	.word	0x20000184
 8000a38:	40001000 	.word	0x40001000

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a52:	4b4c      	ldr	r3, [pc, #304]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a4b      	ldr	r2, [pc, #300]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a58:	f043 0304 	orr.w	r3, r3, #4
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b49      	ldr	r3, [pc, #292]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0304 	and.w	r3, r3, #4
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a6a:	4b46      	ldr	r3, [pc, #280]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a45      	ldr	r2, [pc, #276]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b43      	ldr	r3, [pc, #268]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	4b40      	ldr	r3, [pc, #256]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4a3f      	ldr	r2, [pc, #252]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9a:	4b3a      	ldr	r3, [pc, #232]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a39      	ldr	r2, [pc, #228]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000aa0:	f043 0302 	orr.w	r3, r3, #2
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b37      	ldr	r3, [pc, #220]	@ (8000b84 <MX_GPIO_Init+0x148>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0302 	and.w	r3, r3, #2
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VAL3_Pin|VAL2_Pin|VAL1_Pin, GPIO_PIN_RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000ab8:	4833      	ldr	r0, [pc, #204]	@ (8000b88 <MX_GPIO_Init+0x14c>)
 8000aba:	f001 f945 	bl	8001d48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SM_EN_Pin|SM_DIR_Pin|SM_PUL_Pin|AM_EN_Pin
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8000ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac8:	f001 f93e 	bl	8001d48 <HAL_GPIO_WritePin>
                          |VM_EN_Pin|P1_LS_RL_Pin|P1_LS_LR_Pin|P1_HS_LR_Pin
                          |LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, P1_HS_RL_Pin|P2_HS_RL_Pin|P2_HS_LR_Pin|P2_LS_RL_Pin
 8000acc:	2200      	movs	r2, #0
 8000ace:	f64f 017f 	movw	r1, #63615	@ 0xf87f
 8000ad2:	482e      	ldr	r0, [pc, #184]	@ (8000b8c <MX_GPIO_Init+0x150>)
 8000ad4:	f001 f938 	bl	8001d48 <HAL_GPIO_WritePin>
                          |P3_LS_RL_Pin|P3_LS_LR_Pin|P3_HS_LR_Pin|P3_HS_RL_Pin
                          |LED2_Pin|VAL6_Pin|VAL5_Pin|VAL4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : VAL3_Pin VAL2_Pin VAL1_Pin */
  GPIO_InitStruct.Pin = VAL3_Pin|VAL2_Pin|VAL1_Pin;
 8000ad8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4825      	ldr	r0, [pc, #148]	@ (8000b88 <MX_GPIO_Init+0x14c>)
 8000af2:	f000 ff7f 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SM_EN_Pin SM_DIR_Pin SM_PUL_Pin AM_EN_Pin
                           VM_EN_Pin P1_LS_RL_Pin P1_LS_LR_Pin P1_HS_LR_Pin
                           LED1_Pin */
  GPIO_InitStruct.Pin = SM_EN_Pin|SM_DIR_Pin|SM_PUL_Pin|AM_EN_Pin
 8000af6:	f240 13ff 	movw	r3, #511	@ 0x1ff
 8000afa:	617b      	str	r3, [r7, #20]
                          |VM_EN_Pin|P1_LS_RL_Pin|P1_LS_LR_Pin|P1_HS_LR_Pin
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b12:	f000 ff6f 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_HS_RL_Pin P2_HS_RL_Pin P2_HS_LR_Pin P2_LS_RL_Pin
                           P3_LS_RL_Pin P3_LS_LR_Pin P3_HS_LR_Pin P3_HS_RL_Pin
                           LED2_Pin VAL6_Pin VAL5_Pin VAL4_Pin */
  GPIO_InitStruct.Pin = P1_HS_RL_Pin|P2_HS_RL_Pin|P2_HS_LR_Pin|P2_LS_RL_Pin
 8000b16:	f64f 037f 	movw	r3, #63615	@ 0xf87f
 8000b1a:	617b      	str	r3, [r7, #20]
                          |P3_LS_RL_Pin|P3_LS_LR_Pin|P3_HS_LR_Pin|P3_HS_RL_Pin
                          |LED2_Pin|VAL6_Pin|VAL5_Pin|VAL4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4817      	ldr	r0, [pc, #92]	@ (8000b8c <MX_GPIO_Init+0x150>)
 8000b30:	f000 ff60 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : P2_LS_LR_Pin */
  GPIO_InitStruct.Pin = P2_LS_LR_Pin;
 8000b34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P2_LS_LR_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4810      	ldr	r0, [pc, #64]	@ (8000b8c <MX_GPIO_Init+0x150>)
 8000b4c:	f000 ff52 	bl	80019f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLOW3_Pin FLOW2_Pin FLOW1_Pin */
  GPIO_InitStruct.Pin = FLOW3_Pin|FLOW2_Pin|FLOW1_Pin;
 8000b50:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000b56:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000b5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	4619      	mov	r1, r3
 8000b66:	4809      	ldr	r0, [pc, #36]	@ (8000b8c <MX_GPIO_Init+0x150>)
 8000b68:	f000 ff44 	bl	80019f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2100      	movs	r1, #0
 8000b70:	2017      	movs	r0, #23
 8000b72:	f000 ff08 	bl	8001986 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b76:	2017      	movs	r0, #23
 8000b78:	f000 ff21 	bl	80019be <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3728      	adds	r7, #40	@ 0x28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40021000 	.word	0x40021000
 8000b88:	48000800 	.word	0x48000800
 8000b8c:	48000400 	.word	0x48000400

08000b90 <_write>:

/* USER CODE BEGIN 4 */
/************************ SYSTEM FUNCTIONS (ISR) ************************/
int _write(int file, char *ptr, int len) 
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  CDC_Transmit_FS((uint8_t*)ptr, len);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	68b8      	ldr	r0, [r7, #8]
 8000ba4:	f008 f83c 	bl	8008c20 <CDC_Transmit_FS>
  return len;
 8000ba8:	687b      	ldr	r3, [r7, #4]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3710      	adds	r7, #16
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <DWT_DelayInit>:

static void DWT_DelayInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR   |= CoreDebug_DEMCR_TRCENA_Msk;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <DWT_DelayInit+0x28>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	@ (8000bdc <DWT_DelayInit+0x28>)
 8000bbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bc2:	60d3      	str	r3, [r2, #12]
    DWT->CTRL         |= DWT_CTRL_CYCCNTENA_Msk;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <DWT_DelayInit+0x2c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a05      	ldr	r2, [pc, #20]	@ (8000be0 <DWT_DelayInit+0x2c>)
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000edf0 	.word	0xe000edf0
 8000be0:	e0001000 	.word	0xe0001000

08000be4 <Delay_us>:

// Delay in microseconds
static inline void Delay_us(uint32_t us)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000bec:	4b0d      	ldr	r3, [pc, #52]	@ (8000c24 <Delay_us+0x40>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (HAL_RCC_GetHCLKFreq()/1000000);
 8000bf2:	f003 f985 	bl	8003f00 <HAL_RCC_GetHCLKFreq>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c28 <Delay_us+0x44>)
 8000bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfe:	0c9a      	lsrs	r2, r3, #18
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	fb02 f303 	mul.w	r3, r2, r3
 8000c06:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks);
 8000c08:	bf00      	nop
 8000c0a:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <Delay_us+0x40>)
 8000c0c:	685a      	ldr	r2, [r3, #4]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	68ba      	ldr	r2, [r7, #8]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d8f8      	bhi.n	8000c0a <Delay_us+0x26>
}
 8000c18:	bf00      	nop
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	e0001000 	.word	0xe0001000
 8000c28:	431bde83 	.word	0x431bde83

08000c2c <HAL_TIM_PeriodElapsedCallback>:

// INTERRUPT CALLBACKS
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  if (htim == &htim6) //check if timer6 IT flag
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d104      	bne.n	8000c46 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {
    tim6_overflow++;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	3301      	adds	r3, #1
 8000c42:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000c44:	6013      	str	r3, [r2, #0]
  }
}
 8000c46:	bf00      	nop
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	20000184 	.word	0x20000184
 8000c58:	200001d8 	.word	0x200001d8

08000c5c <HAL_GPIO_EXTI_Callback>:

// GPIO EXTI CALLBACKS 
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	80fb      	strh	r3, [r7, #6]
  // Rising / Falling edge 
  if (GPIO_Pin == FLOW1_Pin)
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c6c:	d115      	bne.n	8000c9a <HAL_GPIO_EXTI_Callback+0x3e>
  {
    if (HAL_GPIO_ReadPin(GPIOB, FLOW1_Pin)) 
 8000c6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c72:	4825      	ldr	r0, [pc, #148]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0xac>)
 8000c74:	f001 f850 	bl	8001d18 <HAL_GPIO_ReadPin>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d005      	beq.n	8000c8a <HAL_GPIO_EXTI_Callback+0x2e>
    {
      flow_start[0] = Get_timer6_us();
 8000c7e:	f000 f89f 	bl	8000dc0 <Get_timer6_us>
 8000c82:	4603      	mov	r3, r0
 8000c84:	4a21      	ldr	r2, [pc, #132]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000c86:	6013      	str	r3, [r2, #0]
 8000c88:	e007      	b.n	8000c9a <HAL_GPIO_EXTI_Callback+0x3e>
    }
    else 
    {
      flow[0].pulse_duration = Get_timer6_us() - flow_start[0];
 8000c8a:	f000 f899 	bl	8000dc0 <Get_timer6_us>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	4a1e      	ldr	r2, [pc, #120]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000c98:	6013      	str	r3, [r2, #0]
    }
  }
  if (GPIO_Pin == FLOW2_Pin)
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ca0:	d115      	bne.n	8000cce <HAL_GPIO_EXTI_Callback+0x72>
  {
    if (HAL_GPIO_ReadPin(GPIOB, FLOW2_Pin)) 
 8000ca2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ca6:	4818      	ldr	r0, [pc, #96]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0xac>)
 8000ca8:	f001 f836 	bl	8001d18 <HAL_GPIO_ReadPin>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d005      	beq.n	8000cbe <HAL_GPIO_EXTI_Callback+0x62>
    {
      flow_start[1] = Get_timer6_us();
 8000cb2:	f000 f885 	bl	8000dc0 <Get_timer6_us>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	4a14      	ldr	r2, [pc, #80]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000cba:	6053      	str	r3, [r2, #4]
 8000cbc:	e007      	b.n	8000cce <HAL_GPIO_EXTI_Callback+0x72>
    }
    else 
    {
      flow[1].pulse_duration = Get_timer6_us() - flow_start[1];
 8000cbe:	f000 f87f 	bl	8000dc0 <Get_timer6_us>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	4a11      	ldr	r2, [pc, #68]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000ccc:	6113      	str	r3, [r2, #16]
    }
  }
  if (GPIO_Pin == FLOW3_Pin)
 8000cce:	88fb      	ldrh	r3, [r7, #6]
 8000cd0:	2b80      	cmp	r3, #128	@ 0x80
 8000cd2:	d114      	bne.n	8000cfe <HAL_GPIO_EXTI_Callback+0xa2>
  {
    if (HAL_GPIO_ReadPin(GPIOB, FLOW3_Pin)) 
 8000cd4:	2180      	movs	r1, #128	@ 0x80
 8000cd6:	480c      	ldr	r0, [pc, #48]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0xac>)
 8000cd8:	f001 f81e 	bl	8001d18 <HAL_GPIO_ReadPin>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d005      	beq.n	8000cee <HAL_GPIO_EXTI_Callback+0x92>
    {
      flow_start[2] = Get_timer6_us();
 8000ce2:	f000 f86d 	bl	8000dc0 <Get_timer6_us>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000cea:	6093      	str	r3, [r2, #8]
    else 
    {
      flow[2].pulse_duration = Get_timer6_us() - flow_start[2];
    }
  }
}
 8000cec:	e007      	b.n	8000cfe <HAL_GPIO_EXTI_Callback+0xa2>
      flow[2].pulse_duration = Get_timer6_us() - flow_start[2];
 8000cee:	f000 f867 	bl	8000dc0 <Get_timer6_us>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0xb0>)
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	4a05      	ldr	r2, [pc, #20]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000cfc:	6213      	str	r3, [r2, #32]
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	48000400 	.word	0x48000400
 8000d0c:	200001dc 	.word	0x200001dc
 8000d10:	20000210 	.word	0x20000210

08000d14 <Update_LED>:

/************************ HELPER FUNCTIONS ************************/

void Update_LED(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  if (LED1) HAL_GPIO_WritePin(GPIOA, LED1_Pin, 1);
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <Update_LED+0x4c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d007      	beq.n	8000d30 <Update_LED+0x1c>
 8000d20:	2201      	movs	r2, #1
 8000d22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d2a:	f001 f80d 	bl	8001d48 <HAL_GPIO_WritePin>
 8000d2e:	e006      	b.n	8000d3e <Update_LED+0x2a>
  else HAL_GPIO_WritePin(GPIOA, LED1_Pin, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d3a:	f001 f805 	bl	8001d48 <HAL_GPIO_WritePin>
  if (LED2) HAL_GPIO_WritePin(GPIOB, LED2_Pin, 1);
 8000d3e:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <Update_LED+0x50>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d005      	beq.n	8000d52 <Update_LED+0x3e>
 8000d46:	2201      	movs	r2, #1
 8000d48:	2108      	movs	r1, #8
 8000d4a:	4807      	ldr	r0, [pc, #28]	@ (8000d68 <Update_LED+0x54>)
 8000d4c:	f000 fffc 	bl	8001d48 <HAL_GPIO_WritePin>
  else HAL_GPIO_WritePin(GPIOB, LED2_Pin, 0);
}
 8000d50:	e004      	b.n	8000d5c <Update_LED+0x48>
  else HAL_GPIO_WritePin(GPIOB, LED2_Pin, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2108      	movs	r1, #8
 8000d56:	4804      	ldr	r0, [pc, #16]	@ (8000d68 <Update_LED+0x54>)
 8000d58:	f000 fff6 	bl	8001d48 <HAL_GPIO_WritePin>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	200001d0 	.word	0x200001d0
 8000d64:	200001d1 	.word	0x200001d1
 8000d68:	48000400 	.word	0x48000400

08000d6c <Timer6_test>:

void Timer6_test(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  if (Timer6_flag)
 8000d70:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <Timer6_test+0x40>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d017      	beq.n	8000da8 <Timer6_test+0x3c>
  {
    tim6_val = Get_timer6_us();
 8000d78:	f000 f822 	bl	8000dc0 <Get_timer6_us>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8000db0 <Timer6_test+0x44>)
 8000d80:	6013      	str	r3, [r2, #0]
    while(Get_timer6_us() - tim6_val < 10e6);
 8000d82:	bf00      	nop
 8000d84:	f000 f81c 	bl	8000dc0 <Get_timer6_us>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <Timer6_test+0x44>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <Timer6_test+0x48>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d3f6      	bcc.n	8000d84 <Timer6_test+0x18>
    printf("10 seconds reached\r\n");
 8000d96:	4808      	ldr	r0, [pc, #32]	@ (8000db8 <Timer6_test+0x4c>)
 8000d98:	f008 fe0a 	bl	80099b0 <puts>
    LED2 = 1; 
 8000d9c:	4b07      	ldr	r3, [pc, #28]	@ (8000dbc <Timer6_test+0x50>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	701a      	strb	r2, [r3, #0]
    Timer6_flag = 0; 
 8000da2:	4b02      	ldr	r3, [pc, #8]	@ (8000dac <Timer6_test+0x40>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
  }
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	200001d2 	.word	0x200001d2
 8000db0:	200001d4 	.word	0x200001d4
 8000db4:	00989680 	.word	0x00989680
 8000db8:	0800b38c 	.word	0x0800b38c
 8000dbc:	200001d1 	.word	0x200001d1

08000dc0 <Get_timer6_us>:

uint32_t Get_timer6_us(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
  int temp = __HAL_TIM_GET_COUNTER(&htim6);
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <Get_timer6_us+0x24>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dcc:	607b      	str	r3, [r7, #4]
  return tim6_overflow * 65536 + temp;
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <Get_timer6_us+0x28>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	041a      	lsls	r2, r3, #16
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4413      	add	r3, r2
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	20000184 	.word	0x20000184
 8000de8:	200001d8 	.word	0x200001d8

08000dec <PumpCtrl>:

void PumpCtrl(void)
{
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  if (pump1.status)
 8000df0:	4b41      	ldr	r3, [pc, #260]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d022      	beq.n	8000e3e <PumpCtrl+0x52>
  {
    if (Get_timer6_us() - pump1.start_us < pump1.duration_us)
 8000df8:	f7ff ffe2 	bl	8000dc0 <Get_timer6_us>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	4b3e      	ldr	r3, [pc, #248]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	1ad2      	subs	r2, r2, r3
 8000e04:	4b3c      	ldr	r3, [pc, #240]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d206      	bcs.n	8000e1a <PumpCtrl+0x2e>
    {
      PumpGPIO(3);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f881 	bl	8000f14 <PumpGPIO>
      LED2 = 1; 
 8000e12:	4b3a      	ldr	r3, [pc, #232]	@ (8000efc <PumpCtrl+0x110>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
 8000e18:	e011      	b.n	8000e3e <PumpCtrl+0x52>
    }
    else 
    {
      LED2 = 0; 
 8000e1a:	4b38      	ldr	r3, [pc, #224]	@ (8000efc <PumpCtrl+0x110>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	701a      	strb	r2, [r3, #0]
      pump1.status = 0; 
 8000e20:	4b35      	ldr	r3, [pc, #212]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
      pump1.start_us = 0; 
 8000e26:	4b34      	ldr	r3, [pc, #208]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	605a      	str	r2, [r3, #4]
      pump1.duration_us = 0; 
 8000e2c:	4b32      	ldr	r3, [pc, #200]	@ (8000ef8 <PumpCtrl+0x10c>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
      Pumpoff(3);
 8000e32:	2003      	movs	r0, #3
 8000e34:	f000 f938 	bl	80010a8 <Pumpoff>
      printf("Pump 1 done!\r\n");
 8000e38:	4831      	ldr	r0, [pc, #196]	@ (8000f00 <PumpCtrl+0x114>)
 8000e3a:	f008 fdb9 	bl	80099b0 <puts>
    }
  }

  if (pump2.status)
 8000e3e:	4b31      	ldr	r3, [pc, #196]	@ (8000f04 <PumpCtrl+0x118>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d022      	beq.n	8000e8c <PumpCtrl+0xa0>
  {
    if (Get_timer6_us() - pump2.start_us < pump2.duration_us)
 8000e46:	f7ff ffbb 	bl	8000dc0 <Get_timer6_us>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <PumpCtrl+0x118>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	1ad2      	subs	r2, r2, r3
 8000e52:	4b2c      	ldr	r3, [pc, #176]	@ (8000f04 <PumpCtrl+0x118>)
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d206      	bcs.n	8000e68 <PumpCtrl+0x7c>
    {
      PumpGPIO(3);
 8000e5a:	2003      	movs	r0, #3
 8000e5c:	f000 f85a 	bl	8000f14 <PumpGPIO>
      LED2 = 1; 
 8000e60:	4b26      	ldr	r3, [pc, #152]	@ (8000efc <PumpCtrl+0x110>)
 8000e62:	2201      	movs	r2, #1
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	e011      	b.n	8000e8c <PumpCtrl+0xa0>
    }
    else 
    {
      LED2 = 0;  
 8000e68:	4b24      	ldr	r3, [pc, #144]	@ (8000efc <PumpCtrl+0x110>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
      pump2.status = 0; 
 8000e6e:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <PumpCtrl+0x118>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
      pump2.start_us = 0; 
 8000e74:	4b23      	ldr	r3, [pc, #140]	@ (8000f04 <PumpCtrl+0x118>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	605a      	str	r2, [r3, #4]
      pump2.duration_us = 0; 
 8000e7a:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <PumpCtrl+0x118>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
      Pumpoff(3);
 8000e80:	2003      	movs	r0, #3
 8000e82:	f000 f911 	bl	80010a8 <Pumpoff>
      printf("Pump 2 done!\r\n");
 8000e86:	4820      	ldr	r0, [pc, #128]	@ (8000f08 <PumpCtrl+0x11c>)
 8000e88:	f008 fd92 	bl	80099b0 <puts>
    }
  }
  
  if (pump3.status)
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <PumpCtrl+0x120>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d02e      	beq.n	8000ef2 <PumpCtrl+0x106>
  {
    if (Get_timer6_us() - pump3.start_us < pump3.duration_us)
 8000e94:	f7ff ff94 	bl	8000dc0 <Get_timer6_us>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <PumpCtrl+0x120>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	1ad2      	subs	r2, r2, r3
 8000ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <PumpCtrl+0x120>)
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d208      	bcs.n	8000eba <PumpCtrl+0xce>
    {
      Readflow();
 8000ea8:	f000 f95c 	bl	8001164 <Readflow>
      PumpGPIO(3);
 8000eac:	2003      	movs	r0, #3
 8000eae:	f000 f831 	bl	8000f14 <PumpGPIO>
      LED2 = 1; 
 8000eb2:	4b12      	ldr	r3, [pc, #72]	@ (8000efc <PumpCtrl+0x110>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	701a      	strb	r2, [r3, #0]
      Pumpoff(3);
      // printf("Pump 3 done!\r\n");
      printf("Start time: %ld, End time: %ld, Difference: %ld\r\n", pump3.start_us, Get_timer6_us(), Get_timer6_us()-pump3.start_us);
    }
  }
}
 8000eb8:	e01b      	b.n	8000ef2 <PumpCtrl+0x106>
      LED2 = 0; 
 8000eba:	4b10      	ldr	r3, [pc, #64]	@ (8000efc <PumpCtrl+0x110>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
      pump3.status = 0; 
 8000ec0:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <PumpCtrl+0x120>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
      pump3.duration_us = 0; 
 8000ec6:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <PumpCtrl+0x120>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
      Pumpoff(3);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f000 f8eb 	bl	80010a8 <Pumpoff>
      printf("Start time: %ld, End time: %ld, Difference: %ld\r\n", pump3.start_us, Get_timer6_us(), Get_timer6_us()-pump3.start_us);
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <PumpCtrl+0x120>)
 8000ed4:	685c      	ldr	r4, [r3, #4]
 8000ed6:	f7ff ff73 	bl	8000dc0 <Get_timer6_us>
 8000eda:	4605      	mov	r5, r0
 8000edc:	f7ff ff70 	bl	8000dc0 <Get_timer6_us>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8000f0c <PumpCtrl+0x120>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	462a      	mov	r2, r5
 8000eea:	4621      	mov	r1, r4
 8000eec:	4808      	ldr	r0, [pc, #32]	@ (8000f10 <PumpCtrl+0x124>)
 8000eee:	f008 fcf7 	bl	80098e0 <iprintf>
}
 8000ef2:	bf00      	nop
 8000ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200001e8 	.word	0x200001e8
 8000efc:	200001d1 	.word	0x200001d1
 8000f00:	0800b3a0 	.word	0x0800b3a0
 8000f04:	200001f4 	.word	0x200001f4
 8000f08:	0800b3b0 	.word	0x0800b3b0
 8000f0c:	20000200 	.word	0x20000200
 8000f10:	0800b3c0 	.word	0x0800b3c0

08000f14 <PumpGPIO>:

void PumpGPIO(uint8_t pumpnum)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  switch(pumpnum)
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	2b03      	cmp	r3, #3
 8000f22:	d05e      	beq.n	8000fe2 <PumpGPIO+0xce>
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	f300 8089 	bgt.w	800103c <PumpGPIO+0x128>
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d002      	beq.n	8000f34 <PumpGPIO+0x20>
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d02c      	beq.n	8000f8c <PumpGPIO+0x78>
        HAL_GPIO_WritePin(GPIOB, P3_LS_RL_Pin, 1);
        HAL_GPIO_WritePin(GPIOB, P3_HS_RL_Pin, 1);
      }
      break; 
  }
}
 8000f32:	e083      	b.n	800103c <PumpGPIO+0x128>
        Pumpoff(1);
 8000f34:	2001      	movs	r0, #1
 8000f36:	f000 f8b7 	bl	80010a8 <Pumpoff>
        BootstrapCharge(1,pump1.dir); 
 8000f3a:	4b42      	ldr	r3, [pc, #264]	@ (8001044 <PumpGPIO+0x130>)
 8000f3c:	785b      	ldrb	r3, [r3, #1]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	2001      	movs	r0, #1
 8000f42:	f000 f887 	bl	8001054 <BootstrapCharge>
        Delay_us(1);
 8000f46:	2001      	movs	r0, #1
 8000f48:	f7ff fe4c 	bl	8000be4 <Delay_us>
        Pumpoff(1);
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f000 f8ab 	bl	80010a8 <Pumpoff>
        if (pump1.dir) // 1 is LR
 8000f52:	4b3c      	ldr	r3, [pc, #240]	@ (8001044 <PumpGPIO+0x130>)
 8000f54:	785b      	ldrb	r3, [r3, #1]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d00c      	beq.n	8000f74 <PumpGPIO+0x60>
          HAL_GPIO_WritePin(GPIOA, P1_LS_LR_Pin, 1);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2140      	movs	r1, #64	@ 0x40
 8000f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f62:	f000 fef1 	bl	8001d48 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, P1_HS_LR_Pin, 1);
 8000f66:	2201      	movs	r2, #1
 8000f68:	2180      	movs	r1, #128	@ 0x80
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6e:	f000 feeb 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8000f72:	e063      	b.n	800103c <PumpGPIO+0x128>
          HAL_GPIO_WritePin(GPIOA, P1_LS_RL_Pin, 1);
 8000f74:	2201      	movs	r2, #1
 8000f76:	2120      	movs	r1, #32
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7c:	f000 fee4 	bl	8001d48 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOB, P1_HS_RL_Pin, 1);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2101      	movs	r1, #1
 8000f84:	4830      	ldr	r0, [pc, #192]	@ (8001048 <PumpGPIO+0x134>)
 8000f86:	f000 fedf 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8000f8a:	e057      	b.n	800103c <PumpGPIO+0x128>
      Pumpoff(2);
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f000 f88b 	bl	80010a8 <Pumpoff>
      BootstrapCharge(2,pump2.dir); 
 8000f92:	4b2e      	ldr	r3, [pc, #184]	@ (800104c <PumpGPIO+0x138>)
 8000f94:	785b      	ldrb	r3, [r3, #1]
 8000f96:	4619      	mov	r1, r3
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f000 f85b 	bl	8001054 <BootstrapCharge>
      Delay_us(1);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff fe20 	bl	8000be4 <Delay_us>
      Pumpoff(2);
 8000fa4:	2002      	movs	r0, #2
 8000fa6:	f000 f87f 	bl	80010a8 <Pumpoff>
      if (pump2.dir) // 1 is LR
 8000faa:	4b28      	ldr	r3, [pc, #160]	@ (800104c <PumpGPIO+0x138>)
 8000fac:	785b      	ldrb	r3, [r3, #1]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d00b      	beq.n	8000fca <PumpGPIO+0xb6>
        HAL_GPIO_WritePin(GPIOB, P2_LS_LR_Pin, 1);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fb8:	4823      	ldr	r0, [pc, #140]	@ (8001048 <PumpGPIO+0x134>)
 8000fba:	f000 fec5 	bl	8001d48 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, P2_HS_LR_Pin, 1);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	4821      	ldr	r0, [pc, #132]	@ (8001048 <PumpGPIO+0x134>)
 8000fc4:	f000 fec0 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8000fc8:	e038      	b.n	800103c <PumpGPIO+0x128>
        HAL_GPIO_WritePin(GPIOB, P2_LS_RL_Pin, 1);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fd0:	481d      	ldr	r0, [pc, #116]	@ (8001048 <PumpGPIO+0x134>)
 8000fd2:	f000 feb9 	bl	8001d48 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, P2_HS_RL_Pin, 1);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2102      	movs	r1, #2
 8000fda:	481b      	ldr	r0, [pc, #108]	@ (8001048 <PumpGPIO+0x134>)
 8000fdc:	f000 feb4 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8000fe0:	e02c      	b.n	800103c <PumpGPIO+0x128>
      Pumpoff(3);
 8000fe2:	2003      	movs	r0, #3
 8000fe4:	f000 f860 	bl	80010a8 <Pumpoff>
      BootstrapCharge(3,pump3.dir); 
 8000fe8:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <PumpGPIO+0x13c>)
 8000fea:	785b      	ldrb	r3, [r3, #1]
 8000fec:	4619      	mov	r1, r3
 8000fee:	2003      	movs	r0, #3
 8000ff0:	f000 f830 	bl	8001054 <BootstrapCharge>
      Delay_us(1);
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f7ff fdf5 	bl	8000be4 <Delay_us>
      Pumpoff(3);
 8000ffa:	2003      	movs	r0, #3
 8000ffc:	f000 f854 	bl	80010a8 <Pumpoff>
      if (pump3.dir) // 1 is LR
 8001000:	4b13      	ldr	r3, [pc, #76]	@ (8001050 <PumpGPIO+0x13c>)
 8001002:	785b      	ldrb	r3, [r3, #1]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00c      	beq.n	8001022 <PumpGPIO+0x10e>
        HAL_GPIO_WritePin(GPIOB, P3_LS_LR_Pin, 1);
 8001008:	2201      	movs	r2, #1
 800100a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800100e:	480e      	ldr	r0, [pc, #56]	@ (8001048 <PumpGPIO+0x134>)
 8001010:	f000 fe9a 	bl	8001d48 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, P3_HS_LR_Pin, 1);
 8001014:	2201      	movs	r2, #1
 8001016:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800101a:	480b      	ldr	r0, [pc, #44]	@ (8001048 <PumpGPIO+0x134>)
 800101c:	f000 fe94 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8001020:	e00b      	b.n	800103a <PumpGPIO+0x126>
        HAL_GPIO_WritePin(GPIOB, P3_LS_RL_Pin, 1);
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001028:	4807      	ldr	r0, [pc, #28]	@ (8001048 <PumpGPIO+0x134>)
 800102a:	f000 fe8d 	bl	8001d48 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, P3_HS_RL_Pin, 1);
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001034:	4804      	ldr	r0, [pc, #16]	@ (8001048 <PumpGPIO+0x134>)
 8001036:	f000 fe87 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 800103a:	bf00      	nop
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	200001e8 	.word	0x200001e8
 8001048:	48000400 	.word	0x48000400
 800104c:	200001f4 	.word	0x200001f4
 8001050:	20000200 	.word	0x20000200

08001054 <BootstrapCharge>:

void BootstrapCharge(uint8_t pumpnum, uint8_t dir)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	460a      	mov	r2, r1
 800105e:	71fb      	strb	r3, [r7, #7]
 8001060:	4613      	mov	r3, r2
 8001062:	71bb      	strb	r3, [r7, #6]
  switch(pumpnum)
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	2b03      	cmp	r3, #3
 8001068:	d005      	beq.n	8001076 <BootstrapCharge+0x22>
 800106a:	2b03      	cmp	r3, #3
 800106c:	dc15      	bgt.n	800109a <BootstrapCharge+0x46>
 800106e:	2b01      	cmp	r3, #1
 8001070:	d012      	beq.n	8001098 <BootstrapCharge+0x44>
 8001072:	2b02      	cmp	r3, #2
  {
    case 1: 
      break;
    case 2: 
      break; 
 8001074:	e011      	b.n	800109a <BootstrapCharge+0x46>
    case 3:
      if (dir) HAL_GPIO_WritePin(GPIOB, P3_LS_LR_Pin, 1);
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d006      	beq.n	800108a <BootstrapCharge+0x36>
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001082:	4808      	ldr	r0, [pc, #32]	@ (80010a4 <BootstrapCharge+0x50>)
 8001084:	f000 fe60 	bl	8001d48 <HAL_GPIO_WritePin>
      else HAL_GPIO_WritePin(GPIOB, P3_LS_RL_Pin, 1);
      break;
 8001088:	e007      	b.n	800109a <BootstrapCharge+0x46>
      else HAL_GPIO_WritePin(GPIOB, P3_LS_RL_Pin, 1);
 800108a:	2201      	movs	r2, #1
 800108c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001090:	4804      	ldr	r0, [pc, #16]	@ (80010a4 <BootstrapCharge+0x50>)
 8001092:	f000 fe59 	bl	8001d48 <HAL_GPIO_WritePin>
      break;
 8001096:	e000      	b.n	800109a <BootstrapCharge+0x46>
      break;
 8001098:	bf00      	nop
  }
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	48000400 	.word	0x48000400

080010a8 <Pumpoff>:

void Pumpoff(uint8_t pumpnum)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
  switch(pumpnum)
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d035      	beq.n	8001124 <Pumpoff+0x7c>
 80010b8:	2b03      	cmp	r3, #3
 80010ba:	dc4c      	bgt.n	8001156 <Pumpoff+0xae>
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d002      	beq.n	80010c6 <Pumpoff+0x1e>
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d018      	beq.n	80010f6 <Pumpoff+0x4e>
      HAL_GPIO_WritePin(GPIOB, P3_LS_LR_Pin, 0);
      HAL_GPIO_WritePin(GPIOB, P3_HS_LR_Pin, 0);
      HAL_GPIO_WritePin(GPIOB, P3_HS_RL_Pin, 0);
      break; 
  }
}
 80010c4:	e047      	b.n	8001156 <Pumpoff+0xae>
      HAL_GPIO_WritePin(GPIOA, P1_LS_RL_Pin, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2120      	movs	r1, #32
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ce:	f000 fe3b 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, P1_LS_LR_Pin, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2140      	movs	r1, #64	@ 0x40
 80010d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010da:	f000 fe35 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, P1_HS_LR_Pin, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	2180      	movs	r1, #128	@ 0x80
 80010e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e6:	f000 fe2f 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P1_HS_RL_Pin, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2101      	movs	r1, #1
 80010ee:	481c      	ldr	r0, [pc, #112]	@ (8001160 <Pumpoff+0xb8>)
 80010f0:	f000 fe2a 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 80010f4:	e02f      	b.n	8001156 <Pumpoff+0xae>
      HAL_GPIO_WritePin(GPIOB, P2_LS_RL_Pin, 0);
 80010f6:	2200      	movs	r2, #0
 80010f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010fc:	4818      	ldr	r0, [pc, #96]	@ (8001160 <Pumpoff+0xb8>)
 80010fe:	f000 fe23 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P2_LS_LR_Pin, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <Pumpoff+0xb8>)
 800110a:	f000 fe1d 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P2_HS_LR_Pin, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2104      	movs	r1, #4
 8001112:	4813      	ldr	r0, [pc, #76]	@ (8001160 <Pumpoff+0xb8>)
 8001114:	f000 fe18 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P2_HS_RL_Pin, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2102      	movs	r1, #2
 800111c:	4810      	ldr	r0, [pc, #64]	@ (8001160 <Pumpoff+0xb8>)
 800111e:	f000 fe13 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8001122:	e018      	b.n	8001156 <Pumpoff+0xae>
      HAL_GPIO_WritePin(GPIOB, P3_LS_RL_Pin, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800112a:	480d      	ldr	r0, [pc, #52]	@ (8001160 <Pumpoff+0xb8>)
 800112c:	f000 fe0c 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P3_LS_LR_Pin, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001136:	480a      	ldr	r0, [pc, #40]	@ (8001160 <Pumpoff+0xb8>)
 8001138:	f000 fe06 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P3_HS_LR_Pin, 0);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <Pumpoff+0xb8>)
 8001144:	f000 fe00 	bl	8001d48 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, P3_HS_RL_Pin, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800114e:	4804      	ldr	r0, [pc, #16]	@ (8001160 <Pumpoff+0xb8>)
 8001150:	f000 fdfa 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8001154:	bf00      	nop
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	48000400 	.word	0x48000400

08001164 <Readflow>:

void Readflow(void)
{
 8001164:	b5b0      	push	{r4, r5, r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af04      	add	r7, sp, #16
  // pulse vs flow rate eq: flow_rate = (9*pulse + 800) / (640)
  for (uint8_t i = 0; i < 3; i++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e01c      	b.n	80011aa <Readflow+0x46>
  {
    flow[i].flow_rate = (9 * flow[i].pulse_duration + 800) / 640; 
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	4a1a      	ldr	r2, [pc, #104]	@ (80011dc <Readflow+0x78>)
 8001174:	011b      	lsls	r3, r3, #4
 8001176:	4413      	add	r3, r2
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	4613      	mov	r3, r2
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	4413      	add	r3, r2
 8001180:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8001184:	4a16      	ldr	r2, [pc, #88]	@ (80011e0 <Readflow+0x7c>)
 8001186:	fba2 2303 	umull	r2, r3, r2, r3
 800118a:	0a5b      	lsrs	r3, r3, #9
 800118c:	79fc      	ldrb	r4, [r7, #7]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fb0a 	bl	80007a8 <__aeabi_ui2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4810      	ldr	r0, [pc, #64]	@ (80011dc <Readflow+0x78>)
 800119a:	0121      	lsls	r1, r4, #4
 800119c:	4401      	add	r1, r0
 800119e:	3108      	adds	r1, #8
 80011a0:	e9c1 2300 	strd	r2, r3, [r1]
  for (uint8_t i = 0; i < 3; i++)
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	3301      	adds	r3, #1
 80011a8:	71fb      	strb	r3, [r7, #7]
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d9df      	bls.n	8001170 <Readflow+0xc>
    
  }
  printf("1:%.3f 2:%.3f 3:%.3f       \r\n", flow[0].flow_rate, flow[1].flow_rate, flow[2].flow_rate);
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <Readflow+0x78>)
 80011b2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <Readflow+0x78>)
 80011b8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80011bc:	4907      	ldr	r1, [pc, #28]	@ (80011dc <Readflow+0x78>)
 80011be:	e9d1 010a 	ldrd	r0, r1, [r1, #40]	@ 0x28
 80011c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80011c6:	e9cd 2300 	strd	r2, r3, [sp]
 80011ca:	4622      	mov	r2, r4
 80011cc:	462b      	mov	r3, r5
 80011ce:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <Readflow+0x80>)
 80011d0:	f008 fb86 	bl	80098e0 <iprintf>
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bdb0      	pop	{r4, r5, r7, pc}
 80011dc:	20000210 	.word	0x20000210
 80011e0:	cccccccd 	.word	0xcccccccd
 80011e4:	0800b3f4 	.word	0x0800b3f4

080011e8 <ValveCtrl>:

void ValveCtrl(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 6; i++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	71fb      	strb	r3, [r7, #7]
 80011f2:	e05c      	b.n	80012ae <ValveCtrl+0xc6>
  {
    if (valve[i].status)
 80011f4:	79fa      	ldrb	r2, [r7, #7]
 80011f6:	4932      	ldr	r1, [pc, #200]	@ (80012c0 <ValveCtrl+0xd8>)
 80011f8:	4613      	mov	r3, r2
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	440b      	add	r3, r1
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d04f      	beq.n	80012a8 <ValveCtrl+0xc0>
    {
      if (Get_timer6_us()-valve[i].start_us < valve[i].duration_us)
 8001208:	f7ff fdda 	bl	8000dc0 <Get_timer6_us>
 800120c:	4601      	mov	r1, r0
 800120e:	79fa      	ldrb	r2, [r7, #7]
 8001210:	482b      	ldr	r0, [pc, #172]	@ (80012c0 <ValveCtrl+0xd8>)
 8001212:	4613      	mov	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	4413      	add	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4403      	add	r3, r0
 800121c:	3304      	adds	r3, #4
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	1ac9      	subs	r1, r1, r3
 8001222:	79fa      	ldrb	r2, [r7, #7]
 8001224:	4826      	ldr	r0, [pc, #152]	@ (80012c0 <ValveCtrl+0xd8>)
 8001226:	4613      	mov	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	4413      	add	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	4403      	add	r3, r0
 8001230:	3308      	adds	r3, #8
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4299      	cmp	r1, r3
 8001236:	d20a      	bcs.n	800124e <ValveCtrl+0x66>
      {
        ValveGPIO(i+1,1);
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	3301      	adds	r3, #1
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2101      	movs	r1, #1
 8001240:	4618      	mov	r0, r3
 8001242:	f000 f843 	bl	80012cc <ValveGPIO>
        LED1 = 1;
 8001246:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <ValveCtrl+0xdc>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
 800124c:	e02c      	b.n	80012a8 <ValveCtrl+0xc0>
      }
      else
      {
        LED1 = 0;
 800124e:	4b1d      	ldr	r3, [pc, #116]	@ (80012c4 <ValveCtrl+0xdc>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
        valve[i].status = 0; 
 8001254:	79fa      	ldrb	r2, [r7, #7]
 8001256:	491a      	ldr	r1, [pc, #104]	@ (80012c0 <ValveCtrl+0xd8>)
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	440b      	add	r3, r1
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
        valve[i].start_us = 0; 
 8001266:	79fa      	ldrb	r2, [r7, #7]
 8001268:	4915      	ldr	r1, [pc, #84]	@ (80012c0 <ValveCtrl+0xd8>)
 800126a:	4613      	mov	r3, r2
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	4413      	add	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	440b      	add	r3, r1
 8001274:	3304      	adds	r3, #4
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
        valve[i].duration_us = 0; 
 800127a:	79fa      	ldrb	r2, [r7, #7]
 800127c:	4910      	ldr	r1, [pc, #64]	@ (80012c0 <ValveCtrl+0xd8>)
 800127e:	4613      	mov	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	440b      	add	r3, r1
 8001288:	3308      	adds	r3, #8
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
        ValveGPIO(i+1,0);
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	3301      	adds	r3, #1
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f818 	bl	80012cc <ValveGPIO>
        printf("Valve %d stopped\r\n", i+1);
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	3301      	adds	r3, #1
 80012a0:	4619      	mov	r1, r3
 80012a2:	4809      	ldr	r0, [pc, #36]	@ (80012c8 <ValveCtrl+0xe0>)
 80012a4:	f008 fb1c 	bl	80098e0 <iprintf>
  for (uint8_t i = 0; i < 6; i++)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	3301      	adds	r3, #1
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2b05      	cmp	r3, #5
 80012b2:	d99f      	bls.n	80011f4 <ValveCtrl+0xc>
      }
    }
  }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000240 	.word	0x20000240
 80012c4:	200001d0 	.word	0x200001d0
 80012c8:	0800b414 	.word	0x0800b414

080012cc <ValveGPIO>:

void ValveGPIO(uint8_t valvenum, uint8_t state)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	71bb      	strb	r3, [r7, #6]
  switch(valvenum){
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	3b01      	subs	r3, #1
 80012e0:	2b05      	cmp	r3, #5
 80012e2:	d86f      	bhi.n	80013c4 <ValveGPIO+0xf8>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <ValveGPIO+0x20>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001305 	.word	0x08001305
 80012f0:	08001327 	.word	0x08001327
 80012f4:	08001349 	.word	0x08001349
 80012f8:	0800136b 	.word	0x0800136b
 80012fc:	08001389 	.word	0x08001389
 8001300:	080013a7 	.word	0x080013a7
    case 1: 
      if (state)  HAL_GPIO_WritePin(GPIOC, VAL1_Pin,1);
 8001304:	79bb      	ldrb	r3, [r7, #6]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d006      	beq.n	8001318 <ValveGPIO+0x4c>
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001310:	482e      	ldr	r0, [pc, #184]	@ (80013cc <ValveGPIO+0x100>)
 8001312:	f000 fd19 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOC, VAL1_Pin,0);
      break; 
 8001316:	e055      	b.n	80013c4 <ValveGPIO+0xf8>
      else        HAL_GPIO_WritePin(GPIOC, VAL1_Pin,0);
 8001318:	2200      	movs	r2, #0
 800131a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800131e:	482b      	ldr	r0, [pc, #172]	@ (80013cc <ValveGPIO+0x100>)
 8001320:	f000 fd12 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8001324:	e04e      	b.n	80013c4 <ValveGPIO+0xf8>
    case 2: 
      if (state)  HAL_GPIO_WritePin(GPIOC, VAL2_Pin,1);
 8001326:	79bb      	ldrb	r3, [r7, #6]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d006      	beq.n	800133a <ValveGPIO+0x6e>
 800132c:	2201      	movs	r2, #1
 800132e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001332:	4826      	ldr	r0, [pc, #152]	@ (80013cc <ValveGPIO+0x100>)
 8001334:	f000 fd08 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOC, VAL2_Pin,0);
      break;
 8001338:	e044      	b.n	80013c4 <ValveGPIO+0xf8>
      else        HAL_GPIO_WritePin(GPIOC, VAL2_Pin,0);
 800133a:	2200      	movs	r2, #0
 800133c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001340:	4822      	ldr	r0, [pc, #136]	@ (80013cc <ValveGPIO+0x100>)
 8001342:	f000 fd01 	bl	8001d48 <HAL_GPIO_WritePin>
      break;
 8001346:	e03d      	b.n	80013c4 <ValveGPIO+0xf8>
    case 3: 
      if (state)  HAL_GPIO_WritePin(GPIOC, VAL3_Pin,1);
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d006      	beq.n	800135c <ValveGPIO+0x90>
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001354:	481d      	ldr	r0, [pc, #116]	@ (80013cc <ValveGPIO+0x100>)
 8001356:	f000 fcf7 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOC, VAL3_Pin,0);
      break; 
 800135a:	e033      	b.n	80013c4 <ValveGPIO+0xf8>
      else        HAL_GPIO_WritePin(GPIOC, VAL3_Pin,0);
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001362:	481a      	ldr	r0, [pc, #104]	@ (80013cc <ValveGPIO+0x100>)
 8001364:	f000 fcf0 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 8001368:	e02c      	b.n	80013c4 <ValveGPIO+0xf8>
    case 4: 
      if (state)  HAL_GPIO_WritePin(GPIOB, VAL4_Pin,1);
 800136a:	79bb      	ldrb	r3, [r7, #6]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d005      	beq.n	800137c <ValveGPIO+0xb0>
 8001370:	2201      	movs	r2, #1
 8001372:	2140      	movs	r1, #64	@ 0x40
 8001374:	4816      	ldr	r0, [pc, #88]	@ (80013d0 <ValveGPIO+0x104>)
 8001376:	f000 fce7 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOB, VAL4_Pin,0);
      break;  
 800137a:	e023      	b.n	80013c4 <ValveGPIO+0xf8>
      else        HAL_GPIO_WritePin(GPIOB, VAL4_Pin,0);
 800137c:	2200      	movs	r2, #0
 800137e:	2140      	movs	r1, #64	@ 0x40
 8001380:	4813      	ldr	r0, [pc, #76]	@ (80013d0 <ValveGPIO+0x104>)
 8001382:	f000 fce1 	bl	8001d48 <HAL_GPIO_WritePin>
      break;  
 8001386:	e01d      	b.n	80013c4 <ValveGPIO+0xf8>
    case 5: 
      if (state)  HAL_GPIO_WritePin(GPIOB, VAL5_Pin,1);
 8001388:	79bb      	ldrb	r3, [r7, #6]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d005      	beq.n	800139a <ValveGPIO+0xce>
 800138e:	2201      	movs	r2, #1
 8001390:	2120      	movs	r1, #32
 8001392:	480f      	ldr	r0, [pc, #60]	@ (80013d0 <ValveGPIO+0x104>)
 8001394:	f000 fcd8 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOB, VAL5_Pin,0);
      break; 
 8001398:	e014      	b.n	80013c4 <ValveGPIO+0xf8>
      else        HAL_GPIO_WritePin(GPIOB, VAL5_Pin,0);
 800139a:	2200      	movs	r2, #0
 800139c:	2120      	movs	r1, #32
 800139e:	480c      	ldr	r0, [pc, #48]	@ (80013d0 <ValveGPIO+0x104>)
 80013a0:	f000 fcd2 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 80013a4:	e00e      	b.n	80013c4 <ValveGPIO+0xf8>
    case 6: 
      if (state)  HAL_GPIO_WritePin(GPIOB, VAL6_Pin,1);
 80013a6:	79bb      	ldrb	r3, [r7, #6]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d005      	beq.n	80013b8 <ValveGPIO+0xec>
 80013ac:	2201      	movs	r2, #1
 80013ae:	2110      	movs	r1, #16
 80013b0:	4807      	ldr	r0, [pc, #28]	@ (80013d0 <ValveGPIO+0x104>)
 80013b2:	f000 fcc9 	bl	8001d48 <HAL_GPIO_WritePin>
      else        HAL_GPIO_WritePin(GPIOB, VAL6_Pin,0);
      break; 
 80013b6:	e004      	b.n	80013c2 <ValveGPIO+0xf6>
      else        HAL_GPIO_WritePin(GPIOB, VAL6_Pin,0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	2110      	movs	r1, #16
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <ValveGPIO+0x104>)
 80013be:	f000 fcc3 	bl	8001d48 <HAL_GPIO_WritePin>
      break; 
 80013c2:	bf00      	nop
  }
}
 80013c4:	bf00      	nop
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	48000800 	.word	0x48000800
 80013d0:	48000400 	.word	0x48000400

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <Error_Handler+0x8>

080013e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <HAL_MspInit+0x44>)
 80013e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001424 <HAL_MspInit+0x44>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80013f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <HAL_MspInit+0x44>)
 80013f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <HAL_MspInit+0x44>)
 8001400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001402:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <HAL_MspInit+0x44>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001408:	6593      	str	r3, [r2, #88]	@ 0x58
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_MspInit+0x44>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800140e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000

08001428 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <HAL_TIM_Base_MspInit+0x44>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d113      	bne.n	8001462 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800143a:	4b0d      	ldr	r3, [pc, #52]	@ (8001470 <HAL_TIM_Base_MspInit+0x48>)
 800143c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143e:	4a0c      	ldr	r2, [pc, #48]	@ (8001470 <HAL_TIM_Base_MspInit+0x48>)
 8001440:	f043 0310 	orr.w	r3, r3, #16
 8001444:	6593      	str	r3, [r2, #88]	@ 0x58
 8001446:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <HAL_TIM_Base_MspInit+0x48>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800144a:	f003 0310 	and.w	r3, r3, #16
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	2036      	movs	r0, #54	@ 0x36
 8001458:	f000 fa95 	bl	8001986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800145c:	2036      	movs	r0, #54	@ 0x36
 800145e:	f000 faae 	bl	80019be <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40001000 	.word	0x40001000
 8001470:	40021000 	.word	0x40021000

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <NMI_Handler+0x4>

0800147c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <HardFault_Handler+0x4>

08001484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <MemManage_Handler+0x4>

0800148c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <BusFault_Handler+0x4>

08001494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <UsageFault_Handler+0x4>

0800149c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ca:	f000 f93d 	bl	8001748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLOW3_Pin);
 80014d6:	2080      	movs	r0, #128	@ 0x80
 80014d8:	f000 fc4e 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FLOW2_Pin);
 80014dc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80014e0:	f000 fc4a 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FLOW1_Pin);
 80014e4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014e8:	f000 fc46 	bl	8001d78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014f4:	4802      	ldr	r0, [pc, #8]	@ (8001500 <TIM6_DAC_IRQHandler+0x10>)
 80014f6:	f003 fbeb 	bl	8004cd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000184 	.word	0x20000184

08001504 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001508:	4802      	ldr	r0, [pc, #8]	@ (8001514 <OTG_FS_IRQHandler+0x10>)
 800150a:	f000 fd8b 	bl	8002024 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200017f4 	.word	0x200017f4

08001518 <_read>:
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e00a      	b.n	8001540 <_read+0x28>
 800152a:	f3af 8000 	nop.w
 800152e:	4601      	mov	r1, r0
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	60ba      	str	r2, [r7, #8]
 8001536:	b2ca      	uxtb	r2, r1
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	dbf0      	blt.n	800152a <_read+0x12>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <_close>:
 8001552:	b480      	push	{r7}
 8001554:	b083      	sub	sp, #12
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	f04f 33ff 	mov.w	r3, #4294967295
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_fstat>:
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	6039      	str	r1, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	2300      	movs	r3, #0
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <_isatty>:
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
 8001592:	2301      	movs	r3, #1
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <_lseek>:
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
 80015ac:	2300      	movs	r3, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
	...

080015bc <_sbrk>:
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	4a14      	ldr	r2, [pc, #80]	@ (8001618 <_sbrk+0x5c>)
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <_sbrk+0x60>)
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <_sbrk+0x64>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d102      	bne.n	80015de <_sbrk+0x22>
 80015d8:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <_sbrk+0x64>)
 80015da:	4a12      	ldr	r2, [pc, #72]	@ (8001624 <_sbrk+0x68>)
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	4b10      	ldr	r3, [pc, #64]	@ (8001620 <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d207      	bcs.n	80015fc <_sbrk+0x40>
 80015ec:	f008 fb5a 	bl	8009ca4 <__errno>
 80015f0:	4603      	mov	r3, r0
 80015f2:	220c      	movs	r2, #12
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	e009      	b.n	8001610 <_sbrk+0x54>
 80015fc:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <_sbrk+0x64>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	4a05      	ldr	r2, [pc, #20]	@ (8001620 <_sbrk+0x64>)
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	4618      	mov	r0, r3
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20050000 	.word	0x20050000
 800161c:	00000400 	.word	0x00000400
 8001620:	20000288 	.word	0x20000288
 8001624:	20002048 	.word	0x20002048

08001628 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800162c:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <SystemInit+0x20>)
 800162e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001632:	4a05      	ldr	r2, [pc, #20]	@ (8001648 <SystemInit+0x20>)
 8001634:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001638:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <Reset_Handler>:
 800164c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001684 <LoopForever+0x2>
 8001650:	f7ff ffea 	bl	8001628 <SystemInit>
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <LoopForever+0x6>)
 8001656:	490d      	ldr	r1, [pc, #52]	@ (800168c <LoopForever+0xa>)
 8001658:	4a0d      	ldr	r2, [pc, #52]	@ (8001690 <LoopForever+0xe>)
 800165a:	2300      	movs	r3, #0
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:
 800165e:	58d4      	ldr	r4, [r2, r3]
 8001660:	50c4      	str	r4, [r0, r3]
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:
 8001664:	18c4      	adds	r4, r0, r3
 8001666:	428c      	cmp	r4, r1
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
 800166a:	4a0a      	ldr	r2, [pc, #40]	@ (8001694 <LoopForever+0x12>)
 800166c:	4c0a      	ldr	r4, [pc, #40]	@ (8001698 <LoopForever+0x16>)
 800166e:	2300      	movs	r3, #0
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:
 8001676:	42a2      	cmp	r2, r4
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>
 800167a:	f008 fb19 	bl	8009cb0 <__libc_init_array>
 800167e:	f7ff f92d 	bl	80008dc <main>

08001682 <LoopForever>:
 8001682:	e7fe      	b.n	8001682 <LoopForever>
 8001684:	20050000 	.word	0x20050000
 8001688:	20000000 	.word	0x20000000
 800168c:	20000168 	.word	0x20000168
 8001690:	0800b6a0 	.word	0x0800b6a0
 8001694:	20000168 	.word	0x20000168
 8001698:	20002044 	.word	0x20002044

0800169c <ADC1_2_IRQHandler>:
 800169c:	e7fe      	b.n	800169c <ADC1_2_IRQHandler>

0800169e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016a4:	2300      	movs	r3, #0
 80016a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a8:	2003      	movs	r0, #3
 80016aa:	f000 f961 	bl	8001970 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ae:	200f      	movs	r0, #15
 80016b0:	f000 f80e 	bl	80016d0 <HAL_InitTick>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d002      	beq.n	80016c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	71fb      	strb	r3, [r7, #7]
 80016be:	e001      	b.n	80016c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016c0:	f7ff fe8e 	bl	80013e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016c4:	79fb      	ldrb	r3, [r7, #7]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016dc:	4b17      	ldr	r3, [pc, #92]	@ (800173c <HAL_InitTick+0x6c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d023      	beq.n	800172c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016e4:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <HAL_InitTick+0x70>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b14      	ldr	r3, [pc, #80]	@ (800173c <HAL_InitTick+0x6c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 f96d 	bl	80019da <HAL_SYSTICK_Config>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10f      	bne.n	8001726 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d809      	bhi.n	8001720 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	f04f 30ff 	mov.w	r0, #4294967295
 8001714:	f000 f937 	bl	8001986 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001718:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <HAL_InitTick+0x74>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	e007      	b.n	8001730 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	e004      	b.n	8001730 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	73fb      	strb	r3, [r7, #15]
 800172a:	e001      	b.n	8001730 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001730:	7bfb      	ldrb	r3, [r7, #15]
}
 8001732:	4618      	mov	r0, r3
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000008 	.word	0x20000008
 8001740:	20000000 	.word	0x20000000
 8001744:	20000004 	.word	0x20000004

08001748 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <HAL_IncTick+0x20>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b06      	ldr	r3, [pc, #24]	@ (800176c <HAL_IncTick+0x24>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4413      	add	r3, r2
 8001758:	4a04      	ldr	r2, [pc, #16]	@ (800176c <HAL_IncTick+0x24>)
 800175a:	6013      	str	r3, [r2, #0]
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000008 	.word	0x20000008
 800176c:	2000028c 	.word	0x2000028c

08001770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return uwTick;
 8001774:	4b03      	ldr	r3, [pc, #12]	@ (8001784 <HAL_GetTick+0x14>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	2000028c 	.word	0x2000028c

08001788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001790:	f7ff ffee 	bl	8001770 <HAL_GetTick>
 8001794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a0:	d005      	beq.n	80017ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017a2:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <HAL_Delay+0x44>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ae:	bf00      	nop
 80017b0:	f7ff ffde 	bl	8001770 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d8f7      	bhi.n	80017b0 <HAL_Delay+0x28>
  {
  }
}
 80017c0:	bf00      	nop
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000008 	.word	0x20000008

080017d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001814 <__NVIC_SetPriorityGrouping+0x44>)
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017ec:	4013      	ands	r3, r2
 80017ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001802:	4a04      	ldr	r2, [pc, #16]	@ (8001814 <__NVIC_SetPriorityGrouping+0x44>)
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	60d3      	str	r3, [r2, #12]
}
 8001808:	bf00      	nop
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800181c:	4b04      	ldr	r3, [pc, #16]	@ (8001830 <__NVIC_GetPriorityGrouping+0x18>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	0a1b      	lsrs	r3, r3, #8
 8001822:	f003 0307 	and.w	r3, r3, #7
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	e000ed00 	.word	0xe000ed00

08001834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	2b00      	cmp	r3, #0
 8001844:	db0b      	blt.n	800185e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	f003 021f 	and.w	r2, r3, #31
 800184c:	4907      	ldr	r1, [pc, #28]	@ (800186c <__NVIC_EnableIRQ+0x38>)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	095b      	lsrs	r3, r3, #5
 8001854:	2001      	movs	r0, #1
 8001856:	fa00 f202 	lsl.w	r2, r0, r2
 800185a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	e000e100 	.word	0xe000e100

08001870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	db0a      	blt.n	800189a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	490c      	ldr	r1, [pc, #48]	@ (80018bc <__NVIC_SetPriority+0x4c>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	0112      	lsls	r2, r2, #4
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	440b      	add	r3, r1
 8001894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001898:	e00a      	b.n	80018b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	b2da      	uxtb	r2, r3
 800189e:	4908      	ldr	r1, [pc, #32]	@ (80018c0 <__NVIC_SetPriority+0x50>)
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3b04      	subs	r3, #4
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	440b      	add	r3, r1
 80018ae:	761a      	strb	r2, [r3, #24]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	e000e100 	.word	0xe000e100
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	@ 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f1c3 0307 	rsb	r3, r3, #7
 80018de:	2b04      	cmp	r3, #4
 80018e0:	bf28      	it	cs
 80018e2:	2304      	movcs	r3, #4
 80018e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3304      	adds	r3, #4
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d902      	bls.n	80018f4 <NVIC_EncodePriority+0x30>
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3b03      	subs	r3, #3
 80018f2:	e000      	b.n	80018f6 <NVIC_EncodePriority+0x32>
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43da      	mvns	r2, r3
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	401a      	ands	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800190c:	f04f 31ff 	mov.w	r1, #4294967295
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	43d9      	mvns	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	4313      	orrs	r3, r2
         );
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	@ 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
	...

0800192c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3b01      	subs	r3, #1
 8001938:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800193c:	d301      	bcc.n	8001942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800193e:	2301      	movs	r3, #1
 8001940:	e00f      	b.n	8001962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001942:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <SysTick_Config+0x40>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3b01      	subs	r3, #1
 8001948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800194a:	210f      	movs	r1, #15
 800194c:	f04f 30ff 	mov.w	r0, #4294967295
 8001950:	f7ff ff8e 	bl	8001870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <SysTick_Config+0x40>)
 8001956:	2200      	movs	r2, #0
 8001958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800195a:	4b04      	ldr	r3, [pc, #16]	@ (800196c <SysTick_Config+0x40>)
 800195c:	2207      	movs	r2, #7
 800195e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	e000e010 	.word	0xe000e010

08001970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ff29 	bl	80017d0 <__NVIC_SetPriorityGrouping>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b086      	sub	sp, #24
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	60b9      	str	r1, [r7, #8]
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001998:	f7ff ff3e 	bl	8001818 <__NVIC_GetPriorityGrouping>
 800199c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	68b9      	ldr	r1, [r7, #8]
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f7ff ff8e 	bl	80018c4 <NVIC_EncodePriority>
 80019a8:	4602      	mov	r2, r0
 80019aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ff5d 	bl	8001870 <__NVIC_SetPriority>
}
 80019b6:	bf00      	nop
 80019b8:	3718      	adds	r7, #24
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	4603      	mov	r3, r0
 80019c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff31 	bl	8001834 <__NVIC_EnableIRQ>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ffa2 	bl	800192c <SysTick_Config>
 80019e8:	4603      	mov	r3, r0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b087      	sub	sp, #28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a02:	e166      	b.n	8001cd2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	2101      	movs	r1, #1
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a10:	4013      	ands	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 8158 	beq.w	8001ccc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d005      	beq.n	8001a34 <HAL_GPIO_Init+0x40>
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d130      	bne.n	8001a96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	091b      	lsrs	r3, r3, #4
 8001a80:	f003 0201 	and.w	r2, r3, #1
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d017      	beq.n	8001ad2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2203      	movs	r2, #3
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d123      	bne.n	8001b26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	08da      	lsrs	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3208      	adds	r2, #8
 8001ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	220f      	movs	r2, #15
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	691a      	ldr	r2, [r3, #16]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	08da      	lsrs	r2, r3, #3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3208      	adds	r2, #8
 8001b20:	6939      	ldr	r1, [r7, #16]
 8001b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	2203      	movs	r2, #3
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 0203 	and.w	r2, r3, #3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80b2 	beq.w	8001ccc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b68:	4b61      	ldr	r3, [pc, #388]	@ (8001cf0 <HAL_GPIO_Init+0x2fc>)
 8001b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b6c:	4a60      	ldr	r2, [pc, #384]	@ (8001cf0 <HAL_GPIO_Init+0x2fc>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b74:	4b5e      	ldr	r3, [pc, #376]	@ (8001cf0 <HAL_GPIO_Init+0x2fc>)
 8001b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b80:	4a5c      	ldr	r2, [pc, #368]	@ (8001cf4 <HAL_GPIO_Init+0x300>)
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	089b      	lsrs	r3, r3, #2
 8001b86:	3302      	adds	r3, #2
 8001b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	220f      	movs	r2, #15
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001baa:	d02b      	beq.n	8001c04 <HAL_GPIO_Init+0x210>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a52      	ldr	r2, [pc, #328]	@ (8001cf8 <HAL_GPIO_Init+0x304>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d025      	beq.n	8001c00 <HAL_GPIO_Init+0x20c>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a51      	ldr	r2, [pc, #324]	@ (8001cfc <HAL_GPIO_Init+0x308>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d01f      	beq.n	8001bfc <HAL_GPIO_Init+0x208>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a50      	ldr	r2, [pc, #320]	@ (8001d00 <HAL_GPIO_Init+0x30c>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d019      	beq.n	8001bf8 <HAL_GPIO_Init+0x204>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a4f      	ldr	r2, [pc, #316]	@ (8001d04 <HAL_GPIO_Init+0x310>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d013      	beq.n	8001bf4 <HAL_GPIO_Init+0x200>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a4e      	ldr	r2, [pc, #312]	@ (8001d08 <HAL_GPIO_Init+0x314>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d00d      	beq.n	8001bf0 <HAL_GPIO_Init+0x1fc>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a4d      	ldr	r2, [pc, #308]	@ (8001d0c <HAL_GPIO_Init+0x318>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d007      	beq.n	8001bec <HAL_GPIO_Init+0x1f8>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a4c      	ldr	r2, [pc, #304]	@ (8001d10 <HAL_GPIO_Init+0x31c>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d101      	bne.n	8001be8 <HAL_GPIO_Init+0x1f4>
 8001be4:	2307      	movs	r3, #7
 8001be6:	e00e      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001be8:	2308      	movs	r3, #8
 8001bea:	e00c      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001bec:	2306      	movs	r3, #6
 8001bee:	e00a      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001bf0:	2305      	movs	r3, #5
 8001bf2:	e008      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	e006      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e004      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e002      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <HAL_GPIO_Init+0x212>
 8001c04:	2300      	movs	r3, #0
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	f002 0203 	and.w	r2, r2, #3
 8001c0c:	0092      	lsls	r2, r2, #2
 8001c0e:	4093      	lsls	r3, r2
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c16:	4937      	ldr	r1, [pc, #220]	@ (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	089b      	lsrs	r3, r3, #2
 8001c1c:	3302      	adds	r3, #2
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c24:	4b3b      	ldr	r3, [pc, #236]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d003      	beq.n	8001c48 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c48:	4a32      	ldr	r2, [pc, #200]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c4e:	4b31      	ldr	r3, [pc, #196]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	43db      	mvns	r3, r3
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c72:	4a28      	ldr	r2, [pc, #160]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c78:	4b26      	ldr	r3, [pc, #152]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	43db      	mvns	r3, r3
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	43db      	mvns	r3, r3
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cc6:	4a13      	ldr	r2, [pc, #76]	@ (8001d14 <HAL_GPIO_Init+0x320>)
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	f47f ae91 	bne.w	8001a04 <HAL_GPIO_Init+0x10>
  }
}
 8001ce2:	bf00      	nop
 8001ce4:	bf00      	nop
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40010000 	.word	0x40010000
 8001cf8:	48000400 	.word	0x48000400
 8001cfc:	48000800 	.word	0x48000800
 8001d00:	48000c00 	.word	0x48000c00
 8001d04:	48001000 	.word	0x48001000
 8001d08:	48001400 	.word	0x48001400
 8001d0c:	48001800 	.word	0x48001800
 8001d10:	48001c00 	.word	0x48001c00
 8001d14:	40010400 	.word	0x40010400

08001d18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691a      	ldr	r2, [r3, #16]
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d002      	beq.n	8001d36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d30:	2301      	movs	r3, #1
 8001d32:	73fb      	strb	r3, [r7, #15]
 8001d34:	e001      	b.n	8001d3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	807b      	strh	r3, [r7, #2]
 8001d54:	4613      	mov	r3, r2
 8001d56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d58:	787b      	ldrb	r3, [r7, #1]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d5e:	887a      	ldrh	r2, [r7, #2]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d64:	e002      	b.n	8001d6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d66:	887a      	ldrh	r2, [r7, #2]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d84:	695a      	ldr	r2, [r3, #20]
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d006      	beq.n	8001d9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d8e:	4a05      	ldr	r2, [pc, #20]	@ (8001da4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d94:	88fb      	ldrh	r3, [r7, #6]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe ff60 	bl	8000c5c <HAL_GPIO_EXTI_Callback>
  }
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40010400 	.word	0x40010400

08001da8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e101      	b.n	8001fbe <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d106      	bne.n	8001dd4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f007 f880 	bl	8008ed4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f003 fac9 	bl	800537e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	7c1a      	ldrb	r2, [r3, #16]
 8001df4:	f88d 2000 	strb.w	r2, [sp]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dfc:	f003 f9e4 	bl	80051c8 <USB_CoreInit>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d005      	beq.n	8001e12 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e0d5      	b.n	8001fbe <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f003 fac1 	bl	80053a0 <USB_SetCurrentMode>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d005      	beq.n	8001e30 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0c6      	b.n	8001fbe <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
 8001e34:	e04a      	b.n	8001ecc <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e36:	7bfa      	ldrb	r2, [r7, #15]
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	4413      	add	r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	440b      	add	r3, r1
 8001e44:	3315      	adds	r3, #21
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e4a:	7bfa      	ldrb	r2, [r7, #15]
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	4413      	add	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	3314      	adds	r3, #20
 8001e5a:	7bfa      	ldrb	r2, [r7, #15]
 8001e5c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e5e:	7bfa      	ldrb	r2, [r7, #15]
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	b298      	uxth	r0, r3
 8001e64:	6879      	ldr	r1, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	4413      	add	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	332e      	adds	r3, #46	@ 0x2e
 8001e72:	4602      	mov	r2, r0
 8001e74:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e76:	7bfa      	ldrb	r2, [r7, #15]
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	4413      	add	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	3318      	adds	r3, #24
 8001e86:	2200      	movs	r2, #0
 8001e88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e8a:	7bfa      	ldrb	r2, [r7, #15]
 8001e8c:	6879      	ldr	r1, [r7, #4]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	4413      	add	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	331c      	adds	r3, #28
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ea0:	6879      	ldr	r1, [r7, #4]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	440b      	add	r3, r1
 8001eac:	3320      	adds	r3, #32
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001eb2:	7bfa      	ldrb	r2, [r7, #15]
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	4413      	add	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	3324      	adds	r3, #36	@ 0x24
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ec6:	7bfb      	ldrb	r3, [r7, #15]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	73fb      	strb	r3, [r7, #15]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	791b      	ldrb	r3, [r3, #4]
 8001ed0:	7bfa      	ldrb	r2, [r7, #15]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d3af      	bcc.n	8001e36 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	73fb      	strb	r3, [r7, #15]
 8001eda:	e044      	b.n	8001f66 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001edc:	7bfa      	ldrb	r2, [r7, #15]
 8001ede:	6879      	ldr	r1, [r7, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	4413      	add	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	440b      	add	r3, r1
 8001eea:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4413      	add	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001f04:	7bfa      	ldrb	r2, [r7, #15]
 8001f06:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f08:	7bfa      	ldrb	r2, [r7, #15]
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	4413      	add	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	440b      	add	r3, r1
 8001f16:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f1e:	7bfa      	ldrb	r2, [r7, #15]
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f34:	7bfa      	ldrb	r2, [r7, #15]
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f4a:	7bfa      	ldrb	r2, [r7, #15]
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	4613      	mov	r3, r2
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	440b      	add	r3, r1
 8001f58:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
 8001f62:	3301      	adds	r3, #1
 8001f64:	73fb      	strb	r3, [r7, #15]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	791b      	ldrb	r3, [r3, #4]
 8001f6a:	7bfa      	ldrb	r2, [r7, #15]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d3b5      	bcc.n	8001edc <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6818      	ldr	r0, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7c1a      	ldrb	r2, [r3, #16]
 8001f78:	f88d 2000 	strb.w	r2, [sp]
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f80:	f003 fa5a 	bl	8005438 <USB_DevInit>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d005      	beq.n	8001f96 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e013      	b.n	8001fbe <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	7b1b      	ldrb	r3, [r3, #12]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d102      	bne.n	8001fb2 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f001 f86d 	bl	800308c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f004 fa11 	bl	80063de <USB_DevDisconnect>

  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d101      	bne.n	8001fe2 <HAL_PCD_Start+0x1c>
 8001fde:	2302      	movs	r3, #2
 8001fe0:	e01c      	b.n	800201c <HAL_PCD_Start+0x56>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	7b5b      	ldrb	r3, [r3, #13]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d105      	bne.n	8001ffe <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ff6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f003 f9aa 	bl	800535c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f004 f9c5 	bl	800639c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b08d      	sub	sp, #52	@ 0x34
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f004 fa83 	bl	8006546 <USB_GetMode>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	f040 8481 	bne.w	800294a <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f004 f9e7 	bl	8006420 <USB_ReadInterrupts>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 8477 	beq.w	8002948 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0a1b      	lsrs	r3, r3, #8
 8002064:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f004 f9d4 	bl	8006420 <USB_ReadInterrupts>
 8002078:	4603      	mov	r3, r0
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b02      	cmp	r3, #2
 8002080:	d107      	bne.n	8002092 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	695a      	ldr	r2, [r3, #20]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f002 0202 	and.w	r2, r2, #2
 8002090:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f004 f9c2 	bl	8006420 <USB_ReadInterrupts>
 800209c:	4603      	mov	r3, r0
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d161      	bne.n	800216a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	699a      	ldr	r2, [r3, #24]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0210 	bic.w	r2, r2, #16
 80020b4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80020b6:	6a3b      	ldr	r3, [r7, #32]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	f003 020f 	and.w	r2, r3, #15
 80020c2:	4613      	mov	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	3304      	adds	r3, #4
 80020d4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	0c5b      	lsrs	r3, r3, #17
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d124      	bne.n	800212c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80020e8:	4013      	ands	r3, r2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d035      	beq.n	800215a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	091b      	lsrs	r3, r3, #4
 80020f6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80020f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	461a      	mov	r2, r3
 8002100:	6a38      	ldr	r0, [r7, #32]
 8002102:	f003 fff9 	bl	80060f8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	091b      	lsrs	r3, r3, #4
 800210e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002112:	441a      	add	r2, r3
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	695a      	ldr	r2, [r3, #20]
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002124:	441a      	add	r2, r3
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	615a      	str	r2, [r3, #20]
 800212a:	e016      	b.n	800215a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	0c5b      	lsrs	r3, r3, #17
 8002130:	f003 030f 	and.w	r3, r3, #15
 8002134:	2b06      	cmp	r3, #6
 8002136:	d110      	bne.n	800215a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800213e:	2208      	movs	r2, #8
 8002140:	4619      	mov	r1, r3
 8002142:	6a38      	ldr	r0, [r7, #32]
 8002144:	f003 ffd8 	bl	80060f8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	695a      	ldr	r2, [r3, #20]
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	091b      	lsrs	r3, r3, #4
 8002150:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002154:	441a      	add	r2, r3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	699a      	ldr	r2, [r3, #24]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f042 0210 	orr.w	r2, r2, #16
 8002168:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f004 f956 	bl	8006420 <USB_ReadInterrupts>
 8002174:	4603      	mov	r3, r0
 8002176:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800217a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800217e:	f040 80a7 	bne.w	80022d0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f004 f95b 	bl	8006446 <USB_ReadDevAllOutEpInterrupt>
 8002190:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002192:	e099      	b.n	80022c8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 808e 	beq.w	80022bc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	4611      	mov	r1, r2
 80021aa:	4618      	mov	r0, r3
 80021ac:	f004 f97f 	bl	80064ae <USB_ReadDevOutEPInterrupt>
 80021b0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d00c      	beq.n	80021d6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	015a      	lsls	r2, r3, #5
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	4413      	add	r3, r2
 80021c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021c8:	461a      	mov	r2, r3
 80021ca:	2301      	movs	r3, #1
 80021cc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80021ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 fe81 	bl	8002ed8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	f003 0308 	and.w	r3, r3, #8
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00c      	beq.n	80021fa <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	015a      	lsls	r2, r3, #5
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	4413      	add	r3, r2
 80021e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ec:	461a      	mov	r2, r3
 80021ee:	2308      	movs	r3, #8
 80021f0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80021f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 febd 	bl	8002f74 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	d008      	beq.n	8002216 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002206:	015a      	lsls	r2, r3, #5
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	4413      	add	r3, r2
 800220c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002210:	461a      	mov	r2, r3
 8002212:	2310      	movs	r3, #16
 8002214:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d030      	beq.n	8002282 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002220:	6a3b      	ldr	r3, [r7, #32]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002228:	2b80      	cmp	r3, #128	@ 0x80
 800222a:	d109      	bne.n	8002240 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	69fa      	ldr	r2, [r7, #28]
 8002236:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800223a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800223e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002242:	4613      	mov	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4413      	add	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	3304      	adds	r3, #4
 8002254:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	78db      	ldrb	r3, [r3, #3]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d108      	bne.n	8002270 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2200      	movs	r2, #0
 8002262:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002266:	b2db      	uxtb	r3, r3
 8002268:	4619      	mov	r1, r3
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f006 ff86 	bl	800917c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	015a      	lsls	r2, r3, #5
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	4413      	add	r3, r2
 8002278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800227c:	461a      	mov	r2, r3
 800227e:	2302      	movs	r3, #2
 8002280:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	f003 0320 	and.w	r3, r3, #32
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	015a      	lsls	r2, r3, #5
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	4413      	add	r3, r2
 8002294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002298:	461a      	mov	r2, r3
 800229a:	2320      	movs	r3, #32
 800229c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d009      	beq.n	80022bc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80022a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022aa:	015a      	lsls	r2, r3, #5
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	4413      	add	r3, r2
 80022b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022b4:	461a      	mov	r2, r3
 80022b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ba:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80022bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022be:	3301      	adds	r3, #1
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80022c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022c4:	085b      	lsrs	r3, r3, #1
 80022c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80022c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f47f af62 	bne.w	8002194 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f004 f8a3 	bl	8006420 <USB_ReadInterrupts>
 80022da:	4603      	mov	r3, r0
 80022dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80022e4:	f040 80a4 	bne.w	8002430 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f004 f8c4 	bl	800647a <USB_ReadDevAllInEpInterrupt>
 80022f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80022f8:	e096      	b.n	8002428 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80022fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 808b 	beq.w	800241c <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	4611      	mov	r1, r2
 8002310:	4618      	mov	r0, r3
 8002312:	f004 f8ea 	bl	80064ea <USB_ReadDevInEPInterrupt>
 8002316:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b00      	cmp	r3, #0
 8002320:	d020      	beq.n	8002364 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002324:	f003 030f 	and.w	r3, r3, #15
 8002328:	2201      	movs	r2, #1
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002336:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	43db      	mvns	r3, r3
 800233c:	69f9      	ldr	r1, [r7, #28]
 800233e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002342:	4013      	ands	r3, r2
 8002344:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002348:	015a      	lsls	r2, r3, #5
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	4413      	add	r3, r2
 800234e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002352:	461a      	mov	r2, r3
 8002354:	2301      	movs	r3, #1
 8002356:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	b2db      	uxtb	r3, r3
 800235c:	4619      	mov	r1, r3
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f006 fe77 	bl	8009052 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d008      	beq.n	8002380 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	4413      	add	r3, r2
 8002376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800237a:	461a      	mov	r2, r3
 800237c:	2308      	movs	r3, #8
 800237e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f003 0310 	and.w	r3, r3, #16
 8002386:	2b00      	cmp	r3, #0
 8002388:	d008      	beq.n	800239c <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800238a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800238c:	015a      	lsls	r2, r3, #5
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	4413      	add	r3, r2
 8002392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002396:	461a      	mov	r2, r3
 8002398:	2310      	movs	r3, #16
 800239a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d008      	beq.n	80023b8 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	015a      	lsls	r2, r3, #5
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	4413      	add	r3, r2
 80023ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023b2:	461a      	mov	r2, r3
 80023b4:	2340      	movs	r3, #64	@ 0x40
 80023b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d023      	beq.n	800240a <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80023c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023c4:	6a38      	ldr	r0, [r7, #32]
 80023c6:	f003 f97f 	bl	80056c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80023ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023cc:	4613      	mov	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4413      	add	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	3310      	adds	r3, #16
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	3304      	adds	r3, #4
 80023dc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	78db      	ldrb	r3, [r3, #3]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d108      	bne.n	80023f8 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2200      	movs	r2, #0
 80023ea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	4619      	mov	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f006 fed4 	bl	80091a0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fa:	015a      	lsls	r2, r3, #5
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	4413      	add	r3, r2
 8002400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002404:	461a      	mov	r2, r3
 8002406:	2302      	movs	r3, #2
 8002408:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002414:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 fcd6 	bl	8002dc8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800241c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241e:	3301      	adds	r3, #1
 8002420:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002424:	085b      	lsrs	r3, r3, #1
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242a:	2b00      	cmp	r3, #0
 800242c:	f47f af65 	bne.w	80022fa <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f003 fff3 	bl	8006420 <USB_ReadInterrupts>
 800243a:	4603      	mov	r3, r0
 800243c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002440:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002444:	d122      	bne.n	800248c <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	69fa      	ldr	r2, [r7, #28]
 8002450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002454:	f023 0301 	bic.w	r3, r3, #1
 8002458:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002460:	2b01      	cmp	r3, #1
 8002462:	d108      	bne.n	8002476 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800246c:	2100      	movs	r1, #0
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f007 f908 	bl	8009684 <HAL_PCDEx_LPM_Callback>
 8002474:	e002      	b.n	800247c <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f006 fe58 	bl	800912c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	695a      	ldr	r2, [r3, #20]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800248a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f003 ffc5 	bl	8006420 <USB_ReadInterrupts>
 8002496:	4603      	mov	r3, r0
 8002498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800249c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024a0:	d112      	bne.n	80024c8 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f006 fe14 	bl	80090e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80024c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f003 ffa7 	bl	8006420 <USB_ReadInterrupts>
 80024d2:	4603      	mov	r3, r0
 80024d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024dc:	d121      	bne.n	8002522 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80024ec:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d111      	bne.n	800251c <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002506:	089b      	lsrs	r3, r3, #2
 8002508:	f003 020f 	and.w	r2, r3, #15
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002512:	2101      	movs	r1, #1
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f007 f8b5 	bl	8009684 <HAL_PCDEx_LPM_Callback>
 800251a:	e002      	b.n	8002522 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f006 fddf 	bl	80090e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f003 ff7a 	bl	8006420 <USB_ReadInterrupts>
 800252c:	4603      	mov	r3, r0
 800252e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002532:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002536:	f040 80b6 	bne.w	80026a6 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	69fa      	ldr	r2, [r7, #28]
 8002544:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2110      	movs	r1, #16
 8002554:	4618      	mov	r0, r3
 8002556:	f003 f8b7 	bl	80056c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800255a:	2300      	movs	r3, #0
 800255c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800255e:	e046      	b.n	80025ee <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002562:	015a      	lsls	r2, r3, #5
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	4413      	add	r3, r2
 8002568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800256c:	461a      	mov	r2, r3
 800256e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002572:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	4413      	add	r3, r2
 800257c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002584:	0151      	lsls	r1, r2, #5
 8002586:	69fa      	ldr	r2, [r7, #28]
 8002588:	440a      	add	r2, r1
 800258a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800258e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002592:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	4413      	add	r3, r2
 800259c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025a0:	461a      	mov	r2, r3
 80025a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80025a6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80025a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025aa:	015a      	lsls	r2, r3, #5
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	4413      	add	r3, r2
 80025b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025b8:	0151      	lsls	r1, r2, #5
 80025ba:	69fa      	ldr	r2, [r7, #28]
 80025bc:	440a      	add	r2, r1
 80025be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80025c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80025c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025d8:	0151      	lsls	r1, r2, #5
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	440a      	add	r2, r1
 80025de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80025e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80025e6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ea:	3301      	adds	r3, #1
 80025ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	791b      	ldrb	r3, [r3, #4]
 80025f2:	461a      	mov	r2, r3
 80025f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d3b2      	bcc.n	8002560 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	69fa      	ldr	r2, [r7, #28]
 8002604:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002608:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800260c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	7bdb      	ldrb	r3, [r3, #15]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d016      	beq.n	8002644 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800261c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002626:	f043 030b 	orr.w	r3, r3, #11
 800262a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	69fa      	ldr	r2, [r7, #28]
 8002638:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800263c:	f043 030b 	orr.w	r3, r3, #11
 8002640:	6453      	str	r3, [r2, #68]	@ 0x44
 8002642:	e015      	b.n	8002670 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	69fa      	ldr	r2, [r7, #28]
 800264e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002652:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002656:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800265a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	69fa      	ldr	r2, [r7, #28]
 8002666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800266a:	f043 030b 	orr.w	r3, r3, #11
 800266e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	69fa      	ldr	r2, [r7, #28]
 800267a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800267e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002682:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800268e:	4619      	mov	r1, r3
 8002690:	4610      	mov	r0, r2
 8002692:	f003 ff89 	bl	80065a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695a      	ldr	r2, [r3, #20]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80026a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f003 feb8 	bl	8006420 <USB_ReadInterrupts>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026ba:	d123      	bne.n	8002704 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f003 ff4e 	bl	8006562 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f003 f875 	bl	80057ba <USB_GetDevSpeed>
 80026d0:	4603      	mov	r3, r0
 80026d2:	461a      	mov	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681c      	ldr	r4, [r3, #0]
 80026dc:	f001 fc10 	bl	8003f00 <HAL_RCC_GetHCLKFreq>
 80026e0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80026e6:	461a      	mov	r2, r3
 80026e8:	4620      	mov	r0, r4
 80026ea:	f002 fd9b 	bl	8005224 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f006 fcd7 	bl	80090a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695a      	ldr	r2, [r3, #20]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002702:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f003 fe89 	bl	8006420 <USB_ReadInterrupts>
 800270e:	4603      	mov	r3, r0
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	2b08      	cmp	r3, #8
 8002716:	d10a      	bne.n	800272e <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f006 fcb4 	bl	8009086 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	695a      	ldr	r2, [r3, #20]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f002 0208 	and.w	r2, r2, #8
 800272c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f003 fe74 	bl	8006420 <USB_ReadInterrupts>
 8002738:	4603      	mov	r3, r0
 800273a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273e:	2b80      	cmp	r3, #128	@ 0x80
 8002740:	d123      	bne.n	800278a <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002742:	6a3b      	ldr	r3, [r7, #32]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800274a:	6a3b      	ldr	r3, [r7, #32]
 800274c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800274e:	2301      	movs	r3, #1
 8002750:	627b      	str	r3, [r7, #36]	@ 0x24
 8002752:	e014      	b.n	800277e <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002758:	4613      	mov	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d105      	bne.n	8002778 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	b2db      	uxtb	r3, r3
 8002770:	4619      	mov	r1, r3
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 faf7 	bl	8002d66 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	3301      	adds	r3, #1
 800277c:	627b      	str	r3, [r7, #36]	@ 0x24
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	791b      	ldrb	r3, [r3, #4]
 8002782:	461a      	mov	r2, r3
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	4293      	cmp	r3, r2
 8002788:	d3e4      	bcc.n	8002754 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f003 fe46 	bl	8006420 <USB_ReadInterrupts>
 8002794:	4603      	mov	r3, r0
 8002796:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800279a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800279e:	d13c      	bne.n	800281a <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027a0:	2301      	movs	r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027a4:	e02b      	b.n	80027fe <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80027a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a8:	015a      	lsls	r2, r3, #5
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	4413      	add	r3, r2
 80027ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ba:	4613      	mov	r3, r2
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	3318      	adds	r3, #24
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d115      	bne.n	80027f8 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80027cc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	da12      	bge.n	80027f8 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027d6:	4613      	mov	r3, r2
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	4413      	add	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	440b      	add	r3, r1
 80027e0:	3317      	adds	r3, #23
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80027e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	4619      	mov	r1, r3
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 fab7 	bl	8002d66 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	3301      	adds	r3, #1
 80027fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	791b      	ldrb	r3, [r3, #4]
 8002802:	461a      	mov	r2, r3
 8002804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002806:	4293      	cmp	r3, r2
 8002808:	d3cd      	bcc.n	80027a6 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	695a      	ldr	r2, [r3, #20]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002818:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f003 fdfe 	bl	8006420 <USB_ReadInterrupts>
 8002824:	4603      	mov	r3, r0
 8002826:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800282a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800282e:	d156      	bne.n	80028de <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002830:	2301      	movs	r3, #1
 8002832:	627b      	str	r3, [r7, #36]	@ 0x24
 8002834:	e045      	b.n	80028c2 <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	015a      	lsls	r2, r3, #5
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	4413      	add	r3, r2
 800283e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800284a:	4613      	mov	r3, r2
 800284c:	00db      	lsls	r3, r3, #3
 800284e:	4413      	add	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	440b      	add	r3, r1
 8002854:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d12e      	bne.n	80028bc <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800285e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002860:	2b00      	cmp	r3, #0
 8002862:	da2b      	bge.n	80028bc <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002870:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002874:	429a      	cmp	r2, r3
 8002876:	d121      	bne.n	80028bc <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800287c:	4613      	mov	r3, r2
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	4413      	add	r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800288e:	6a3b      	ldr	r3, [r7, #32]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10a      	bne.n	80028bc <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	69fa      	ldr	r2, [r7, #28]
 80028b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028b8:	6053      	str	r3, [r2, #4]
            break;
 80028ba:	e008      	b.n	80028ce <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	3301      	adds	r3, #1
 80028c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	791b      	ldrb	r3, [r3, #4]
 80028c6:	461a      	mov	r2, r3
 80028c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d3b3      	bcc.n	8002836 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80028dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f003 fd9c 	bl	8006420 <USB_ReadInterrupts>
 80028e8:	4603      	mov	r3, r0
 80028ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80028ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f2:	d10a      	bne.n	800290a <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f006 fc65 	bl	80091c4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002908:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f003 fd86 	bl	8006420 <USB_ReadInterrupts>
 8002914:	4603      	mov	r3, r0
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b04      	cmp	r3, #4
 800291c:	d115      	bne.n	800294a <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	d002      	beq.n	8002936 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f006 fc55 	bl	80091e0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6859      	ldr	r1, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	430a      	orrs	r2, r1
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	e000      	b.n	800294a <HAL_PCD_IRQHandler+0x926>
      return;
 8002948:	bf00      	nop
    }
  }
}
 800294a:	3734      	adds	r7, #52	@ 0x34
 800294c:	46bd      	mov	sp, r7
 800294e:	bd90      	pop	{r4, r7, pc}

08002950 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_PCD_SetAddress+0x1a>
 8002966:	2302      	movs	r3, #2
 8002968:	e012      	b.n	8002990 <HAL_PCD_SetAddress+0x40>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	78fa      	ldrb	r2, [r7, #3]
 8002976:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	78fa      	ldrb	r2, [r7, #3]
 800297e:	4611      	mov	r1, r2
 8002980:	4618      	mov	r0, r3
 8002982:	f003 fce5 	bl	8006350 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	4608      	mov	r0, r1
 80029a2:	4611      	mov	r1, r2
 80029a4:	461a      	mov	r2, r3
 80029a6:	4603      	mov	r3, r0
 80029a8:	70fb      	strb	r3, [r7, #3]
 80029aa:	460b      	mov	r3, r1
 80029ac:	803b      	strh	r3, [r7, #0]
 80029ae:	4613      	mov	r3, r2
 80029b0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	da0f      	bge.n	80029de <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029be:	78fb      	ldrb	r3, [r7, #3]
 80029c0:	f003 020f 	and.w	r2, r3, #15
 80029c4:	4613      	mov	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	3310      	adds	r3, #16
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	3304      	adds	r3, #4
 80029d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2201      	movs	r2, #1
 80029da:	705a      	strb	r2, [r3, #1]
 80029dc:	e00f      	b.n	80029fe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	f003 020f 	and.w	r2, r3, #15
 80029e4:	4613      	mov	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	4413      	add	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	3304      	adds	r3, #4
 80029f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	f003 030f 	and.w	r3, r3, #15
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002a0a:	883b      	ldrh	r3, [r7, #0]
 8002a0c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	78ba      	ldrb	r2, [r7, #2]
 8002a18:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	785b      	ldrb	r3, [r3, #1]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d004      	beq.n	8002a2c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002a2c:	78bb      	ldrb	r3, [r7, #2]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d102      	bne.n	8002a38 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_PCD_EP_Open+0xae>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e00e      	b.n	8002a64 <HAL_PCD_EP_Open+0xcc>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68f9      	ldr	r1, [r7, #12]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f002 fecf 	bl	80057f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002a62:	7afb      	ldrb	r3, [r7, #11]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	da0f      	bge.n	8002aa0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a80:	78fb      	ldrb	r3, [r7, #3]
 8002a82:	f003 020f 	and.w	r2, r3, #15
 8002a86:	4613      	mov	r3, r2
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	4413      	add	r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	3310      	adds	r3, #16
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	4413      	add	r3, r2
 8002a94:	3304      	adds	r3, #4
 8002a96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	705a      	strb	r2, [r3, #1]
 8002a9e:	e00f      	b.n	8002ac0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002aa0:	78fb      	ldrb	r3, [r7, #3]
 8002aa2:	f003 020f 	and.w	r2, r3, #15
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	4413      	add	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2200      	movs	r2, #0
 8002abe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ac0:	78fb      	ldrb	r3, [r7, #3]
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_PCD_EP_Close+0x6e>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e00e      	b.n	8002af8 <HAL_PCD_EP_Close+0x8c>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68f9      	ldr	r1, [r7, #12]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f002 ff0d 	bl	8005908 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	607a      	str	r2, [r7, #4]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b10:	7afb      	ldrb	r3, [r7, #11]
 8002b12:	f003 020f 	and.w	r2, r3, #15
 8002b16:	4613      	mov	r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	4413      	add	r3, r2
 8002b26:	3304      	adds	r3, #4
 8002b28:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b42:	7afb      	ldrb	r3, [r7, #11]
 8002b44:	f003 030f 	and.w	r3, r3, #15
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6979      	ldr	r1, [r7, #20]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f002 ffb3 	bl	8005ac0 <USB_EPStartXfer>

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002b70:	78fb      	ldrb	r3, [r7, #3]
 8002b72:	f003 020f 	and.w	r2, r3, #15
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	440b      	add	r3, r1
 8002b82:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002b86:	681b      	ldr	r3, [r3, #0]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ba4:	7afb      	ldrb	r3, [r7, #11]
 8002ba6:	f003 020f 	and.w	r2, r3, #15
 8002baa:	4613      	mov	r3, r2
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	3310      	adds	r3, #16
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3304      	adds	r3, #4
 8002bba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bd4:	7afb      	ldrb	r3, [r7, #11]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6979      	ldr	r1, [r7, #20]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f002 ff6a 	bl	8005ac0 <USB_EPStartXfer>

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b084      	sub	sp, #16
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002c02:	78fb      	ldrb	r3, [r7, #3]
 8002c04:	f003 030f 	and.w	r3, r3, #15
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	7912      	ldrb	r2, [r2, #4]
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d901      	bls.n	8002c14 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e04e      	b.n	8002cb2 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	da0f      	bge.n	8002c3c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	f003 020f 	and.w	r2, r3, #15
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	3310      	adds	r3, #16
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4413      	add	r3, r2
 8002c30:	3304      	adds	r3, #4
 8002c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2201      	movs	r2, #1
 8002c38:	705a      	strb	r2, [r3, #1]
 8002c3a:	e00d      	b.n	8002c58 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002c3c:	78fa      	ldrb	r2, [r7, #3]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	4413      	add	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	3304      	adds	r3, #4
 8002c50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c5e:	78fb      	ldrb	r3, [r7, #3]
 8002c60:	f003 030f 	and.w	r3, r3, #15
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d101      	bne.n	8002c78 <HAL_PCD_EP_SetStall+0x82>
 8002c74:	2302      	movs	r3, #2
 8002c76:	e01c      	b.n	8002cb2 <HAL_PCD_EP_SetStall+0xbc>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68f9      	ldr	r1, [r7, #12]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f003 fa8e 	bl	80061a8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c8c:	78fb      	ldrb	r3, [r7, #3]
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d108      	bne.n	8002ca8 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4610      	mov	r0, r2
 8002ca4:	f003 fc80 	bl	80065a8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b084      	sub	sp, #16
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002cc6:	78fb      	ldrb	r3, [r7, #3]
 8002cc8:	f003 030f 	and.w	r3, r3, #15
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	7912      	ldrb	r2, [r2, #4]
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e042      	b.n	8002d5e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002cd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	da0f      	bge.n	8002d00 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	f003 020f 	and.w	r2, r3, #15
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	3310      	adds	r3, #16
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	705a      	strb	r2, [r3, #1]
 8002cfe:	e00f      	b.n	8002d20 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d00:	78fb      	ldrb	r3, [r7, #3]
 8002d02:	f003 020f 	and.w	r2, r3, #15
 8002d06:	4613      	mov	r3, r2
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	4413      	add	r3, r2
 8002d16:	3304      	adds	r3, #4
 8002d18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	f003 030f 	and.w	r3, r3, #15
 8002d2c:	b2da      	uxtb	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_PCD_EP_ClrStall+0x86>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e00e      	b.n	8002d5e <HAL_PCD_EP_ClrStall+0xa4>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68f9      	ldr	r1, [r7, #12]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f003 fa98 	bl	8006284 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b084      	sub	sp, #16
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002d72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	da0c      	bge.n	8002d94 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d7a:	78fb      	ldrb	r3, [r7, #3]
 8002d7c:	f003 020f 	and.w	r2, r3, #15
 8002d80:	4613      	mov	r3, r2
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4413      	add	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	3310      	adds	r3, #16
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3304      	adds	r3, #4
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	e00c      	b.n	8002dae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	f003 020f 	and.w	r2, r3, #15
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	4413      	add	r3, r2
 8002daa:	3304      	adds	r3, #4
 8002dac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68f9      	ldr	r1, [r7, #12]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f003 f8bb 	bl	8005f30 <USB_EPStopXfer>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002dbe:	7afb      	ldrb	r3, [r7, #11]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b088      	sub	sp, #32
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	4613      	mov	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	4413      	add	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	3310      	adds	r3, #16
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	4413      	add	r3, r2
 8002dec:	3304      	adds	r3, #4
 8002dee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	695a      	ldr	r2, [r3, #20]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d901      	bls.n	8002e00 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e067      	b.n	8002ed0 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	691a      	ldr	r2, [r3, #16]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	69fa      	ldr	r2, [r7, #28]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d902      	bls.n	8002e1c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	3303      	adds	r3, #3
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e24:	e026      	b.n	8002e74 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	691a      	ldr	r2, [r3, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	69fa      	ldr	r2, [r7, #28]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d902      	bls.n	8002e42 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3303      	adds	r3, #3
 8002e46:	089b      	lsrs	r3, r3, #2
 8002e48:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	68d9      	ldr	r1, [r3, #12]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	6978      	ldr	r0, [r7, #20]
 8002e58:	f003 f914 	bl	8006084 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	441a      	add	r2, r3
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	441a      	add	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	015a      	lsls	r2, r3, #5
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d809      	bhi.n	8002e9e <PCD_WriteEmptyTxFifo+0xd6>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	695a      	ldr	r2, [r3, #20]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d203      	bcs.n	8002e9e <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1c3      	bne.n	8002e26 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	691a      	ldr	r2, [r3, #16]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d811      	bhi.n	8002ece <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ebe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	6939      	ldr	r1, [r7, #16]
 8002ec6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002eca:	4013      	ands	r3, r2
 8002ecc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3720      	adds	r7, #32
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	333c      	adds	r3, #60	@ 0x3c
 8002ef0:	3304      	adds	r3, #4
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <PCD_EP_OutXfrComplete_int+0x98>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d124      	bne.n	8002f58 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00a      	beq.n	8002f2e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	015a      	lsls	r2, r3, #5
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f24:	461a      	mov	r2, r3
 8002f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f2a:	6093      	str	r3, [r2, #8]
 8002f2c:	e01a      	b.n	8002f64 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	f003 0320 	and.w	r3, r3, #32
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d008      	beq.n	8002f4a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	015a      	lsls	r2, r3, #5
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4413      	add	r3, r2
 8002f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f44:	461a      	mov	r2, r3
 8002f46:	2320      	movs	r3, #32
 8002f48:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4619      	mov	r1, r3
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f006 f863 	bl	800901c <HAL_PCD_DataOutStageCallback>
 8002f56:	e005      	b.n	8002f64 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f006 f85c 	bl	800901c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	4f54310a 	.word	0x4f54310a

08002f74 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	333c      	adds	r3, #60	@ 0x3c
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	4a0c      	ldr	r2, [pc, #48]	@ (8002fd8 <PCD_EP_OutSetupPacket_int+0x64>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d90e      	bls.n	8002fc8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d009      	beq.n	8002fc8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	015a      	lsls	r2, r3, #5
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	4413      	add	r3, r2
 8002fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fc6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f006 f815 	bl	8008ff8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3718      	adds	r7, #24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	4f54300a 	.word	0x4f54300a

08002fdc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	70fb      	strb	r3, [r7, #3]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002ff4:	78fb      	ldrb	r3, [r7, #3]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d107      	bne.n	800300a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002ffa:	883b      	ldrh	r3, [r7, #0]
 8002ffc:	0419      	lsls	r1, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	430a      	orrs	r2, r1
 8003006:	629a      	str	r2, [r3, #40]	@ 0x28
 8003008:	e028      	b.n	800305c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003010:	0c1b      	lsrs	r3, r3, #16
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	4413      	add	r3, r2
 8003016:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003018:	2300      	movs	r3, #0
 800301a:	73fb      	strb	r3, [r7, #15]
 800301c:	e00d      	b.n	800303a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	7bfb      	ldrb	r3, [r7, #15]
 8003024:	3340      	adds	r3, #64	@ 0x40
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	0c1b      	lsrs	r3, r3, #16
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	4413      	add	r3, r2
 8003032:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003034:	7bfb      	ldrb	r3, [r7, #15]
 8003036:	3301      	adds	r3, #1
 8003038:	73fb      	strb	r3, [r7, #15]
 800303a:	7bfa      	ldrb	r2, [r7, #15]
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	3b01      	subs	r3, #1
 8003040:	429a      	cmp	r2, r3
 8003042:	d3ec      	bcc.n	800301e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003044:	883b      	ldrh	r3, [r7, #0]
 8003046:	0418      	lsls	r0, r3, #16
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6819      	ldr	r1, [r3, #0]
 800304c:	78fb      	ldrb	r3, [r7, #3]
 800304e:	3b01      	subs	r3, #1
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4302      	orrs	r2, r0
 8003054:	3340      	adds	r3, #64	@ 0x40
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3714      	adds	r7, #20
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	887a      	ldrh	r2, [r7, #2]
 800307c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030be:	f043 0303 	orr.w	r3, r3, #3
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e4:	d102      	bne.n	80030ec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80030e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80030ea:	e00b      	b.n	8003104 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80030ec:	4b08      	ldr	r3, [pc, #32]	@ (8003110 <HAL_PWREx_GetVoltageRange+0x3c>)
 80030ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030fa:	d102      	bne.n	8003102 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80030fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003100:	e000      	b.n	8003104 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003102:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40007000 	.word	0x40007000

08003114 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d141      	bne.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003122:	4b4b      	ldr	r3, [pc, #300]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800312a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312e:	d131      	bne.n	8003194 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003130:	4b47      	ldr	r3, [pc, #284]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003136:	4a46      	ldr	r2, [pc, #280]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800313c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003140:	4b43      	ldr	r3, [pc, #268]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003148:	4a41      	ldr	r2, [pc, #260]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800314e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003150:	4b40      	ldr	r3, [pc, #256]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2232      	movs	r2, #50	@ 0x32
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4a3f      	ldr	r2, [pc, #252]	@ (8003258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	0c9b      	lsrs	r3, r3, #18
 8003162:	3301      	adds	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003166:	e002      	b.n	800316e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3b01      	subs	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800317a:	d102      	bne.n	8003182 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1f2      	bne.n	8003168 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003182:	4b33      	ldr	r3, [pc, #204]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318e:	d158      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e057      	b.n	8003244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003194:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800319a:	4a2d      	ldr	r2, [pc, #180]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800319c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031a4:	e04d      	b.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031ac:	d141      	bne.n	8003232 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031ae:	4b28      	ldr	r3, [pc, #160]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ba:	d131      	bne.n	8003220 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031bc:	4b24      	ldr	r3, [pc, #144]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031c2:	4a23      	ldr	r2, [pc, #140]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031cc:	4b20      	ldr	r3, [pc, #128]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003254 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2232      	movs	r2, #50	@ 0x32
 80031e2:	fb02 f303 	mul.w	r3, r2, r3
 80031e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003258 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031e8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ec:	0c9b      	lsrs	r3, r3, #18
 80031ee:	3301      	adds	r3, #1
 80031f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f2:	e002      	b.n	80031fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031fa:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003206:	d102      	bne.n	800320e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f2      	bne.n	80031f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320e:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800321a:	d112      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e011      	b.n	8003244 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003226:	4a0a      	ldr	r2, [pc, #40]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800322c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003230:	e007      	b.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003232:	4b07      	ldr	r3, [pc, #28]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800323a:	4a05      	ldr	r2, [pc, #20]	@ (8003250 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800323c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003240:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	40007000 	.word	0x40007000
 8003254:	20000000 	.word	0x20000000
 8003258:	431bde83 	.word	0x431bde83

0800325c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003260:	4b05      	ldr	r3, [pc, #20]	@ (8003278 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	4a04      	ldr	r2, [pc, #16]	@ (8003278 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003266:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800326a:	6053      	str	r3, [r2, #4]
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40007000 	.word	0x40007000

0800327c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b08a      	sub	sp, #40	@ 0x28
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	f000 bc68 	b.w	8003b60 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003290:	4b97      	ldr	r3, [pc, #604]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f003 030c 	and.w	r3, r3, #12
 8003298:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800329a:	4b95      	ldr	r3, [pc, #596]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0310 	and.w	r3, r3, #16
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 80e6 	beq.w	800347e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032b2:	6a3b      	ldr	r3, [r7, #32]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d007      	beq.n	80032c8 <HAL_RCC_OscConfig+0x4c>
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	2b0c      	cmp	r3, #12
 80032bc:	f040 808d 	bne.w	80033da <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	f040 8089 	bne.w	80033da <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032c8:	4b89      	ldr	r3, [pc, #548]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d006      	beq.n	80032e2 <HAL_RCC_OscConfig+0x66>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	f000 bc3f 	b.w	8003b60 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032e6:	4b82      	ldr	r3, [pc, #520]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d004      	beq.n	80032fc <HAL_RCC_OscConfig+0x80>
 80032f2:	4b7f      	ldr	r3, [pc, #508]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032fa:	e005      	b.n	8003308 <HAL_RCC_OscConfig+0x8c>
 80032fc:	4b7c      	ldr	r3, [pc, #496]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80032fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003302:	091b      	lsrs	r3, r3, #4
 8003304:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003308:	4293      	cmp	r3, r2
 800330a:	d224      	bcs.n	8003356 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fe01 	bl	8003f18 <RCC_SetFlashLatencyFromMSIRange>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	f000 bc1f 	b.w	8003b60 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003322:	4b73      	ldr	r3, [pc, #460]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a72      	ldr	r2, [pc, #456]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003328:	f043 0308 	orr.w	r3, r3, #8
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	4b70      	ldr	r3, [pc, #448]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	496d      	ldr	r1, [pc, #436]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800333c:	4313      	orrs	r3, r2
 800333e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003340:	4b6b      	ldr	r3, [pc, #428]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a1b      	ldr	r3, [r3, #32]
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	4968      	ldr	r1, [pc, #416]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]
 8003354:	e025      	b.n	80033a2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003356:	4b66      	ldr	r3, [pc, #408]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a65      	ldr	r2, [pc, #404]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800335c:	f043 0308 	orr.w	r3, r3, #8
 8003360:	6013      	str	r3, [r2, #0]
 8003362:	4b63      	ldr	r3, [pc, #396]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336e:	4960      	ldr	r1, [pc, #384]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003370:	4313      	orrs	r3, r2
 8003372:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003374:	4b5e      	ldr	r3, [pc, #376]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	495b      	ldr	r1, [pc, #364]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003384:	4313      	orrs	r3, r2
 8003386:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	4618      	mov	r0, r3
 8003394:	f000 fdc0 	bl	8003f18 <RCC_SetFlashLatencyFromMSIRange>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e3de      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033a2:	f000 fd21 	bl	8003de8 <HAL_RCC_GetSysClockFreq>
 80033a6:	4602      	mov	r2, r0
 80033a8:	4b51      	ldr	r3, [pc, #324]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	4950      	ldr	r1, [pc, #320]	@ (80034f4 <HAL_RCC_OscConfig+0x278>)
 80033b4:	5ccb      	ldrb	r3, [r1, r3]
 80033b6:	f003 031f 	and.w	r3, r3, #31
 80033ba:	fa22 f303 	lsr.w	r3, r2, r3
 80033be:	4a4e      	ldr	r2, [pc, #312]	@ (80034f8 <HAL_RCC_OscConfig+0x27c>)
 80033c0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033c2:	4b4e      	ldr	r3, [pc, #312]	@ (80034fc <HAL_RCC_OscConfig+0x280>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fe f982 	bl	80016d0 <HAL_InitTick>
 80033cc:	4603      	mov	r3, r0
 80033ce:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80033d0:	7dfb      	ldrb	r3, [r7, #23]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d052      	beq.n	800347c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
 80033d8:	e3c2      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d032      	beq.n	8003448 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033e2:	4b43      	ldr	r3, [pc, #268]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a42      	ldr	r2, [pc, #264]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80033e8:	f043 0301 	orr.w	r3, r3, #1
 80033ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033ee:	f7fe f9bf 	bl	8001770 <HAL_GetTick>
 80033f2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033f6:	f7fe f9bb 	bl	8001770 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e3ab      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003408:	4b39      	ldr	r3, [pc, #228]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0f0      	beq.n	80033f6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003414:	4b36      	ldr	r3, [pc, #216]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a35      	ldr	r2, [pc, #212]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800341a:	f043 0308 	orr.w	r3, r3, #8
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	4b33      	ldr	r3, [pc, #204]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	4930      	ldr	r1, [pc, #192]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800342e:	4313      	orrs	r3, r2
 8003430:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003432:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	021b      	lsls	r3, r3, #8
 8003440:	492b      	ldr	r1, [pc, #172]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003442:	4313      	orrs	r3, r2
 8003444:	604b      	str	r3, [r1, #4]
 8003446:	e01a      	b.n	800347e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003448:	4b29      	ldr	r3, [pc, #164]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a28      	ldr	r2, [pc, #160]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800344e:	f023 0301 	bic.w	r3, r3, #1
 8003452:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003454:	f7fe f98c 	bl	8001770 <HAL_GetTick>
 8003458:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800345c:	f7fe f988 	bl	8001770 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e378      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800346e:	4b20      	ldr	r3, [pc, #128]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x1e0>
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800347c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d073      	beq.n	8003572 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	2b08      	cmp	r3, #8
 800348e:	d005      	beq.n	800349c <HAL_RCC_OscConfig+0x220>
 8003490:	6a3b      	ldr	r3, [r7, #32]
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d10e      	bne.n	80034b4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	2b03      	cmp	r3, #3
 800349a:	d10b      	bne.n	80034b4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800349c:	4b14      	ldr	r3, [pc, #80]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d063      	beq.n	8003570 <HAL_RCC_OscConfig+0x2f4>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d15f      	bne.n	8003570 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e355      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034bc:	d106      	bne.n	80034cc <HAL_RCC_OscConfig+0x250>
 80034be:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a0b      	ldr	r2, [pc, #44]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c8:	6013      	str	r3, [r2, #0]
 80034ca:	e025      	b.n	8003518 <HAL_RCC_OscConfig+0x29c>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034d4:	d114      	bne.n	8003500 <HAL_RCC_OscConfig+0x284>
 80034d6:	4b06      	ldr	r3, [pc, #24]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a05      	ldr	r2, [pc, #20]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e0:	6013      	str	r3, [r2, #0]
 80034e2:	4b03      	ldr	r3, [pc, #12]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a02      	ldr	r2, [pc, #8]	@ (80034f0 <HAL_RCC_OscConfig+0x274>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	e013      	b.n	8003518 <HAL_RCC_OscConfig+0x29c>
 80034f0:	40021000 	.word	0x40021000
 80034f4:	0800b500 	.word	0x0800b500
 80034f8:	20000000 	.word	0x20000000
 80034fc:	20000004 	.word	0x20000004
 8003500:	4b8f      	ldr	r3, [pc, #572]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a8e      	ldr	r2, [pc, #568]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	4b8c      	ldr	r3, [pc, #560]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a8b      	ldr	r2, [pc, #556]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d013      	beq.n	8003548 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fe f926 	bl	8001770 <HAL_GetTick>
 8003524:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003528:	f7fe f922 	bl	8001770 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	@ 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e312      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800353a:	4b81      	ldr	r3, [pc, #516]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0x2ac>
 8003546:	e014      	b.n	8003572 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fe f912 	bl	8001770 <HAL_GetTick>
 800354c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003550:	f7fe f90e 	bl	8001770 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	@ 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e2fe      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003562:	4b77      	ldr	r3, [pc, #476]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x2d4>
 800356e:	e000      	b.n	8003572 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d060      	beq.n	8003640 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800357e:	6a3b      	ldr	r3, [r7, #32]
 8003580:	2b04      	cmp	r3, #4
 8003582:	d005      	beq.n	8003590 <HAL_RCC_OscConfig+0x314>
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d119      	bne.n	80035be <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	2b02      	cmp	r3, #2
 800358e:	d116      	bne.n	80035be <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003590:	4b6b      	ldr	r3, [pc, #428]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003598:	2b00      	cmp	r3, #0
 800359a:	d005      	beq.n	80035a8 <HAL_RCC_OscConfig+0x32c>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e2db      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a8:	4b65      	ldr	r3, [pc, #404]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	061b      	lsls	r3, r3, #24
 80035b6:	4962      	ldr	r1, [pc, #392]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035bc:	e040      	b.n	8003640 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d023      	beq.n	800360e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c6:	4b5e      	ldr	r3, [pc, #376]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a5d      	ldr	r2, [pc, #372]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d2:	f7fe f8cd 	bl	8001770 <HAL_GetTick>
 80035d6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035d8:	e008      	b.n	80035ec <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035da:	f7fe f8c9 	bl	8001770 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e2b9      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035ec:	4b54      	ldr	r3, [pc, #336]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0f0      	beq.n	80035da <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f8:	4b51      	ldr	r3, [pc, #324]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	061b      	lsls	r3, r3, #24
 8003606:	494e      	ldr	r1, [pc, #312]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003608:	4313      	orrs	r3, r2
 800360a:	604b      	str	r3, [r1, #4]
 800360c:	e018      	b.n	8003640 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800360e:	4b4c      	ldr	r3, [pc, #304]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a4b      	ldr	r2, [pc, #300]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003614:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003618:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361a:	f7fe f8a9 	bl	8001770 <HAL_GetTick>
 800361e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003622:	f7fe f8a5 	bl	8001770 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e295      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003634:	4b42      	ldr	r3, [pc, #264]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f0      	bne.n	8003622 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 8082 	beq.w	8003752 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d05f      	beq.n	8003716 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003656:	4b3a      	ldr	r3, [pc, #232]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800365c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699a      	ldr	r2, [r3, #24]
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	f003 0310 	and.w	r3, r3, #16
 8003668:	429a      	cmp	r2, r3
 800366a:	d037      	beq.n	80036dc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d006      	beq.n	8003684 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e26d      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d01b      	beq.n	80036c6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800368e:	4b2c      	ldr	r3, [pc, #176]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003690:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003694:	4a2a      	ldr	r2, [pc, #168]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003696:	f023 0301 	bic.w	r3, r3, #1
 800369a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800369e:	f7fe f867 	bl	8001770 <HAL_GetTick>
 80036a2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036a4:	e008      	b.n	80036b8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036a6:	f7fe f863 	bl	8001770 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b11      	cmp	r3, #17
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e253      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036b8:	4b21      	ldr	r3, [pc, #132]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1ef      	bne.n	80036a6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80036c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036cc:	f023 0210 	bic.w	r2, r3, #16
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	491a      	ldr	r1, [pc, #104]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036dc:	4b18      	ldr	r3, [pc, #96]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80036de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036e2:	4a17      	ldr	r2, [pc, #92]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	f043 0301 	orr.w	r3, r3, #1
 80036e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ec:	f7fe f840 	bl	8001770 <HAL_GetTick>
 80036f0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f4:	f7fe f83c 	bl	8001770 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b11      	cmp	r3, #17
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e22c      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003706:	4b0e      	ldr	r3, [pc, #56]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0ef      	beq.n	80036f4 <HAL_RCC_OscConfig+0x478>
 8003714:	e01d      	b.n	8003752 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003716:	4b0a      	ldr	r3, [pc, #40]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 8003718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800371c:	4a08      	ldr	r2, [pc, #32]	@ (8003740 <HAL_RCC_OscConfig+0x4c4>)
 800371e:	f023 0301 	bic.w	r3, r3, #1
 8003722:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003726:	f7fe f823 	bl	8001770 <HAL_GetTick>
 800372a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800372c:	e00a      	b.n	8003744 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800372e:	f7fe f81f 	bl	8001770 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b11      	cmp	r3, #17
 800373a:	d903      	bls.n	8003744 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e20f      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
 8003740:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003744:	4b83      	ldr	r3, [pc, #524]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1ed      	bne.n	800372e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 80bd 	beq.w	80038da <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003760:	2300      	movs	r3, #0
 8003762:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003766:	4b7b      	ldr	r3, [pc, #492]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10e      	bne.n	8003790 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003772:	4b78      	ldr	r3, [pc, #480]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003776:	4a77      	ldr	r2, [pc, #476]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800377c:	6593      	str	r3, [r2, #88]	@ 0x58
 800377e:	4b75      	ldr	r3, [pc, #468]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003790:	4b71      	ldr	r3, [pc, #452]	@ (8003958 <HAL_RCC_OscConfig+0x6dc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003798:	2b00      	cmp	r3, #0
 800379a:	d118      	bne.n	80037ce <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800379c:	4b6e      	ldr	r3, [pc, #440]	@ (8003958 <HAL_RCC_OscConfig+0x6dc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a6d      	ldr	r2, [pc, #436]	@ (8003958 <HAL_RCC_OscConfig+0x6dc>)
 80037a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a8:	f7fd ffe2 	bl	8001770 <HAL_GetTick>
 80037ac:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037b0:	f7fd ffde 	bl	8001770 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e1ce      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037c2:	4b65      	ldr	r3, [pc, #404]	@ (8003958 <HAL_RCC_OscConfig+0x6dc>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0f0      	beq.n	80037b0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d02c      	beq.n	8003834 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80037da:	4b5e      	ldr	r3, [pc, #376]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80037dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ec:	4959      	ldr	r1, [pc, #356]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d010      	beq.n	8003822 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003800:	4b54      	ldr	r3, [pc, #336]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003806:	4a53      	ldr	r2, [pc, #332]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003810:	4b50      	ldr	r3, [pc, #320]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003816:	4a4f      	ldr	r2, [pc, #316]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003820:	e018      	b.n	8003854 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003822:	4b4c      	ldr	r3, [pc, #304]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003828:	4a4a      	ldr	r2, [pc, #296]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800382a:	f043 0301 	orr.w	r3, r3, #1
 800382e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003832:	e00f      	b.n	8003854 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003834:	4b47      	ldr	r3, [pc, #284]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800383a:	4a46      	ldr	r2, [pc, #280]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800383c:	f023 0301 	bic.w	r3, r3, #1
 8003840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003844:	4b43      	ldr	r3, [pc, #268]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800384a:	4a42      	ldr	r2, [pc, #264]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800384c:	f023 0304 	bic.w	r3, r3, #4
 8003850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d016      	beq.n	800388a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385c:	f7fd ff88 	bl	8001770 <HAL_GetTick>
 8003860:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003862:	e00a      	b.n	800387a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003864:	f7fd ff84 	bl	8001770 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003872:	4293      	cmp	r3, r2
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e172      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800387a:	4b36      	ldr	r3, [pc, #216]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0ed      	beq.n	8003864 <HAL_RCC_OscConfig+0x5e8>
 8003888:	e01d      	b.n	80038c6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388a:	f7fd ff71 	bl	8001770 <HAL_GetTick>
 800388e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003890:	e00a      	b.n	80038a8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003892:	f7fd ff6d 	bl	8001770 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e15b      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1ed      	bne.n	8003892 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80038b6:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038bc:	4a25      	ldr	r2, [pc, #148]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d105      	bne.n	80038da <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ce:	4b21      	ldr	r3, [pc, #132]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	4a20      	ldr	r2, [pc, #128]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0320 	and.w	r3, r3, #32
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d041      	beq.n	800396a <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d01c      	beq.n	8003928 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038ee:	4b19      	ldr	r3, [pc, #100]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038fe:	f7fd ff37 	bl	8001770 <HAL_GetTick>
 8003902:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003906:	f7fd ff33 	bl	8001770 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e123      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003918:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800391a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0ef      	beq.n	8003906 <HAL_RCC_OscConfig+0x68a>
 8003926:	e020      	b.n	800396a <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003928:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 800392a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800392e:	4a09      	ldr	r2, [pc, #36]	@ (8003954 <HAL_RCC_OscConfig+0x6d8>)
 8003930:	f023 0301 	bic.w	r3, r3, #1
 8003934:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003938:	f7fd ff1a 	bl	8001770 <HAL_GetTick>
 800393c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800393e:	e00d      	b.n	800395c <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003940:	f7fd ff16 	bl	8001770 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d906      	bls.n	800395c <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e106      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
 8003952:	bf00      	nop
 8003954:	40021000 	.word	0x40021000
 8003958:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800395c:	4b82      	ldr	r3, [pc, #520]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 800395e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1ea      	bne.n	8003940 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80f5 	beq.w	8003b5e <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003978:	2b02      	cmp	r3, #2
 800397a:	f040 80cb 	bne.w	8003b14 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800397e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0203 	and.w	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398e:	429a      	cmp	r2, r3
 8003990:	d12c      	bne.n	80039ec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800399c:	3b01      	subs	r3, #1
 800399e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d123      	bne.n	80039ec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d11b      	bne.n	80039ec <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039be:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d113      	bne.n	80039ec <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ce:	085b      	lsrs	r3, r3, #1
 80039d0:	3b01      	subs	r3, #1
 80039d2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d109      	bne.n	80039ec <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e2:	085b      	lsrs	r3, r3, #1
 80039e4:	3b01      	subs	r3, #1
 80039e6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d06d      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ec:	6a3b      	ldr	r3, [r7, #32]
 80039ee:	2b0c      	cmp	r3, #12
 80039f0:	d068      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80039f2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d105      	bne.n	8003a0a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80039fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e0a8      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a0e:	4b56      	ldr	r3, [pc, #344]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a55      	ldr	r2, [pc, #340]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a18:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a1a:	f7fd fea9 	bl	8001770 <HAL_GetTick>
 8003a1e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a22:	f7fd fea5 	bl	8001770 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e095      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a34:	4b4c      	ldr	r3, [pc, #304]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1f0      	bne.n	8003a22 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a40:	4b49      	ldr	r3, [pc, #292]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	4b49      	ldr	r3, [pc, #292]	@ (8003b6c <HAL_RCC_OscConfig+0x8f0>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a50:	3a01      	subs	r2, #1
 8003a52:	0112      	lsls	r2, r2, #4
 8003a54:	4311      	orrs	r1, r2
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a5a:	0212      	lsls	r2, r2, #8
 8003a5c:	4311      	orrs	r1, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a62:	0852      	lsrs	r2, r2, #1
 8003a64:	3a01      	subs	r2, #1
 8003a66:	0552      	lsls	r2, r2, #21
 8003a68:	4311      	orrs	r1, r2
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003a6e:	0852      	lsrs	r2, r2, #1
 8003a70:	3a01      	subs	r2, #1
 8003a72:	0652      	lsls	r2, r2, #25
 8003a74:	4311      	orrs	r1, r2
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003a7a:	06d2      	lsls	r2, r2, #27
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	493a      	ldr	r1, [pc, #232]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a84:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a37      	ldr	r2, [pc, #220]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a90:	4b35      	ldr	r3, [pc, #212]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	4a34      	ldr	r2, [pc, #208]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003a96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a9c:	f7fd fe68 	bl	8001770 <HAL_GetTick>
 8003aa0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa4:	f7fd fe64 	bl	8001770 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e054      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ac2:	e04c      	b.n	8003b5e <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e04b      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ac8:	4b27      	ldr	r3, [pc, #156]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d144      	bne.n	8003b5e <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ad4:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a23      	ldr	r2, [pc, #140]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003ada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ade:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ae0:	4b21      	ldr	r3, [pc, #132]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	4a20      	ldr	r2, [pc, #128]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003aec:	f7fd fe40 	bl	8001770 <HAL_GetTick>
 8003af0:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af4:	f7fd fe3c 	bl	8001770 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e02c      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b06:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0x878>
 8003b12:	e024      	b.n	8003b5e <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	2b0c      	cmp	r3, #12
 8003b18:	d01f      	beq.n	8003b5a <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b1a:	4b13      	ldr	r3, [pc, #76]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a12      	ldr	r2, [pc, #72]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b26:	f7fd fe23 	bl	8001770 <HAL_GetTick>
 8003b2a:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2e:	f7fd fe1f 	bl	8001770 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e00f      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b40:	4b09      	ldr	r3, [pc, #36]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1f0      	bne.n	8003b2e <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b4c:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b4e:	68da      	ldr	r2, [r3, #12]
 8003b50:	4905      	ldr	r1, [pc, #20]	@ (8003b68 <HAL_RCC_OscConfig+0x8ec>)
 8003b52:	4b07      	ldr	r3, [pc, #28]	@ (8003b70 <HAL_RCC_OscConfig+0x8f4>)
 8003b54:	4013      	ands	r3, r2
 8003b56:	60cb      	str	r3, [r1, #12]
 8003b58:	e001      	b.n	8003b5e <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3728      	adds	r7, #40	@ 0x28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	019d800c 	.word	0x019d800c
 8003b70:	feeefffc 	.word	0xfeeefffc

08003b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d101      	bne.n	8003b8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e11d      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b8c:	4b90      	ldr	r3, [pc, #576]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 030f 	and.w	r3, r3, #15
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d910      	bls.n	8003bbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b9a:	4b8d      	ldr	r3, [pc, #564]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f023 020f 	bic.w	r2, r3, #15
 8003ba2:	498b      	ldr	r1, [pc, #556]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003baa:	4b89      	ldr	r3, [pc, #548]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 030f 	and.w	r3, r3, #15
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e105      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d010      	beq.n	8003bea <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	4b81      	ldr	r3, [pc, #516]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d908      	bls.n	8003bea <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bd8:	4b7e      	ldr	r3, [pc, #504]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	497b      	ldr	r1, [pc, #492]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d079      	beq.n	8003cea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d11e      	bne.n	8003c3c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bfe:	4b75      	ldr	r3, [pc, #468]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e0dc      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003c0e:	f000 f9dd 	bl	8003fcc <RCC_GetSysClockFreqFromPLLSource>
 8003c12:	4603      	mov	r3, r0
 8003c14:	4a70      	ldr	r2, [pc, #448]	@ (8003dd8 <HAL_RCC_ClockConfig+0x264>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d946      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003c1a:	4b6e      	ldr	r3, [pc, #440]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d140      	bne.n	8003ca8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c26:	4b6b      	ldr	r3, [pc, #428]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c2e:	4a69      	ldr	r2, [pc, #420]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c36:	2380      	movs	r3, #128	@ 0x80
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	e035      	b.n	8003ca8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d107      	bne.n	8003c54 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c44:	4b63      	ldr	r3, [pc, #396]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d115      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0b9      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d107      	bne.n	8003c6c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c5c:	4b5d      	ldr	r3, [pc, #372]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d109      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e0ad      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c6c:	4b59      	ldr	r3, [pc, #356]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0a5      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003c7c:	f000 f8b4 	bl	8003de8 <HAL_RCC_GetSysClockFreq>
 8003c80:	4603      	mov	r3, r0
 8003c82:	4a55      	ldr	r2, [pc, #340]	@ (8003dd8 <HAL_RCC_ClockConfig+0x264>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d90f      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003c88:	4b52      	ldr	r3, [pc, #328]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d109      	bne.n	8003ca8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c94:	4b4f      	ldr	r3, [pc, #316]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c9c:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003c9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ca2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003ca4:	2380      	movs	r3, #128	@ 0x80
 8003ca6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ca8:	4b4a      	ldr	r3, [pc, #296]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f023 0203 	bic.w	r2, r3, #3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	4947      	ldr	r1, [pc, #284]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cba:	f7fd fd59 	bl	8001770 <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc0:	e00a      	b.n	8003cd8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc2:	f7fd fd55 	bl	8001770 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e077      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 020c 	and.w	r2, r3, #12
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d1eb      	bne.n	8003cc2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	d105      	bne.n	8003cfc <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003cf0:	4b38      	ldr	r3, [pc, #224]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	4a37      	ldr	r2, [pc, #220]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003cf6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cfa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d010      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	4b31      	ldr	r3, [pc, #196]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d208      	bcs.n	8003d2a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d18:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	492b      	ldr	r1, [pc, #172]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d2a:	4b29      	ldr	r3, [pc, #164]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d210      	bcs.n	8003d5a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d38:	4b25      	ldr	r3, [pc, #148]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f023 020f 	bic.w	r2, r3, #15
 8003d40:	4923      	ldr	r1, [pc, #140]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d48:	4b21      	ldr	r3, [pc, #132]	@ (8003dd0 <HAL_RCC_ClockConfig+0x25c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 030f 	and.w	r3, r3, #15
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d001      	beq.n	8003d5a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e036      	b.n	8003dc8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d008      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d66:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	4918      	ldr	r1, [pc, #96]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d009      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d84:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	4910      	ldr	r1, [pc, #64]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d98:	f000 f826 	bl	8003de8 <HAL_RCC_GetSysClockFreq>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd4 <HAL_RCC_ClockConfig+0x260>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	091b      	lsrs	r3, r3, #4
 8003da4:	f003 030f 	and.w	r3, r3, #15
 8003da8:	490c      	ldr	r1, [pc, #48]	@ (8003ddc <HAL_RCC_ClockConfig+0x268>)
 8003daa:	5ccb      	ldrb	r3, [r1, r3]
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
 8003db4:	4a0a      	ldr	r2, [pc, #40]	@ (8003de0 <HAL_RCC_ClockConfig+0x26c>)
 8003db6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <HAL_RCC_ClockConfig+0x270>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fd fc87 	bl	80016d0 <HAL_InitTick>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	73fb      	strb	r3, [r7, #15]

  return status;
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3718      	adds	r7, #24
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40022000 	.word	0x40022000
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	04c4b400 	.word	0x04c4b400
 8003ddc:	0800b500 	.word	0x0800b500
 8003de0:	20000000 	.word	0x20000000
 8003de4:	20000004 	.word	0x20000004

08003de8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b089      	sub	sp, #36	@ 0x24
 8003dec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	2300      	movs	r3, #0
 8003df4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003df6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
 8003dfe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e00:	4b3b      	ldr	r3, [pc, #236]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	f003 0303 	and.w	r3, r3, #3
 8003e08:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_RCC_GetSysClockFreq+0x34>
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	2b0c      	cmp	r3, #12
 8003e14:	d121      	bne.n	8003e5a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d11e      	bne.n	8003e5a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e1c:	4b34      	ldr	r3, [pc, #208]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e28:	4b31      	ldr	r3, [pc, #196]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e2e:	0a1b      	lsrs	r3, r3, #8
 8003e30:	f003 030f 	and.w	r3, r3, #15
 8003e34:	61fb      	str	r3, [r7, #28]
 8003e36:	e005      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e38:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	091b      	lsrs	r3, r3, #4
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e44:	4a2b      	ldr	r2, [pc, #172]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e4c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10d      	bne.n	8003e70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	2b04      	cmp	r3, #4
 8003e5e:	d102      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e60:	4b25      	ldr	r3, [pc, #148]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e62:	61bb      	str	r3, [r7, #24]
 8003e64:	e004      	b.n	8003e70 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d101      	bne.n	8003e70 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e6c:	4b23      	ldr	r3, [pc, #140]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x114>)
 8003e6e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	2b0c      	cmp	r3, #12
 8003e74:	d134      	bne.n	8003ee0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e76:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d003      	beq.n	8003e8e <HAL_RCC_GetSysClockFreq+0xa6>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2b03      	cmp	r3, #3
 8003e8a:	d003      	beq.n	8003e94 <HAL_RCC_GetSysClockFreq+0xac>
 8003e8c:	e005      	b.n	8003e9a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e90:	617b      	str	r3, [r7, #20]
      break;
 8003e92:	e005      	b.n	8003ea0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e94:	4b19      	ldr	r3, [pc, #100]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x114>)
 8003e96:	617b      	str	r3, [r7, #20]
      break;
 8003e98:	e002      	b.n	8003ea0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	617b      	str	r3, [r7, #20]
      break;
 8003e9e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ea0:	4b13      	ldr	r3, [pc, #76]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	091b      	lsrs	r3, r3, #4
 8003ea6:	f003 030f 	and.w	r3, r3, #15
 8003eaa:	3301      	adds	r3, #1
 8003eac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003eae:	4b10      	ldr	r3, [pc, #64]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	0a1b      	lsrs	r3, r3, #8
 8003eb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	fb03 f202 	mul.w	r2, r3, r2
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	0e5b      	lsrs	r3, r3, #25
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ede:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ee0:	69bb      	ldr	r3, [r7, #24]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3724      	adds	r7, #36	@ 0x24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000
 8003ef4:	0800b510 	.word	0x0800b510
 8003ef8:	00f42400 	.word	0x00f42400
 8003efc:	007a1200 	.word	0x007a1200

08003f00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f04:	4b03      	ldr	r3, [pc, #12]	@ (8003f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f06:	681b      	ldr	r3, [r3, #0]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	20000000 	.word	0x20000000

08003f18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f24:	4b27      	ldr	r3, [pc, #156]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f30:	f7ff f8d0 	bl	80030d4 <HAL_PWREx_GetVoltageRange>
 8003f34:	6178      	str	r0, [r7, #20]
 8003f36:	e014      	b.n	8003f62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f38:	4b22      	ldr	r3, [pc, #136]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3c:	4a21      	ldr	r2, [pc, #132]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f42:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f44:	4b1f      	ldr	r3, [pc, #124]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f50:	f7ff f8c0 	bl	80030d4 <HAL_PWREx_GetVoltageRange>
 8003f54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f56:	4b1b      	ldr	r3, [pc, #108]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003fc4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f68:	d10b      	bne.n	8003f82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b80      	cmp	r3, #128	@ 0x80
 8003f6e:	d913      	bls.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f74:	d902      	bls.n	8003f7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f76:	2302      	movs	r3, #2
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	e00d      	b.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	613b      	str	r3, [r7, #16]
 8003f80:	e00a      	b.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f86:	d902      	bls.n	8003f8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003f88:	2302      	movs	r3, #2
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	e004      	b.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b70      	cmp	r3, #112	@ 0x70
 8003f92:	d101      	bne.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f94:	2301      	movs	r3, #1
 8003f96:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f98:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f023 020f 	bic.w	r2, r3, #15
 8003fa0:	4909      	ldr	r1, [pc, #36]	@ (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fa8:	4b07      	ldr	r3, [pc, #28]	@ (8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 030f 	and.w	r3, r3, #15
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d001      	beq.n	8003fba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40022000 	.word	0x40022000

08003fcc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b087      	sub	sp, #28
 8003fd0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b03      	cmp	r3, #3
 8003fe0:	d00b      	beq.n	8003ffa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2b03      	cmp	r3, #3
 8003fe6:	d825      	bhi.n	8004034 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d008      	beq.n	8004000 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d11f      	bne.n	8004034 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003ff4:	4b25      	ldr	r3, [pc, #148]	@ (800408c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003ff6:	613b      	str	r3, [r7, #16]
    break;
 8003ff8:	e01f      	b.n	800403a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003ffa:	4b25      	ldr	r3, [pc, #148]	@ (8004090 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003ffc:	613b      	str	r3, [r7, #16]
    break;
 8003ffe:	e01c      	b.n	800403a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004000:	4b21      	ldr	r3, [pc, #132]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0308 	and.w	r3, r3, #8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d107      	bne.n	800401c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800400c:	4b1e      	ldr	r3, [pc, #120]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800400e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	e005      	b.n	8004028 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800401c:	4b1a      	ldr	r3, [pc, #104]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004028:	4a1a      	ldr	r2, [pc, #104]	@ (8004094 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004030:	613b      	str	r3, [r7, #16]
    break;
 8004032:	e002      	b.n	800403a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
    break;
 8004038:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800403a:	4b13      	ldr	r3, [pc, #76]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	091b      	lsrs	r3, r3, #4
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	3301      	adds	r3, #1
 8004046:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004048:	4b0f      	ldr	r3, [pc, #60]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	0a1b      	lsrs	r3, r3, #8
 800404e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	fb03 f202 	mul.w	r2, r3, r2
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	fbb2 f3f3 	udiv	r3, r2, r3
 800405e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004060:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	0e5b      	lsrs	r3, r3, #25
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	3301      	adds	r3, #1
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	fbb2 f3f3 	udiv	r3, r2, r3
 8004078:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800407a:	683b      	ldr	r3, [r7, #0]
}
 800407c:	4618      	mov	r0, r3
 800407e:	371c      	adds	r7, #28
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	40021000 	.word	0x40021000
 800408c:	00f42400 	.word	0x00f42400
 8004090:	007a1200 	.word	0x007a1200
 8004094:	0800b510 	.word	0x0800b510

08004098 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040a0:	2300      	movs	r3, #0
 80040a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040a4:	2300      	movs	r3, #0
 80040a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d040      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b8:	2b80      	cmp	r3, #128	@ 0x80
 80040ba:	d02a      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040bc:	2b80      	cmp	r3, #128	@ 0x80
 80040be:	d825      	bhi.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040c0:	2b60      	cmp	r3, #96	@ 0x60
 80040c2:	d026      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040c4:	2b60      	cmp	r3, #96	@ 0x60
 80040c6:	d821      	bhi.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040c8:	2b40      	cmp	r3, #64	@ 0x40
 80040ca:	d006      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x42>
 80040cc:	2b40      	cmp	r3, #64	@ 0x40
 80040ce:	d81d      	bhi.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d009      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d010      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x62>
 80040d8:	e018      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040da:	4b89      	ldr	r3, [pc, #548]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	4a88      	ldr	r2, [pc, #544]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040e6:	e015      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3304      	adds	r3, #4
 80040ec:	2100      	movs	r1, #0
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 fb3e 	bl	8004770 <RCCEx_PLLSAI1_Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040f8:	e00c      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3320      	adds	r3, #32
 80040fe:	2100      	movs	r1, #0
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fc29 	bl	8004958 <RCCEx_PLLSAI2_Config>
 8004106:	4603      	mov	r3, r0
 8004108:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800410a:	e003      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	74fb      	strb	r3, [r7, #19]
      break;
 8004110:	e000      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004114:	7cfb      	ldrb	r3, [r7, #19]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800411a:	4b79      	ldr	r3, [pc, #484]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800411c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004120:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004128:	4975      	ldr	r1, [pc, #468]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800412a:	4313      	orrs	r3, r2
 800412c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004130:	e001      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004132:	7cfb      	ldrb	r3, [r7, #19]
 8004134:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d047      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414a:	d030      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 800414c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004150:	d82a      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004152:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004156:	d02a      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004158:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800415c:	d824      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800415e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004162:	d008      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004168:	d81e      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00a      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800416e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004172:	d010      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004174:	e018      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004176:	4b62      	ldr	r3, [pc, #392]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	4a61      	ldr	r2, [pc, #388]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800417c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004180:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004182:	e015      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f000 faf0 	bl	8004770 <RCCEx_PLLSAI1_Config>
 8004190:	4603      	mov	r3, r0
 8004192:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004194:	e00c      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3320      	adds	r3, #32
 800419a:	2100      	movs	r1, #0
 800419c:	4618      	mov	r0, r3
 800419e:	f000 fbdb 	bl	8004958 <RCCEx_PLLSAI2_Config>
 80041a2:	4603      	mov	r3, r0
 80041a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041a6:	e003      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	74fb      	strb	r3, [r7, #19]
      break;
 80041ac:	e000      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80041ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041b0:	7cfb      	ldrb	r3, [r7, #19]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10b      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80041b6:	4b52      	ldr	r3, [pc, #328]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c4:	494e      	ldr	r1, [pc, #312]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80041cc:	e001      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ce:	7cfb      	ldrb	r3, [r7, #19]
 80041d0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 809f 	beq.w	800431e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041e0:	2300      	movs	r3, #0
 80041e2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041e4:	4b46      	ldr	r3, [pc, #280]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80041f4:	2300      	movs	r3, #0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00d      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041fa:	4b41      	ldr	r3, [pc, #260]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fe:	4a40      	ldr	r2, [pc, #256]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004204:	6593      	str	r3, [r2, #88]	@ 0x58
 8004206:	4b3e      	ldr	r3, [pc, #248]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800420a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420e:	60bb      	str	r3, [r7, #8]
 8004210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004212:	2301      	movs	r3, #1
 8004214:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004216:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a3a      	ldr	r2, [pc, #232]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800421c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004220:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004222:	f7fd faa5 	bl	8001770 <HAL_GetTick>
 8004226:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004228:	e009      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800422a:	f7fd faa1 	bl	8001770 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d902      	bls.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	74fb      	strb	r3, [r7, #19]
        break;
 800423c:	e005      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800423e:	4b31      	ldr	r3, [pc, #196]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0ef      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800424a:	7cfb      	ldrb	r3, [r7, #19]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d15b      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004250:	4b2b      	ldr	r3, [pc, #172]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800425a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01f      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	429a      	cmp	r2, r3
 800426c:	d019      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800426e:	4b24      	ldr	r3, [pc, #144]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004278:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800427a:	4b21      	ldr	r3, [pc, #132]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800427c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004280:	4a1f      	ldr	r2, [pc, #124]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004282:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004286:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800428a:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800428c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004290:	4a1b      	ldr	r2, [pc, #108]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004292:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004296:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800429a:	4a19      	ldr	r2, [pc, #100]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d016      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ac:	f7fd fa60 	bl	8001770 <HAL_GetTick>
 80042b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042b2:	e00b      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7fd fa5c 	bl	8001770 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d902      	bls.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	74fb      	strb	r3, [r7, #19]
            break;
 80042ca:	e006      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0ec      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80042da:	7cfb      	ldrb	r3, [r7, #19]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10c      	bne.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042e0:	4b07      	ldr	r3, [pc, #28]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042f0:	4903      	ldr	r1, [pc, #12]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80042f8:	e008      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042fa:	7cfb      	ldrb	r3, [r7, #19]
 80042fc:	74bb      	strb	r3, [r7, #18]
 80042fe:	e005      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004300:	40021000 	.word	0x40021000
 8004304:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800430c:	7c7b      	ldrb	r3, [r7, #17]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d105      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004312:	4ba0      	ldr	r3, [pc, #640]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004316:	4a9f      	ldr	r2, [pc, #636]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800432a:	4b9a      	ldr	r3, [pc, #616]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004330:	f023 0203 	bic.w	r2, r3, #3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004338:	4996      	ldr	r1, [pc, #600]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800434c:	4b91      	ldr	r3, [pc, #580]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004352:	f023 020c 	bic.w	r2, r3, #12
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	498e      	ldr	r1, [pc, #568]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800436e:	4b89      	ldr	r3, [pc, #548]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004374:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437c:	4985      	ldr	r1, [pc, #532]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004390:	4b80      	ldr	r3, [pc, #512]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004396:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800439e:	497d      	ldr	r1, [pc, #500]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043b2:	4b78      	ldr	r3, [pc, #480]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c0:	4974      	ldr	r1, [pc, #464]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043d4:	4b6f      	ldr	r3, [pc, #444]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e2:	496c      	ldr	r1, [pc, #432]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043f6:	4b67      	ldr	r3, [pc, #412]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004404:	4963      	ldr	r1, [pc, #396]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004418:	4b5e      	ldr	r3, [pc, #376]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800441a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004426:	495b      	ldr	r1, [pc, #364]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800443a:	4b56      	ldr	r3, [pc, #344]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800443c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004440:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004448:	4952      	ldr	r1, [pc, #328]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800445c:	4b4d      	ldr	r3, [pc, #308]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004462:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446a:	494a      	ldr	r1, [pc, #296]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800447e:	4b45      	ldr	r3, [pc, #276]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004484:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800448c:	4941      	ldr	r1, [pc, #260]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044a0:	4b3c      	ldr	r3, [pc, #240]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044a6:	f023 0203 	bic.w	r2, r3, #3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ae:	4939      	ldr	r1, [pc, #228]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d028      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044c2:	4b34      	ldr	r3, [pc, #208]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044d0:	4930      	ldr	r1, [pc, #192]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044e0:	d106      	bne.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044ec:	60d3      	str	r3, [r2, #12]
 80044ee:	e011      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044f8:	d10c      	bne.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3304      	adds	r3, #4
 80044fe:	2101      	movs	r1, #1
 8004500:	4618      	mov	r0, r3
 8004502:	f000 f935 	bl	8004770 <RCCEx_PLLSAI1_Config>
 8004506:	4603      	mov	r3, r0
 8004508:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800450a:	7cfb      	ldrb	r3, [r7, #19]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004510:	7cfb      	ldrb	r3, [r7, #19]
 8004512:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d04d      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004524:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004528:	d108      	bne.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800452a:	4b1a      	ldr	r3, [pc, #104]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800452c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004530:	4a18      	ldr	r2, [pc, #96]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004536:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800453a:	e012      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800453c:	4b15      	ldr	r3, [pc, #84]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800453e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004542:	4a14      	ldr	r2, [pc, #80]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004544:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004548:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800454c:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800455a:	490e      	ldr	r1, [pc, #56]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800456a:	d106      	bne.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800456c:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	4a08      	ldr	r2, [pc, #32]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004576:	60d3      	str	r3, [r2, #12]
 8004578:	e020      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800457e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004582:	d109      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004584:	4b03      	ldr	r3, [pc, #12]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4a02      	ldr	r2, [pc, #8]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800458a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800458e:	60d3      	str	r3, [r2, #12]
 8004590:	e014      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004592:	bf00      	nop
 8004594:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800459c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045a0:	d10c      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3304      	adds	r3, #4
 80045a6:	2101      	movs	r1, #1
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 f8e1 	bl	8004770 <RCCEx_PLLSAI1_Config>
 80045ae:	4603      	mov	r3, r0
 80045b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045b2:	7cfb      	ldrb	r3, [r7, #19]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80045b8:	7cfb      	ldrb	r3, [r7, #19]
 80045ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d028      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045c8:	4b68      	ldr	r3, [pc, #416]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045d6:	4965      	ldr	r1, [pc, #404]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045e6:	d106      	bne.n	80045f6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e8:	4b60      	ldr	r3, [pc, #384]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4a5f      	ldr	r2, [pc, #380]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80045ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f2:	60d3      	str	r3, [r2, #12]
 80045f4:	e011      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045fe:	d10c      	bne.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3304      	adds	r3, #4
 8004604:	2101      	movs	r1, #1
 8004606:	4618      	mov	r0, r3
 8004608:	f000 f8b2 	bl	8004770 <RCCEx_PLLSAI1_Config>
 800460c:	4603      	mov	r3, r0
 800460e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004610:	7cfb      	ldrb	r3, [r7, #19]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d01e      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004626:	4b51      	ldr	r3, [pc, #324]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800462c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004636:	494d      	ldr	r1, [pc, #308]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004638:	4313      	orrs	r3, r2
 800463a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004644:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004648:	d10c      	bne.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3304      	adds	r3, #4
 800464e:	2102      	movs	r1, #2
 8004650:	4618      	mov	r0, r3
 8004652:	f000 f88d 	bl	8004770 <RCCEx_PLLSAI1_Config>
 8004656:	4603      	mov	r3, r0
 8004658:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800465a:	7cfb      	ldrb	r3, [r7, #19]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d001      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004660:	7cfb      	ldrb	r3, [r7, #19]
 8004662:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d00b      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004670:	4b3e      	ldr	r3, [pc, #248]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004672:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004676:	f023 0204 	bic.w	r2, r3, #4
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004680:	493a      	ldr	r1, [pc, #232]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004682:	4313      	orrs	r3, r2
 8004684:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004694:	4b35      	ldr	r3, [pc, #212]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004696:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800469a:	f023 0218 	bic.w	r2, r3, #24
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a4:	4931      	ldr	r1, [pc, #196]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d035      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80046b8:	4b2c      	ldr	r3, [pc, #176]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a2b      	ldr	r2, [pc, #172]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80046be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046c4:	f7fd f854 	bl	8001770 <HAL_GetTick>
 80046c8:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046ca:	e009      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046cc:	f7fd f850 	bl	8001770 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d902      	bls.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	74fb      	strb	r3, [r7, #19]
        break;
 80046de:	e005      	b.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046e0:	4b22      	ldr	r3, [pc, #136]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1ef      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d113      	bne.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 80046f2:	4b1e      	ldr	r3, [pc, #120]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80046f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004702:	491a      	ldr	r1, [pc, #104]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3320      	adds	r3, #32
 800470e:	2102      	movs	r1, #2
 8004710:	4618      	mov	r0, r3
 8004712:	f000 f921 	bl	8004958 <RCCEx_PLLSAI2_Config>
 8004716:	4603      	mov	r3, r0
 8004718:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800471a:	7cfb      	ldrb	r3, [r7, #19]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8004720:	7cfb      	ldrb	r3, [r7, #19]
 8004722:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d017      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004730:	4b0e      	ldr	r3, [pc, #56]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004732:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004736:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004740:	490a      	ldr	r1, [pc, #40]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004742:	4313      	orrs	r3, r2
 8004744:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004752:	d105      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004754:	4b05      	ldr	r3, [pc, #20]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	4a04      	ldr	r2, [pc, #16]	@ (800476c <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800475a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800475e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004760:	7cbb      	ldrb	r3, [r7, #18]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000

08004770 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800477e:	4b72      	ldr	r3, [pc, #456]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 0303 	and.w	r3, r3, #3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00e      	beq.n	80047a8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800478a:	4b6f      	ldr	r3, [pc, #444]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	f003 0203 	and.w	r2, r3, #3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d103      	bne.n	80047a2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
       ||
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d142      	bne.n	8004828 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	73fb      	strb	r3, [r7, #15]
 80047a6:	e03f      	b.n	8004828 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b03      	cmp	r3, #3
 80047ae:	d018      	beq.n	80047e2 <RCCEx_PLLSAI1_Config+0x72>
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d825      	bhi.n	8004800 <RCCEx_PLLSAI1_Config+0x90>
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d002      	beq.n	80047be <RCCEx_PLLSAI1_Config+0x4e>
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d009      	beq.n	80047d0 <RCCEx_PLLSAI1_Config+0x60>
 80047bc:	e020      	b.n	8004800 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047be:	4b62      	ldr	r3, [pc, #392]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d11d      	bne.n	8004806 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047ce:	e01a      	b.n	8004806 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047d0:	4b5d      	ldr	r3, [pc, #372]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d116      	bne.n	800480a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047e0:	e013      	b.n	800480a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047e2:	4b59      	ldr	r3, [pc, #356]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80047ee:	4b56      	ldr	r3, [pc, #344]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d109      	bne.n	800480e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047fe:	e006      	b.n	800480e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	73fb      	strb	r3, [r7, #15]
      break;
 8004804:	e004      	b.n	8004810 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004806:	bf00      	nop
 8004808:	e002      	b.n	8004810 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800480a:	bf00      	nop
 800480c:	e000      	b.n	8004810 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800480e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004810:	7bfb      	ldrb	r3, [r7, #15]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d108      	bne.n	8004828 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004816:	4b4c      	ldr	r3, [pc, #304]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f023 0203 	bic.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4949      	ldr	r1, [pc, #292]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004824:	4313      	orrs	r3, r2
 8004826:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004828:	7bfb      	ldrb	r3, [r7, #15]
 800482a:	2b00      	cmp	r3, #0
 800482c:	f040 8086 	bne.w	800493c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004830:	4b45      	ldr	r3, [pc, #276]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a44      	ldr	r2, [pc, #272]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004836:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800483a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800483c:	f7fc ff98 	bl	8001770 <HAL_GetTick>
 8004840:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004842:	e009      	b.n	8004858 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004844:	f7fc ff94 	bl	8001770 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d902      	bls.n	8004858 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	73fb      	strb	r3, [r7, #15]
        break;
 8004856:	e005      	b.n	8004864 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004858:	4b3b      	ldr	r3, [pc, #236]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1ef      	bne.n	8004844 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d168      	bne.n	800493c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d113      	bne.n	8004898 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004870:	4b35      	ldr	r3, [pc, #212]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004872:	691a      	ldr	r2, [r3, #16]
 8004874:	4b35      	ldr	r3, [pc, #212]	@ (800494c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004876:	4013      	ands	r3, r2
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6892      	ldr	r2, [r2, #8]
 800487c:	0211      	lsls	r1, r2, #8
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	06d2      	lsls	r2, r2, #27
 8004884:	4311      	orrs	r1, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6852      	ldr	r2, [r2, #4]
 800488a:	3a01      	subs	r2, #1
 800488c:	0112      	lsls	r2, r2, #4
 800488e:	430a      	orrs	r2, r1
 8004890:	492d      	ldr	r1, [pc, #180]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004892:	4313      	orrs	r3, r2
 8004894:	610b      	str	r3, [r1, #16]
 8004896:	e02d      	b.n	80048f4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d115      	bne.n	80048ca <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800489e:	4b2a      	ldr	r3, [pc, #168]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6892      	ldr	r2, [r2, #8]
 80048aa:	0211      	lsls	r1, r2, #8
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6912      	ldr	r2, [r2, #16]
 80048b0:	0852      	lsrs	r2, r2, #1
 80048b2:	3a01      	subs	r2, #1
 80048b4:	0552      	lsls	r2, r2, #21
 80048b6:	4311      	orrs	r1, r2
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	6852      	ldr	r2, [r2, #4]
 80048bc:	3a01      	subs	r2, #1
 80048be:	0112      	lsls	r2, r2, #4
 80048c0:	430a      	orrs	r2, r1
 80048c2:	4921      	ldr	r1, [pc, #132]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	610b      	str	r3, [r1, #16]
 80048c8:	e014      	b.n	80048f4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	4b21      	ldr	r3, [pc, #132]	@ (8004954 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6892      	ldr	r2, [r2, #8]
 80048d6:	0211      	lsls	r1, r2, #8
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6952      	ldr	r2, [r2, #20]
 80048dc:	0852      	lsrs	r2, r2, #1
 80048de:	3a01      	subs	r2, #1
 80048e0:	0652      	lsls	r2, r2, #25
 80048e2:	4311      	orrs	r1, r2
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6852      	ldr	r2, [r2, #4]
 80048e8:	3a01      	subs	r2, #1
 80048ea:	0112      	lsls	r2, r2, #4
 80048ec:	430a      	orrs	r2, r1
 80048ee:	4916      	ldr	r1, [pc, #88]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80048f4:	4b14      	ldr	r3, [pc, #80]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a13      	ldr	r2, [pc, #76]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 80048fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004900:	f7fc ff36 	bl	8001770 <HAL_GetTick>
 8004904:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004906:	e009      	b.n	800491c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004908:	f7fc ff32 	bl	8001770 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d902      	bls.n	800491c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	73fb      	strb	r3, [r7, #15]
          break;
 800491a:	e005      	b.n	8004928 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800491c:	4b0a      	ldr	r3, [pc, #40]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0ef      	beq.n	8004908 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004928:	7bfb      	ldrb	r3, [r7, #15]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800492e:	4b06      	ldr	r3, [pc, #24]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004930:	691a      	ldr	r2, [r3, #16]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	4904      	ldr	r1, [pc, #16]	@ (8004948 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004938:	4313      	orrs	r3, r2
 800493a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800493c:	7bfb      	ldrb	r3, [r7, #15]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40021000 	.word	0x40021000
 800494c:	07ff800f 	.word	0x07ff800f
 8004950:	ff9f800f 	.word	0xff9f800f
 8004954:	f9ff800f 	.word	0xf9ff800f

08004958 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004962:	2300      	movs	r3, #0
 8004964:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004966:	4b72      	ldr	r3, [pc, #456]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00e      	beq.n	8004990 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004972:	4b6f      	ldr	r3, [pc, #444]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	f003 0203 	and.w	r2, r3, #3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d103      	bne.n	800498a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
       ||
 8004986:	2b00      	cmp	r3, #0
 8004988:	d142      	bne.n	8004a10 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	73fb      	strb	r3, [r7, #15]
 800498e:	e03f      	b.n	8004a10 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b03      	cmp	r3, #3
 8004996:	d018      	beq.n	80049ca <RCCEx_PLLSAI2_Config+0x72>
 8004998:	2b03      	cmp	r3, #3
 800499a:	d825      	bhi.n	80049e8 <RCCEx_PLLSAI2_Config+0x90>
 800499c:	2b01      	cmp	r3, #1
 800499e:	d002      	beq.n	80049a6 <RCCEx_PLLSAI2_Config+0x4e>
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d009      	beq.n	80049b8 <RCCEx_PLLSAI2_Config+0x60>
 80049a4:	e020      	b.n	80049e8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049a6:	4b62      	ldr	r3, [pc, #392]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d11d      	bne.n	80049ee <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049b6:	e01a      	b.n	80049ee <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049b8:	4b5d      	ldr	r3, [pc, #372]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d116      	bne.n	80049f2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049c8:	e013      	b.n	80049f2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049ca:	4b59      	ldr	r3, [pc, #356]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10f      	bne.n	80049f6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049d6:	4b56      	ldr	r3, [pc, #344]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d109      	bne.n	80049f6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049e6:	e006      	b.n	80049f6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	73fb      	strb	r3, [r7, #15]
      break;
 80049ec:	e004      	b.n	80049f8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80049ee:	bf00      	nop
 80049f0:	e002      	b.n	80049f8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80049f2:	bf00      	nop
 80049f4:	e000      	b.n	80049f8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80049f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d108      	bne.n	8004a10 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80049fe:	4b4c      	ldr	r3, [pc, #304]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	f023 0203 	bic.w	r2, r3, #3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4949      	ldr	r1, [pc, #292]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f040 8086 	bne.w	8004b24 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a18:	4b45      	ldr	r3, [pc, #276]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a44      	ldr	r2, [pc, #272]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a24:	f7fc fea4 	bl	8001770 <HAL_GetTick>
 8004a28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a2a:	e009      	b.n	8004a40 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a2c:	f7fc fea0 	bl	8001770 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d902      	bls.n	8004a40 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	73fb      	strb	r3, [r7, #15]
        break;
 8004a3e:	e005      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a40:	4b3b      	ldr	r3, [pc, #236]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1ef      	bne.n	8004a2c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d168      	bne.n	8004b24 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d113      	bne.n	8004a80 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a58:	4b35      	ldr	r3, [pc, #212]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	4b35      	ldr	r3, [pc, #212]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	6892      	ldr	r2, [r2, #8]
 8004a64:	0211      	lsls	r1, r2, #8
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	68d2      	ldr	r2, [r2, #12]
 8004a6a:	06d2      	lsls	r2, r2, #27
 8004a6c:	4311      	orrs	r1, r2
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	6852      	ldr	r2, [r2, #4]
 8004a72:	3a01      	subs	r2, #1
 8004a74:	0112      	lsls	r2, r2, #4
 8004a76:	430a      	orrs	r2, r1
 8004a78:	492d      	ldr	r1, [pc, #180]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	614b      	str	r3, [r1, #20]
 8004a7e:	e02d      	b.n	8004adc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d115      	bne.n	8004ab2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a86:	4b2a      	ldr	r3, [pc, #168]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a88:	695a      	ldr	r2, [r3, #20]
 8004a8a:	4b2b      	ldr	r3, [pc, #172]	@ (8004b38 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	6892      	ldr	r2, [r2, #8]
 8004a92:	0211      	lsls	r1, r2, #8
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6912      	ldr	r2, [r2, #16]
 8004a98:	0852      	lsrs	r2, r2, #1
 8004a9a:	3a01      	subs	r2, #1
 8004a9c:	0552      	lsls	r2, r2, #21
 8004a9e:	4311      	orrs	r1, r2
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	6852      	ldr	r2, [r2, #4]
 8004aa4:	3a01      	subs	r2, #1
 8004aa6:	0112      	lsls	r2, r2, #4
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	4921      	ldr	r1, [pc, #132]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	614b      	str	r3, [r1, #20]
 8004ab0:	e014      	b.n	8004adc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ab4:	695a      	ldr	r2, [r3, #20]
 8004ab6:	4b21      	ldr	r3, [pc, #132]	@ (8004b3c <RCCEx_PLLSAI2_Config+0x1e4>)
 8004ab8:	4013      	ands	r3, r2
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6892      	ldr	r2, [r2, #8]
 8004abe:	0211      	lsls	r1, r2, #8
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6952      	ldr	r2, [r2, #20]
 8004ac4:	0852      	lsrs	r2, r2, #1
 8004ac6:	3a01      	subs	r2, #1
 8004ac8:	0652      	lsls	r2, r2, #25
 8004aca:	4311      	orrs	r1, r2
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	6852      	ldr	r2, [r2, #4]
 8004ad0:	3a01      	subs	r2, #1
 8004ad2:	0112      	lsls	r2, r2, #4
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	4916      	ldr	r1, [pc, #88]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004adc:	4b14      	ldr	r3, [pc, #80]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a13      	ldr	r2, [pc, #76]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae8:	f7fc fe42 	bl	8001770 <HAL_GetTick>
 8004aec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004aee:	e009      	b.n	8004b04 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004af0:	f7fc fe3e 	bl	8001770 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d902      	bls.n	8004b04 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	73fb      	strb	r3, [r7, #15]
          break;
 8004b02:	e005      	b.n	8004b10 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b04:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0ef      	beq.n	8004af0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b16:	4b06      	ldr	r3, [pc, #24]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	4904      	ldr	r1, [pc, #16]	@ (8004b30 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40021000 	.word	0x40021000
 8004b34:	07ff800f 	.word	0x07ff800f
 8004b38:	ff9f800f 	.word	0xff9f800f
 8004b3c:	f9ff800f 	.word	0xf9ff800f

08004b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e049      	b.n	8004be6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d106      	bne.n	8004b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7fc fc5e 	bl	8001428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	4610      	mov	r0, r2
 8004b80:	f000 f9d6 	bl	8004f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
	...

08004bf0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d001      	beq.n	8004c08 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e04f      	b.n	8004ca8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68da      	ldr	r2, [r3, #12]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0201 	orr.w	r2, r2, #1
 8004c1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a23      	ldr	r2, [pc, #140]	@ (8004cb4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d01d      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c32:	d018      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d013      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a1e      	ldr	r2, [pc, #120]	@ (8004cbc <HAL_TIM_Base_Start_IT+0xcc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d00e      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d009      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1b      	ldr	r2, [pc, #108]	@ (8004cc4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d004      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0x76>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d115      	bne.n	8004c92 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	4b17      	ldr	r3, [pc, #92]	@ (8004ccc <HAL_TIM_Base_Start_IT+0xdc>)
 8004c6e:	4013      	ands	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b06      	cmp	r3, #6
 8004c76:	d015      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0xb4>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c7e:	d011      	beq.n	8004ca4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0201 	orr.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c90:	e008      	b.n	8004ca4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f042 0201 	orr.w	r2, r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	e000      	b.n	8004ca6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	40012c00 	.word	0x40012c00
 8004cb8:	40000400 	.word	0x40000400
 8004cbc:	40000800 	.word	0x40000800
 8004cc0:	40000c00 	.word	0x40000c00
 8004cc4:	40013400 	.word	0x40013400
 8004cc8:	40014000 	.word	0x40014000
 8004ccc:	00010007 	.word	0x00010007

08004cd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	f003 0302 	and.w	r3, r3, #2
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d020      	beq.n	8004d34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f003 0302 	and.w	r3, r3, #2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01b      	beq.n	8004d34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f06f 0202 	mvn.w	r2, #2
 8004d04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d003      	beq.n	8004d22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f8e9 	bl	8004ef2 <HAL_TIM_IC_CaptureCallback>
 8004d20:	e005      	b.n	8004d2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f8db 	bl	8004ede <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f8ec 	bl	8004f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d020      	beq.n	8004d80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01b      	beq.n	8004d80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f06f 0204 	mvn.w	r2, #4
 8004d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2202      	movs	r2, #2
 8004d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f8c3 	bl	8004ef2 <HAL_TIM_IC_CaptureCallback>
 8004d6c:	e005      	b.n	8004d7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f8b5 	bl	8004ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f8c6 	bl	8004f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d020      	beq.n	8004dcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d01b      	beq.n	8004dcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0208 	mvn.w	r2, #8
 8004d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2204      	movs	r2, #4
 8004da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	69db      	ldr	r3, [r3, #28]
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f89d 	bl	8004ef2 <HAL_TIM_IC_CaptureCallback>
 8004db8:	e005      	b.n	8004dc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f88f 	bl	8004ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 f8a0 	bl	8004f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f003 0310 	and.w	r3, r3, #16
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d020      	beq.n	8004e18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f003 0310 	and.w	r3, r3, #16
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d01b      	beq.n	8004e18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f06f 0210 	mvn.w	r2, #16
 8004de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2208      	movs	r2, #8
 8004dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d003      	beq.n	8004e06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 f877 	bl	8004ef2 <HAL_TIM_IC_CaptureCallback>
 8004e04:	e005      	b.n	8004e12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f869 	bl	8004ede <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 f87a 	bl	8004f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00c      	beq.n	8004e3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f003 0301 	and.w	r3, r3, #1
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0201 	mvn.w	r2, #1
 8004e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fb fef8 	bl	8000c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d104      	bne.n	8004e50 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00c      	beq.n	8004e6a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d007      	beq.n	8004e6a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f99b 	bl	80051a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00c      	beq.n	8004e8e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f993 	bl	80051b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00c      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 f834 	bl	8004f1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00c      	beq.n	8004ed6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d007      	beq.n	8004ed6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f06f 0220 	mvn.w	r2, #32
 8004ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f95b 	bl	800518c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ed6:	bf00      	nop
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b083      	sub	sp, #12
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004efa:	bf00      	nop
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f06:	b480      	push	{r7}
 8004f08:	b083      	sub	sp, #12
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
	...

08004f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a46      	ldr	r2, [pc, #280]	@ (800505c <TIM_Base_SetConfig+0x12c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d013      	beq.n	8004f70 <TIM_Base_SetConfig+0x40>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4e:	d00f      	beq.n	8004f70 <TIM_Base_SetConfig+0x40>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a43      	ldr	r2, [pc, #268]	@ (8005060 <TIM_Base_SetConfig+0x130>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00b      	beq.n	8004f70 <TIM_Base_SetConfig+0x40>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a42      	ldr	r2, [pc, #264]	@ (8005064 <TIM_Base_SetConfig+0x134>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d007      	beq.n	8004f70 <TIM_Base_SetConfig+0x40>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a41      	ldr	r2, [pc, #260]	@ (8005068 <TIM_Base_SetConfig+0x138>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d003      	beq.n	8004f70 <TIM_Base_SetConfig+0x40>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a40      	ldr	r2, [pc, #256]	@ (800506c <TIM_Base_SetConfig+0x13c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d108      	bne.n	8004f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a35      	ldr	r2, [pc, #212]	@ (800505c <TIM_Base_SetConfig+0x12c>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d01f      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f90:	d01b      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a32      	ldr	r2, [pc, #200]	@ (8005060 <TIM_Base_SetConfig+0x130>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d017      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a31      	ldr	r2, [pc, #196]	@ (8005064 <TIM_Base_SetConfig+0x134>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a30      	ldr	r2, [pc, #192]	@ (8005068 <TIM_Base_SetConfig+0x138>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00f      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2f      	ldr	r2, [pc, #188]	@ (800506c <TIM_Base_SetConfig+0x13c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00b      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a2e      	ldr	r2, [pc, #184]	@ (8005070 <TIM_Base_SetConfig+0x140>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d007      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a2d      	ldr	r2, [pc, #180]	@ (8005074 <TIM_Base_SetConfig+0x144>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d003      	beq.n	8004fca <TIM_Base_SetConfig+0x9a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8005078 <TIM_Base_SetConfig+0x148>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d108      	bne.n	8004fdc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a16      	ldr	r2, [pc, #88]	@ (800505c <TIM_Base_SetConfig+0x12c>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d00f      	beq.n	8005028 <TIM_Base_SetConfig+0xf8>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a18      	ldr	r2, [pc, #96]	@ (800506c <TIM_Base_SetConfig+0x13c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d00b      	beq.n	8005028 <TIM_Base_SetConfig+0xf8>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a17      	ldr	r2, [pc, #92]	@ (8005070 <TIM_Base_SetConfig+0x140>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d007      	beq.n	8005028 <TIM_Base_SetConfig+0xf8>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a16      	ldr	r2, [pc, #88]	@ (8005074 <TIM_Base_SetConfig+0x144>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d003      	beq.n	8005028 <TIM_Base_SetConfig+0xf8>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a15      	ldr	r2, [pc, #84]	@ (8005078 <TIM_Base_SetConfig+0x148>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d103      	bne.n	8005030 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b01      	cmp	r3, #1
 8005040:	d105      	bne.n	800504e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	f023 0201 	bic.w	r2, r3, #1
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	611a      	str	r2, [r3, #16]
  }
}
 800504e:	bf00      	nop
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	40012c00 	.word	0x40012c00
 8005060:	40000400 	.word	0x40000400
 8005064:	40000800 	.word	0x40000800
 8005068:	40000c00 	.word	0x40000c00
 800506c:	40013400 	.word	0x40013400
 8005070:	40014000 	.word	0x40014000
 8005074:	40014400 	.word	0x40014400
 8005078:	40014800 	.word	0x40014800

0800507c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005090:	2302      	movs	r3, #2
 8005092:	e068      	b.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a2e      	ldr	r2, [pc, #184]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d004      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a2d      	ldr	r2, [pc, #180]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d108      	bne.n	80050da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80050ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a1e      	ldr	r2, [pc, #120]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d01d      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005106:	d018      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1b      	ldr	r2, [pc, #108]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1a      	ldr	r2, [pc, #104]	@ (8005180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a18      	ldr	r2, [pc, #96]	@ (8005184 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a13      	ldr	r2, [pc, #76]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a14      	ldr	r2, [pc, #80]	@ (8005188 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d10c      	bne.n	8005154 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	4313      	orrs	r3, r2
 800514a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40012c00 	.word	0x40012c00
 8005178:	40013400 	.word	0x40013400
 800517c:	40000400 	.word	0x40000400
 8005180:	40000800 	.word	0x40000800
 8005184:	40000c00 	.word	0x40000c00
 8005188:	40014000 	.word	0x40014000

0800518c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051c8:	b084      	sub	sp, #16
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
 80051d2:	f107 001c 	add.w	r0, r7, #28
 80051d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f001 fa26 	bl	8006638 <USB_CoreReset>
 80051ec:	4603      	mov	r3, r0
 80051ee:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80051f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d106      	bne.n	8005206 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	639a      	str	r2, [r3, #56]	@ 0x38
 8005204:	e005      	b.n	8005212 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8005212:	7bfb      	ldrb	r3, [r7, #15]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800521e:	b004      	add	sp, #16
 8005220:	4770      	bx	lr
	...

08005224 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	4613      	mov	r3, r2
 8005230:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	2b02      	cmp	r3, #2
 8005236:	d165      	bne.n	8005304 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	4a3e      	ldr	r2, [pc, #248]	@ (8005334 <USB_SetTurnaroundTime+0x110>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d906      	bls.n	800524e <USB_SetTurnaroundTime+0x2a>
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	4a3d      	ldr	r2, [pc, #244]	@ (8005338 <USB_SetTurnaroundTime+0x114>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d202      	bcs.n	800524e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005248:	230f      	movs	r3, #15
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	e05c      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4a39      	ldr	r2, [pc, #228]	@ (8005338 <USB_SetTurnaroundTime+0x114>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d306      	bcc.n	8005264 <USB_SetTurnaroundTime+0x40>
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	4a38      	ldr	r2, [pc, #224]	@ (800533c <USB_SetTurnaroundTime+0x118>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d202      	bcs.n	8005264 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800525e:	230e      	movs	r3, #14
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	e051      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	4a35      	ldr	r2, [pc, #212]	@ (800533c <USB_SetTurnaroundTime+0x118>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d306      	bcc.n	800527a <USB_SetTurnaroundTime+0x56>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4a34      	ldr	r2, [pc, #208]	@ (8005340 <USB_SetTurnaroundTime+0x11c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d202      	bcs.n	800527a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005274:	230d      	movs	r3, #13
 8005276:	617b      	str	r3, [r7, #20]
 8005278:	e046      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	4a30      	ldr	r2, [pc, #192]	@ (8005340 <USB_SetTurnaroundTime+0x11c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d306      	bcc.n	8005290 <USB_SetTurnaroundTime+0x6c>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	4a2f      	ldr	r2, [pc, #188]	@ (8005344 <USB_SetTurnaroundTime+0x120>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d802      	bhi.n	8005290 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800528a:	230c      	movs	r3, #12
 800528c:	617b      	str	r3, [r7, #20]
 800528e:	e03b      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4a2c      	ldr	r2, [pc, #176]	@ (8005344 <USB_SetTurnaroundTime+0x120>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d906      	bls.n	80052a6 <USB_SetTurnaroundTime+0x82>
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	4a2b      	ldr	r2, [pc, #172]	@ (8005348 <USB_SetTurnaroundTime+0x124>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d802      	bhi.n	80052a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052a0:	230b      	movs	r3, #11
 80052a2:	617b      	str	r3, [r7, #20]
 80052a4:	e030      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	4a27      	ldr	r2, [pc, #156]	@ (8005348 <USB_SetTurnaroundTime+0x124>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d906      	bls.n	80052bc <USB_SetTurnaroundTime+0x98>
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	4a26      	ldr	r2, [pc, #152]	@ (800534c <USB_SetTurnaroundTime+0x128>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d802      	bhi.n	80052bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80052b6:	230a      	movs	r3, #10
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	e025      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	4a23      	ldr	r2, [pc, #140]	@ (800534c <USB_SetTurnaroundTime+0x128>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d906      	bls.n	80052d2 <USB_SetTurnaroundTime+0xae>
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	4a22      	ldr	r2, [pc, #136]	@ (8005350 <USB_SetTurnaroundTime+0x12c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d202      	bcs.n	80052d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80052cc:	2309      	movs	r3, #9
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	e01a      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005350 <USB_SetTurnaroundTime+0x12c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d306      	bcc.n	80052e8 <USB_SetTurnaroundTime+0xc4>
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005354 <USB_SetTurnaroundTime+0x130>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d802      	bhi.n	80052e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80052e2:	2308      	movs	r3, #8
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	e00f      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005354 <USB_SetTurnaroundTime+0x130>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d906      	bls.n	80052fe <USB_SetTurnaroundTime+0xda>
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	4a19      	ldr	r2, [pc, #100]	@ (8005358 <USB_SetTurnaroundTime+0x134>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d202      	bcs.n	80052fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80052f8:	2307      	movs	r3, #7
 80052fa:	617b      	str	r3, [r7, #20]
 80052fc:	e004      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80052fe:	2306      	movs	r3, #6
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	e001      	b.n	8005308 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005304:	2309      	movs	r3, #9
 8005306:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	029b      	lsls	r3, r3, #10
 800531c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005320:	431a      	orrs	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	371c      	adds	r7, #28
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr
 8005334:	00d8acbf 	.word	0x00d8acbf
 8005338:	00e4e1c0 	.word	0x00e4e1c0
 800533c:	00f42400 	.word	0x00f42400
 8005340:	01067380 	.word	0x01067380
 8005344:	011a499f 	.word	0x011a499f
 8005348:	01312cff 	.word	0x01312cff
 800534c:	014ca43f 	.word	0x014ca43f
 8005350:	016e3600 	.word	0x016e3600
 8005354:	01a6ab1f 	.word	0x01a6ab1f
 8005358:	01e84800 	.word	0x01e84800

0800535c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f043 0201 	orr.w	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f023 0201 	bic.w	r2, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	460b      	mov	r3, r1
 80053aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80053bc:	78fb      	ldrb	r3, [r7, #3]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d115      	bne.n	80053ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053ce:	200a      	movs	r0, #10
 80053d0:	f7fc f9da 	bl	8001788 <HAL_Delay>
      ms += 10U;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	330a      	adds	r3, #10
 80053d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f001 f8b3 	bl	8006546 <USB_GetMode>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d01e      	beq.n	8005424 <USB_SetCurrentMode+0x84>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80053ea:	d9f0      	bls.n	80053ce <USB_SetCurrentMode+0x2e>
 80053ec:	e01a      	b.n	8005424 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80053ee:	78fb      	ldrb	r3, [r7, #3]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d115      	bne.n	8005420 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005400:	200a      	movs	r0, #10
 8005402:	f7fc f9c1 	bl	8001788 <HAL_Delay>
      ms += 10U;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	330a      	adds	r3, #10
 800540a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f001 f89a 	bl	8006546 <USB_GetMode>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d005      	beq.n	8005424 <USB_SetCurrentMode+0x84>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2bc7      	cmp	r3, #199	@ 0xc7
 800541c:	d9f0      	bls.n	8005400 <USB_SetCurrentMode+0x60>
 800541e:	e001      	b.n	8005424 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e005      	b.n	8005430 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2bc8      	cmp	r3, #200	@ 0xc8
 8005428:	d101      	bne.n	800542e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e000      	b.n	8005430 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800542e:	2300      	movs	r3, #0
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005438:	b084      	sub	sp, #16
 800543a:	b580      	push	{r7, lr}
 800543c:	b086      	sub	sp, #24
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
 8005442:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005446:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005452:	2300      	movs	r3, #0
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	e009      	b.n	800546c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	3340      	adds	r3, #64	@ 0x40
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	2200      	movs	r2, #0
 8005464:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	3301      	adds	r3, #1
 800546a:	613b      	str	r3, [r7, #16]
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2b0e      	cmp	r3, #14
 8005470:	d9f2      	bls.n	8005458 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005472:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005476:	2b00      	cmp	r3, #0
 8005478:	d11c      	bne.n	80054b4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005488:	f043 0302 	orr.w	r3, r3, #2
 800548c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005492:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	e005      	b.n	80054c0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80054c6:	461a      	mov	r2, r3
 80054c8:	2300      	movs	r3, #0
 80054ca:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80054cc:	2103      	movs	r1, #3
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f95a 	bl	8005788 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80054d4:	2110      	movs	r1, #16
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f8f6 	bl	80056c8 <USB_FlushTxFifo>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f920 	bl	800572c <USB_FlushRxFifo>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d001      	beq.n	80054f6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054fc:	461a      	mov	r2, r3
 80054fe:	2300      	movs	r3, #0
 8005500:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005508:	461a      	mov	r2, r3
 800550a:	2300      	movs	r3, #0
 800550c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005514:	461a      	mov	r2, r3
 8005516:	2300      	movs	r3, #0
 8005518:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800551a:	2300      	movs	r3, #0
 800551c:	613b      	str	r3, [r7, #16]
 800551e:	e043      	b.n	80055a8 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	015a      	lsls	r2, r3, #5
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	4413      	add	r3, r2
 8005528:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005532:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005536:	d118      	bne.n	800556a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10a      	bne.n	8005554 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	4413      	add	r3, r2
 8005546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800554a:	461a      	mov	r2, r3
 800554c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005550:	6013      	str	r3, [r2, #0]
 8005552:	e013      	b.n	800557c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005560:	461a      	mov	r2, r3
 8005562:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005566:	6013      	str	r3, [r2, #0]
 8005568:	e008      	b.n	800557c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	015a      	lsls	r2, r3, #5
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	4413      	add	r3, r2
 8005572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005576:	461a      	mov	r2, r3
 8005578:	2300      	movs	r3, #0
 800557a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	015a      	lsls	r2, r3, #5
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4413      	add	r3, r2
 8005584:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005588:	461a      	mov	r2, r3
 800558a:	2300      	movs	r3, #0
 800558c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	015a      	lsls	r2, r3, #5
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4413      	add	r3, r2
 8005596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800559a:	461a      	mov	r2, r3
 800559c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	3301      	adds	r3, #1
 80055a6:	613b      	str	r3, [r7, #16]
 80055a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80055ac:	461a      	mov	r2, r3
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d3b5      	bcc.n	8005520 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055b4:	2300      	movs	r3, #0
 80055b6:	613b      	str	r3, [r7, #16]
 80055b8:	e043      	b.n	8005642 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055d0:	d118      	bne.n	8005604 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055e4:	461a      	mov	r2, r3
 80055e6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	e013      	b.n	8005616 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	015a      	lsls	r2, r3, #5
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055fa:	461a      	mov	r2, r3
 80055fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005600:	6013      	str	r3, [r2, #0]
 8005602:	e008      	b.n	8005616 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	015a      	lsls	r2, r3, #5
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005610:	461a      	mov	r2, r3
 8005612:	2300      	movs	r3, #0
 8005614:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	015a      	lsls	r2, r3, #5
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	4413      	add	r3, r2
 800561e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005622:	461a      	mov	r2, r3
 8005624:	2300      	movs	r3, #0
 8005626:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	015a      	lsls	r2, r3, #5
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	4413      	add	r3, r2
 8005630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005634:	461a      	mov	r2, r3
 8005636:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800563a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	3301      	adds	r3, #1
 8005640:	613b      	str	r3, [r7, #16]
 8005642:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005646:	461a      	mov	r2, r3
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	4293      	cmp	r3, r2
 800564c:	d3b5      	bcc.n	80055ba <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800565c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005660:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800566e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	f043 0210 	orr.w	r2, r3, #16
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699a      	ldr	r2, [r3, #24]
 8005680:	4b10      	ldr	r3, [pc, #64]	@ (80056c4 <USB_DevInit+0x28c>)
 8005682:	4313      	orrs	r3, r2
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005688:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	f043 0208 	orr.w	r2, r3, #8
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800569c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d107      	bne.n	80056b4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80056ac:	f043 0304 	orr.w	r3, r3, #4
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80056b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056c0:	b004      	add	sp, #16
 80056c2:	4770      	bx	lr
 80056c4:	803c3800 	.word	0x803c3800

080056c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	3301      	adds	r3, #1
 80056da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056e2:	d901      	bls.n	80056e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e01b      	b.n	8005720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	daf2      	bge.n	80056d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	019b      	lsls	r3, r3, #6
 80056f8:	f043 0220 	orr.w	r2, r3, #32
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	3301      	adds	r3, #1
 8005704:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800570c:	d901      	bls.n	8005712 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e006      	b.n	8005720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0320 	and.w	r3, r3, #32
 800571a:	2b20      	cmp	r3, #32
 800571c:	d0f0      	beq.n	8005700 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005734:	2300      	movs	r3, #0
 8005736:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3301      	adds	r3, #1
 800573c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005744:	d901      	bls.n	800574a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e018      	b.n	800577c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	2b00      	cmp	r3, #0
 8005750:	daf2      	bge.n	8005738 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2210      	movs	r2, #16
 800575a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	3301      	adds	r3, #1
 8005760:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005768:	d901      	bls.n	800576e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e006      	b.n	800577c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b10      	cmp	r3, #16
 8005778:	d0f0      	beq.n	800575c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	78fb      	ldrb	r3, [r7, #3]
 80057a2:	68f9      	ldr	r1, [r7, #12]
 80057a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057a8:	4313      	orrs	r3, r2
 80057aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b087      	sub	sp, #28
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 0306 	and.w	r3, r3, #6
 80057d2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d002      	beq.n	80057e0 <USB_GetDevSpeed+0x26>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2b06      	cmp	r3, #6
 80057de:	d102      	bne.n	80057e6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80057e0:	2302      	movs	r3, #2
 80057e2:	75fb      	strb	r3, [r7, #23]
 80057e4:	e001      	b.n	80057ea <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80057e6:	230f      	movs	r3, #15
 80057e8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80057ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	785b      	ldrb	r3, [r3, #1]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d13a      	bne.n	800588a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800581a:	69da      	ldr	r2, [r3, #28]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	f003 030f 	and.w	r3, r3, #15
 8005824:	2101      	movs	r1, #1
 8005826:	fa01 f303 	lsl.w	r3, r1, r3
 800582a:	b29b      	uxth	r3, r3
 800582c:	68f9      	ldr	r1, [r7, #12]
 800582e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005832:	4313      	orrs	r3, r2
 8005834:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	015a      	lsls	r2, r3, #5
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	4413      	add	r3, r2
 800583e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d155      	bne.n	80058f8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	015a      	lsls	r2, r3, #5
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4413      	add	r3, r2
 8005854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	791b      	ldrb	r3, [r3, #4]
 8005866:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005868:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	059b      	lsls	r3, r3, #22
 800586e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005870:	4313      	orrs	r3, r2
 8005872:	68ba      	ldr	r2, [r7, #8]
 8005874:	0151      	lsls	r1, r2, #5
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	440a      	add	r2, r1
 800587a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800587e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005886:	6013      	str	r3, [r2, #0]
 8005888:	e036      	b.n	80058f8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005890:	69da      	ldr	r2, [r3, #28]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	2101      	movs	r1, #1
 800589c:	fa01 f303 	lsl.w	r3, r1, r3
 80058a0:	041b      	lsls	r3, r3, #16
 80058a2:	68f9      	ldr	r1, [r7, #12]
 80058a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058a8:	4313      	orrs	r3, r2
 80058aa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d11a      	bne.n	80058f8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	015a      	lsls	r2, r3, #5
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4413      	add	r3, r2
 80058ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	791b      	ldrb	r3, [r3, #4]
 80058dc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80058de:	430b      	orrs	r3, r1
 80058e0:	4313      	orrs	r3, r2
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	0151      	lsls	r1, r2, #5
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	440a      	add	r2, r1
 80058ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058f6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
	...

08005908 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005908:	b480      	push	{r7}
 800590a:	b085      	sub	sp, #20
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	781b      	ldrb	r3, [r3, #0]
 800591a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	785b      	ldrb	r3, [r3, #1]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d161      	bne.n	80059e8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	015a      	lsls	r2, r3, #5
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	4413      	add	r3, r2
 800592c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005936:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800593a:	d11f      	bne.n	800597c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	015a      	lsls	r2, r3, #5
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4413      	add	r3, r2
 8005944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	0151      	lsls	r1, r2, #5
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	440a      	add	r2, r1
 8005952:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005956:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800595a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	0151      	lsls	r1, r2, #5
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	440a      	add	r2, r1
 8005972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005976:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800597a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005982:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	f003 030f 	and.w	r3, r3, #15
 800598c:	2101      	movs	r1, #1
 800598e:	fa01 f303 	lsl.w	r3, r1, r3
 8005992:	b29b      	uxth	r3, r3
 8005994:	43db      	mvns	r3, r3
 8005996:	68f9      	ldr	r1, [r7, #12]
 8005998:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800599c:	4013      	ands	r3, r2
 800599e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059a6:	69da      	ldr	r2, [r3, #28]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	f003 030f 	and.w	r3, r3, #15
 80059b0:	2101      	movs	r1, #1
 80059b2:	fa01 f303 	lsl.w	r3, r1, r3
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	43db      	mvns	r3, r3
 80059ba:	68f9      	ldr	r1, [r7, #12]
 80059bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059c0:	4013      	ands	r3, r2
 80059c2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	015a      	lsls	r2, r3, #5
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	4413      	add	r3, r2
 80059cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	0159      	lsls	r1, r3, #5
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	440b      	add	r3, r1
 80059da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059de:	4619      	mov	r1, r3
 80059e0:	4b35      	ldr	r3, [pc, #212]	@ (8005ab8 <USB_DeactivateEndpoint+0x1b0>)
 80059e2:	4013      	ands	r3, r2
 80059e4:	600b      	str	r3, [r1, #0]
 80059e6:	e060      	b.n	8005aaa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059fe:	d11f      	bne.n	8005a40 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	015a      	lsls	r2, r3, #5
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	4413      	add	r3, r2
 8005a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	0151      	lsls	r1, r2, #5
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	440a      	add	r2, r1
 8005a16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a1a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005a1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	0151      	lsls	r1, r2, #5
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	440a      	add	r2, r1
 8005a36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a3a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	f003 030f 	and.w	r3, r3, #15
 8005a50:	2101      	movs	r1, #1
 8005a52:	fa01 f303 	lsl.w	r3, r1, r3
 8005a56:	041b      	lsls	r3, r3, #16
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	68f9      	ldr	r1, [r7, #12]
 8005a5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a60:	4013      	ands	r3, r2
 8005a62:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a6a:	69da      	ldr	r2, [r3, #28]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	f003 030f 	and.w	r3, r3, #15
 8005a74:	2101      	movs	r1, #1
 8005a76:	fa01 f303 	lsl.w	r3, r1, r3
 8005a7a:	041b      	lsls	r3, r3, #16
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	68f9      	ldr	r1, [r7, #12]
 8005a80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a84:	4013      	ands	r3, r2
 8005a86:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	0159      	lsls	r1, r3, #5
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	440b      	add	r3, r1
 8005a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	4b05      	ldr	r3, [pc, #20]	@ (8005abc <USB_DeactivateEndpoint+0x1b4>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3714      	adds	r7, #20
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr
 8005ab8:	ec337800 	.word	0xec337800
 8005abc:	eff37800 	.word	0xeff37800

08005ac0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	785b      	ldrb	r3, [r3, #1]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	f040 812d 	bne.w	8005d38 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d132      	bne.n	8005b4c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	015a      	lsls	r2, r3, #5
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	4413      	add	r3, r2
 8005aee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	0151      	lsls	r1, r2, #5
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	440a      	add	r2, r1
 8005afc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b00:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005b04:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005b08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	015a      	lsls	r2, r3, #5
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	4413      	add	r3, r2
 8005b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	0151      	lsls	r1, r2, #5
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	440a      	add	r2, r1
 8005b20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	015a      	lsls	r2, r3, #5
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	4413      	add	r3, r2
 8005b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	0151      	lsls	r1, r2, #5
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	440a      	add	r2, r1
 8005b40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b44:	0cdb      	lsrs	r3, r3, #19
 8005b46:	04db      	lsls	r3, r3, #19
 8005b48:	6113      	str	r3, [r2, #16]
 8005b4a:	e097      	b.n	8005c7c <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	0151      	lsls	r1, r2, #5
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	440a      	add	r2, r1
 8005b62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b66:	0cdb      	lsrs	r3, r3, #19
 8005b68:	04db      	lsls	r3, r3, #19
 8005b6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	0151      	lsls	r1, r2, #5
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	440a      	add	r2, r1
 8005b82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005b8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005b8e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d11a      	bne.n	8005bcc <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	691a      	ldr	r2, [r3, #16]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d903      	bls.n	8005baa <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	689a      	ldr	r2, [r3, #8]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	0151      	lsls	r1, r2, #5
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	440a      	add	r2, r1
 8005bc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bc8:	6113      	str	r3, [r2, #16]
 8005bca:	e044      	b.n	8005c56 <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	691a      	ldr	r2, [r3, #16]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	1e5a      	subs	r2, r3, #1
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be0:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	89fb      	ldrh	r3, [r7, #14]
 8005bf2:	04d9      	lsls	r1, r3, #19
 8005bf4:	4b8f      	ldr	r3, [pc, #572]	@ (8005e34 <USB_EPStartXfer+0x374>)
 8005bf6:	400b      	ands	r3, r1
 8005bf8:	6939      	ldr	r1, [r7, #16]
 8005bfa:	0148      	lsls	r0, r1, #5
 8005bfc:	6979      	ldr	r1, [r7, #20]
 8005bfe:	4401      	add	r1, r0
 8005c00:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005c04:	4313      	orrs	r3, r2
 8005c06:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	791b      	ldrb	r3, [r3, #4]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d122      	bne.n	8005c56 <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c2a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005c2e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c3c:	691a      	ldr	r2, [r3, #16]
 8005c3e:	89fb      	ldrh	r3, [r7, #14]
 8005c40:	075b      	lsls	r3, r3, #29
 8005c42:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005c46:	6939      	ldr	r1, [r7, #16]
 8005c48:	0148      	lsls	r0, r1, #5
 8005c4a:	6979      	ldr	r1, [r7, #20]
 8005c4c:	4401      	add	r1, r0
 8005c4e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005c52:	4313      	orrs	r3, r2
 8005c54:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c62:	691a      	ldr	r2, [r3, #16]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c6c:	6939      	ldr	r1, [r7, #16]
 8005c6e:	0148      	lsls	r0, r1, #5
 8005c70:	6979      	ldr	r1, [r7, #20]
 8005c72:	4401      	add	r1, r0
 8005c74:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	0151      	lsls	r1, r2, #5
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	440a      	add	r2, r1
 8005c92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c96:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005c9a:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	791b      	ldrb	r3, [r3, #4]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d015      	beq.n	8005cd0 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 813a 	beq.w	8005f22 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	f003 030f 	and.w	r3, r3, #15
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc4:	6979      	ldr	r1, [r7, #20]
 8005cc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	634b      	str	r3, [r1, #52]	@ 0x34
 8005cce:	e128      	b.n	8005f22 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d110      	bne.n	8005d02 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	0151      	lsls	r1, r2, #5
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	440a      	add	r2, r1
 8005cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cfa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005cfe:	6013      	str	r3, [r2, #0]
 8005d00:	e00f      	b.n	8005d22 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	015a      	lsls	r2, r3, #5
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	0151      	lsls	r1, r2, #5
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	440a      	add	r2, r1
 8005d18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d20:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68d9      	ldr	r1, [r3, #12]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	781a      	ldrb	r2, [r3, #0]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f000 f9a7 	bl	8006084 <USB_WritePacket>
 8005d36:	e0f4      	b.n	8005f22 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	015a      	lsls	r2, r3, #5
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	0151      	lsls	r1, r2, #5
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	440a      	add	r2, r1
 8005d4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d52:	0cdb      	lsrs	r3, r3, #19
 8005d54:	04db      	lsls	r3, r3, #19
 8005d56:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	015a      	lsls	r2, r3, #5
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	4413      	add	r3, r2
 8005d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	0151      	lsls	r1, r2, #5
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	440a      	add	r2, r1
 8005d6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d72:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005d76:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005d7a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d12f      	bne.n	8005de2 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	689a      	ldr	r2, [r3, #8]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da6:	691a      	ldr	r2, [r3, #16]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005db0:	6939      	ldr	r1, [r7, #16]
 8005db2:	0148      	lsls	r0, r1, #5
 8005db4:	6979      	ldr	r1, [r7, #20]
 8005db6:	4401      	add	r1, r0
 8005db8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	0151      	lsls	r1, r2, #5
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	440a      	add	r2, r1
 8005dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005dde:	6113      	str	r3, [r2, #16]
 8005de0:	e062      	b.n	8005ea8 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d126      	bne.n	8005e38 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df6:	691a      	ldr	r2, [r3, #16]
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e00:	6939      	ldr	r1, [r7, #16]
 8005e02:	0148      	lsls	r0, r1, #5
 8005e04:	6979      	ldr	r1, [r7, #20]
 8005e06:	4401      	add	r1, r0
 8005e08:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	015a      	lsls	r2, r3, #5
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	4413      	add	r3, r2
 8005e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	0151      	lsls	r1, r2, #5
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	440a      	add	r2, r1
 8005e26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e2e:	6113      	str	r3, [r2, #16]
 8005e30:	e03a      	b.n	8005ea8 <USB_EPStartXfer+0x3e8>
 8005e32:	bf00      	nop
 8005e34:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	691a      	ldr	r2, [r3, #16]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	4413      	add	r3, r2
 8005e42:	1e5a      	subs	r2, r3, #1
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	89fa      	ldrh	r2, [r7, #14]
 8005e54:	fb03 f202 	mul.w	r2, r3, r2
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e68:	691a      	ldr	r2, [r3, #16]
 8005e6a:	89fb      	ldrh	r3, [r7, #14]
 8005e6c:	04d9      	lsls	r1, r3, #19
 8005e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8005f2c <USB_EPStartXfer+0x46c>)
 8005e70:	400b      	ands	r3, r1
 8005e72:	6939      	ldr	r1, [r7, #16]
 8005e74:	0148      	lsls	r0, r1, #5
 8005e76:	6979      	ldr	r1, [r7, #20]
 8005e78:	4401      	add	r1, r0
 8005e7a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8e:	691a      	ldr	r2, [r3, #16]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e98:	6939      	ldr	r1, [r7, #16]
 8005e9a:	0148      	lsls	r0, r1, #5
 8005e9c:	6979      	ldr	r1, [r7, #20]
 8005e9e:	4401      	add	r1, r0
 8005ea0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	791b      	ldrb	r3, [r3, #4]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d128      	bne.n	8005f02 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d110      	bne.n	8005ee2 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	015a      	lsls	r2, r3, #5
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	0151      	lsls	r1, r2, #5
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	440a      	add	r2, r1
 8005ed6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005eda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ede:	6013      	str	r3, [r2, #0]
 8005ee0:	e00f      	b.n	8005f02 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	015a      	lsls	r2, r3, #5
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	0151      	lsls	r1, r2, #5
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	440a      	add	r2, r1
 8005ef8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f00:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	0151      	lsls	r1, r2, #5
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	440a      	add	r2, r1
 8005f18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f1c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005f20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005f22:	2300      	movs	r3, #0
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3718      	adds	r7, #24
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	1ff80000 	.word	0x1ff80000

08005f30 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	785b      	ldrb	r3, [r3, #1]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d14a      	bne.n	8005fe4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f66:	f040 8086 	bne.w	8006076 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	015a      	lsls	r2, r3, #5
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	4413      	add	r3, r2
 8005f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	7812      	ldrb	r2, [r2, #0]
 8005f7e:	0151      	lsls	r1, r2, #5
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	440a      	add	r2, r1
 8005f84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f8c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	7812      	ldrb	r2, [r2, #0]
 8005fa2:	0151      	lsls	r1, r2, #5
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	440a      	add	r2, r1
 8005fa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fb0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d902      	bls.n	8005fc8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	75fb      	strb	r3, [r7, #23]
          break;
 8005fc6:	e056      	b.n	8006076 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fe0:	d0e7      	beq.n	8005fb2 <USB_EPStopXfer+0x82>
 8005fe2:	e048      	b.n	8006076 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ffc:	d13b      	bne.n	8006076 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	781b      	ldrb	r3, [r3, #0]
 8006002:	015a      	lsls	r2, r3, #5
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	4413      	add	r3, r2
 8006008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	7812      	ldrb	r2, [r2, #0]
 8006012:	0151      	lsls	r1, r2, #5
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	440a      	add	r2, r1
 8006018:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800601c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006020:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	4413      	add	r3, r2
 800602c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	7812      	ldrb	r2, [r2, #0]
 8006036:	0151      	lsls	r1, r2, #5
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	440a      	add	r2, r1
 800603c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006040:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006044:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	3301      	adds	r3, #1
 800604a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006052:	4293      	cmp	r3, r2
 8006054:	d902      	bls.n	800605c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	75fb      	strb	r3, [r7, #23]
          break;
 800605a:	e00c      	b.n	8006076 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	015a      	lsls	r2, r3, #5
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4413      	add	r3, r2
 8006066:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006070:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006074:	d0e7      	beq.n	8006046 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006076:	7dfb      	ldrb	r3, [r7, #23]
}
 8006078:	4618      	mov	r0, r3
 800607a:	371c      	adds	r7, #28
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8006084:	b480      	push	{r7}
 8006086:	b089      	sub	sp, #36	@ 0x24
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	4611      	mov	r1, r2
 8006090:	461a      	mov	r2, r3
 8006092:	460b      	mov	r3, r1
 8006094:	71fb      	strb	r3, [r7, #7]
 8006096:	4613      	mov	r3, r2
 8006098:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80060a2:	88bb      	ldrh	r3, [r7, #4]
 80060a4:	3303      	adds	r3, #3
 80060a6:	089b      	lsrs	r3, r3, #2
 80060a8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80060aa:	2300      	movs	r3, #0
 80060ac:	61bb      	str	r3, [r7, #24]
 80060ae:	e018      	b.n	80060e2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	031a      	lsls	r2, r3, #12
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060bc:	461a      	mov	r2, r3
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6013      	str	r3, [r2, #0]
    pSrc++;
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	3301      	adds	r3, #1
 80060c8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	3301      	adds	r3, #1
 80060ce:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	3301      	adds	r3, #1
 80060d4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	3301      	adds	r3, #1
 80060da:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	3301      	adds	r3, #1
 80060e0:	61bb      	str	r3, [r7, #24]
 80060e2:	69ba      	ldr	r2, [r7, #24]
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d3e2      	bcc.n	80060b0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3724      	adds	r7, #36	@ 0x24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b08b      	sub	sp, #44	@ 0x2c
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800610e:	88fb      	ldrh	r3, [r7, #6]
 8006110:	089b      	lsrs	r3, r3, #2
 8006112:	b29b      	uxth	r3, r3
 8006114:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	f003 0303 	and.w	r3, r3, #3
 800611c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800611e:	2300      	movs	r3, #0
 8006120:	623b      	str	r3, [r7, #32]
 8006122:	e014      	b.n	800614e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006132:	3301      	adds	r3, #1
 8006134:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	3301      	adds	r3, #1
 800613a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800613c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613e:	3301      	adds	r3, #1
 8006140:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006144:	3301      	adds	r3, #1
 8006146:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	3301      	adds	r3, #1
 800614c:	623b      	str	r3, [r7, #32]
 800614e:	6a3a      	ldr	r2, [r7, #32]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	429a      	cmp	r2, r3
 8006154:	d3e6      	bcc.n	8006124 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006156:	8bfb      	ldrh	r3, [r7, #30]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d01e      	beq.n	800619a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006166:	461a      	mov	r2, r3
 8006168:	f107 0310 	add.w	r3, r7, #16
 800616c:	6812      	ldr	r2, [r2, #0]
 800616e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	6a3b      	ldr	r3, [r7, #32]
 8006174:	b2db      	uxtb	r3, r3
 8006176:	00db      	lsls	r3, r3, #3
 8006178:	fa22 f303 	lsr.w	r3, r2, r3
 800617c:	b2da      	uxtb	r2, r3
 800617e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006180:	701a      	strb	r2, [r3, #0]
      i++;
 8006182:	6a3b      	ldr	r3, [r7, #32]
 8006184:	3301      	adds	r3, #1
 8006186:	623b      	str	r3, [r7, #32]
      pDest++;
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	3301      	adds	r3, #1
 800618c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800618e:	8bfb      	ldrh	r3, [r7, #30]
 8006190:	3b01      	subs	r3, #1
 8006192:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006194:	8bfb      	ldrh	r3, [r7, #30]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1ea      	bne.n	8006170 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800619a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800619c:	4618      	mov	r0, r3
 800619e:	372c      	adds	r7, #44	@ 0x2c
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	785b      	ldrb	r3, [r3, #1]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d12c      	bne.n	800621e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	db12      	blt.n	80061fc <USB_EPSetStall+0x54>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00f      	beq.n	80061fc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	0151      	lsls	r1, r2, #5
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	440a      	add	r2, r1
 80061f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061fa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	0151      	lsls	r1, r2, #5
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	440a      	add	r2, r1
 8006212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006216:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	e02b      	b.n	8006276 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	4413      	add	r3, r2
 8006226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	db12      	blt.n	8006256 <USB_EPSetStall+0xae>
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00f      	beq.n	8006256 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4413      	add	r3, r2
 800623e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68ba      	ldr	r2, [r7, #8]
 8006246:	0151      	lsls	r1, r2, #5
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	440a      	add	r2, r1
 800624c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006250:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006254:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	015a      	lsls	r2, r3, #5
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	4413      	add	r3, r2
 800625e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	0151      	lsls	r1, r2, #5
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	440a      	add	r2, r1
 800626c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006270:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006274:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006284:	b480      	push	{r7}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	785b      	ldrb	r3, [r3, #1]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d128      	bne.n	80062f2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	015a      	lsls	r2, r3, #5
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	4413      	add	r3, r2
 80062a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	0151      	lsls	r1, r2, #5
 80062b2:	68fa      	ldr	r2, [r7, #12]
 80062b4:	440a      	add	r2, r1
 80062b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80062be:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	791b      	ldrb	r3, [r3, #4]
 80062c4:	2b03      	cmp	r3, #3
 80062c6:	d003      	beq.n	80062d0 <USB_EPClearStall+0x4c>
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	791b      	ldrb	r3, [r3, #4]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d138      	bne.n	8006342 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062ee:	6013      	str	r3, [r2, #0]
 80062f0:	e027      	b.n	8006342 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	0151      	lsls	r1, r2, #5
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	440a      	add	r2, r1
 8006308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800630c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006310:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	791b      	ldrb	r3, [r3, #4]
 8006316:	2b03      	cmp	r3, #3
 8006318:	d003      	beq.n	8006322 <USB_EPClearStall+0x9e>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	791b      	ldrb	r3, [r3, #4]
 800631e:	2b02      	cmp	r3, #2
 8006320:	d10f      	bne.n	8006342 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68ba      	ldr	r2, [r7, #8]
 8006332:	0151      	lsls	r1, r2, #5
 8006334:	68fa      	ldr	r2, [r7, #12]
 8006336:	440a      	add	r2, r1
 8006338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800633c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006340:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3714      	adds	r7, #20
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	460b      	mov	r3, r1
 800635a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800636e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006372:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	78fb      	ldrb	r3, [r7, #3]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006384:	68f9      	ldr	r1, [r7, #12]
 8006386:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800638a:	4313      	orrs	r3, r2
 800638c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800639c:	b480      	push	{r7}
 800639e:	b085      	sub	sp, #20
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80063b6:	f023 0303 	bic.w	r3, r3, #3
 80063ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063ca:	f023 0302 	bic.w	r3, r3, #2
 80063ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3714      	adds	r7, #20
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80063de:	b480      	push	{r7}
 80063e0:	b085      	sub	sp, #20
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80063f8:	f023 0303 	bic.w	r3, r3, #3
 80063fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800640c:	f043 0302 	orr.w	r3, r3, #2
 8006410:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	4013      	ands	r3, r2
 8006436:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006438:	68fb      	ldr	r3, [r7, #12]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3714      	adds	r7, #20
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006446:	b480      	push	{r7}
 8006448:	b085      	sub	sp, #20
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006458:	699b      	ldr	r3, [r3, #24]
 800645a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	4013      	ands	r3, r2
 8006468:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	0c1b      	lsrs	r3, r3, #16
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800647a:	b480      	push	{r7}
 800647c:	b085      	sub	sp, #20
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	b29b      	uxth	r3, r3
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr

080064ae <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80064ae:	b480      	push	{r7}
 80064b0:	b085      	sub	sp, #20
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
 80064b6:	460b      	mov	r3, r1
 80064b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80064be:	78fb      	ldrb	r3, [r7, #3]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	4013      	ands	r3, r2
 80064da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064dc:	68bb      	ldr	r3, [r7, #8]
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b087      	sub	sp, #28
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	460b      	mov	r3, r1
 80064f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800650a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800650c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	f003 030f 	and.w	r3, r3, #15
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	fa22 f303 	lsr.w	r3, r2, r3
 800651a:	01db      	lsls	r3, r3, #7
 800651c:	b2db      	uxtb	r3, r3
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	4313      	orrs	r3, r2
 8006522:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	4413      	add	r3, r2
 800652c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	4013      	ands	r3, r2
 8006536:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006538:	68bb      	ldr	r3, [r7, #8]
}
 800653a:	4618      	mov	r0, r3
 800653c:	371c      	adds	r7, #28
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006546:	b480      	push	{r7}
 8006548:	b083      	sub	sp, #12
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	f003 0301 	and.w	r3, r3, #1
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006562:	b480      	push	{r7}
 8006564:	b085      	sub	sp, #20
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800657c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006580:	f023 0307 	bic.w	r3, r3, #7
 8006584:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006598:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3714      	adds	r7, #20
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	333c      	adds	r3, #60	@ 0x3c
 80065ba:	3304      	adds	r3, #4
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006634 <USB_EP0_OutStart+0x8c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d90a      	bls.n	80065de <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065d8:	d101      	bne.n	80065de <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	e024      	b.n	8006628 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065e4:	461a      	mov	r2, r3
 80065e6:	2300      	movs	r3, #0
 80065e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80065fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800660c:	f043 0318 	orr.w	r3, r3, #24
 8006610:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006620:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006624:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr
 8006634:	4f54300a 	.word	0x4f54300a

08006638 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3301      	adds	r3, #1
 8006648:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006650:	d901      	bls.n	8006656 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e01b      	b.n	800668e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	daf2      	bge.n	8006644 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f043 0201 	orr.w	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3301      	adds	r3, #1
 8006672:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800667a:	d901      	bls.n	8006680 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e006      	b.n	800668e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b01      	cmp	r3, #1
 800668a:	d0f0      	beq.n	800666e <USB_CoreReset+0x36>

  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3714      	adds	r7, #20
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr
	...

0800669c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	460b      	mov	r3, r1
 80066a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80066a8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80066ac:	f003 f838 	bl	8009720 <USBD_static_malloc>
 80066b0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d109      	bne.n	80066cc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	32b0      	adds	r2, #176	@ 0xb0
 80066c2:	2100      	movs	r1, #0
 80066c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80066c8:	2302      	movs	r3, #2
 80066ca:	e0d4      	b.n	8006876 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80066cc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80066d0:	2100      	movs	r1, #0
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f003 fa98 	bl	8009c08 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	32b0      	adds	r2, #176	@ 0xb0
 80066e2:	68f9      	ldr	r1, [r7, #12]
 80066e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	32b0      	adds	r2, #176	@ 0xb0
 80066f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	7c1b      	ldrb	r3, [r3, #16]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d138      	bne.n	8006776 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006704:	4b5e      	ldr	r3, [pc, #376]	@ (8006880 <USBD_CDC_Init+0x1e4>)
 8006706:	7819      	ldrb	r1, [r3, #0]
 8006708:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800670c:	2202      	movs	r2, #2
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f002 fdf2 	bl	80092f8 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006714:	4b5a      	ldr	r3, [pc, #360]	@ (8006880 <USBD_CDC_Init+0x1e4>)
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	f003 020f 	and.w	r2, r3, #15
 800671c:	6879      	ldr	r1, [r7, #4]
 800671e:	4613      	mov	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	440b      	add	r3, r1
 8006728:	3324      	adds	r3, #36	@ 0x24
 800672a:	2201      	movs	r2, #1
 800672c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800672e:	4b55      	ldr	r3, [pc, #340]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 8006730:	7819      	ldrb	r1, [r3, #0]
 8006732:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006736:	2202      	movs	r2, #2
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f002 fddd 	bl	80092f8 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800673e:	4b51      	ldr	r3, [pc, #324]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	f003 020f 	and.w	r2, r3, #15
 8006746:	6879      	ldr	r1, [r7, #4]
 8006748:	4613      	mov	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	4413      	add	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	440b      	add	r3, r1
 8006752:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006756:	2201      	movs	r2, #1
 8006758:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800675a:	4b4b      	ldr	r3, [pc, #300]	@ (8006888 <USBD_CDC_Init+0x1ec>)
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	f003 020f 	and.w	r2, r3, #15
 8006762:	6879      	ldr	r1, [r7, #4]
 8006764:	4613      	mov	r3, r2
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	4413      	add	r3, r2
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	440b      	add	r3, r1
 800676e:	3326      	adds	r3, #38	@ 0x26
 8006770:	2210      	movs	r2, #16
 8006772:	801a      	strh	r2, [r3, #0]
 8006774:	e035      	b.n	80067e2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006776:	4b42      	ldr	r3, [pc, #264]	@ (8006880 <USBD_CDC_Init+0x1e4>)
 8006778:	7819      	ldrb	r1, [r3, #0]
 800677a:	2340      	movs	r3, #64	@ 0x40
 800677c:	2202      	movs	r2, #2
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f002 fdba 	bl	80092f8 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006784:	4b3e      	ldr	r3, [pc, #248]	@ (8006880 <USBD_CDC_Init+0x1e4>)
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	f003 020f 	and.w	r2, r3, #15
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	4613      	mov	r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4413      	add	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	440b      	add	r3, r1
 8006798:	3324      	adds	r3, #36	@ 0x24
 800679a:	2201      	movs	r2, #1
 800679c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800679e:	4b39      	ldr	r3, [pc, #228]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 80067a0:	7819      	ldrb	r1, [r3, #0]
 80067a2:	2340      	movs	r3, #64	@ 0x40
 80067a4:	2202      	movs	r2, #2
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f002 fda6 	bl	80092f8 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80067ac:	4b35      	ldr	r3, [pc, #212]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	f003 020f 	and.w	r2, r3, #15
 80067b4:	6879      	ldr	r1, [r7, #4]
 80067b6:	4613      	mov	r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	4413      	add	r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	440b      	add	r3, r1
 80067c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80067c4:	2201      	movs	r2, #1
 80067c6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80067c8:	4b2f      	ldr	r3, [pc, #188]	@ (8006888 <USBD_CDC_Init+0x1ec>)
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	f003 020f 	and.w	r2, r3, #15
 80067d0:	6879      	ldr	r1, [r7, #4]
 80067d2:	4613      	mov	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	4413      	add	r3, r2
 80067d8:	009b      	lsls	r3, r3, #2
 80067da:	440b      	add	r3, r1
 80067dc:	3326      	adds	r3, #38	@ 0x26
 80067de:	2210      	movs	r2, #16
 80067e0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80067e2:	4b29      	ldr	r3, [pc, #164]	@ (8006888 <USBD_CDC_Init+0x1ec>)
 80067e4:	7819      	ldrb	r1, [r3, #0]
 80067e6:	2308      	movs	r3, #8
 80067e8:	2203      	movs	r2, #3
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f002 fd84 	bl	80092f8 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80067f0:	4b25      	ldr	r3, [pc, #148]	@ (8006888 <USBD_CDC_Init+0x1ec>)
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	f003 020f 	and.w	r2, r3, #15
 80067f8:	6879      	ldr	r1, [r7, #4]
 80067fa:	4613      	mov	r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	4413      	add	r3, r2
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	440b      	add	r3, r1
 8006804:	3324      	adds	r3, #36	@ 0x24
 8006806:	2201      	movs	r2, #1
 8006808:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	33b0      	adds	r3, #176	@ 0xb0
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4413      	add	r3, r2
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006840:	2302      	movs	r3, #2
 8006842:	e018      	b.n	8006876 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	7c1b      	ldrb	r3, [r3, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d10a      	bne.n	8006862 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800684c:	4b0d      	ldr	r3, [pc, #52]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 800684e:	7819      	ldrb	r1, [r3, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006856:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f002 fec6 	bl	80095ec <USBD_LL_PrepareReceive>
 8006860:	e008      	b.n	8006874 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006862:	4b08      	ldr	r3, [pc, #32]	@ (8006884 <USBD_CDC_Init+0x1e8>)
 8006864:	7819      	ldrb	r1, [r3, #0]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800686c:	2340      	movs	r3, #64	@ 0x40
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f002 febc 	bl	80095ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	20000093 	.word	0x20000093
 8006884:	20000094 	.word	0x20000094
 8006888:	20000095 	.word	0x20000095

0800688c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006898:	4b3a      	ldr	r3, [pc, #232]	@ (8006984 <USBD_CDC_DeInit+0xf8>)
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	4619      	mov	r1, r3
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f002 fd68 	bl	8009374 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80068a4:	4b37      	ldr	r3, [pc, #220]	@ (8006984 <USBD_CDC_DeInit+0xf8>)
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f003 020f 	and.w	r2, r3, #15
 80068ac:	6879      	ldr	r1, [r7, #4]
 80068ae:	4613      	mov	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	440b      	add	r3, r1
 80068b8:	3324      	adds	r3, #36	@ 0x24
 80068ba:	2200      	movs	r2, #0
 80068bc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80068be:	4b32      	ldr	r3, [pc, #200]	@ (8006988 <USBD_CDC_DeInit+0xfc>)
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f002 fd55 	bl	8009374 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80068ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006988 <USBD_CDC_DeInit+0xfc>)
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	f003 020f 	and.w	r2, r3, #15
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	4613      	mov	r3, r2
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	440b      	add	r3, r1
 80068de:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80068e2:	2200      	movs	r2, #0
 80068e4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80068e6:	4b29      	ldr	r3, [pc, #164]	@ (800698c <USBD_CDC_DeInit+0x100>)
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f002 fd41 	bl	8009374 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80068f2:	4b26      	ldr	r3, [pc, #152]	@ (800698c <USBD_CDC_DeInit+0x100>)
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	f003 020f 	and.w	r2, r3, #15
 80068fa:	6879      	ldr	r1, [r7, #4]
 80068fc:	4613      	mov	r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	4413      	add	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	440b      	add	r3, r1
 8006906:	3324      	adds	r3, #36	@ 0x24
 8006908:	2200      	movs	r2, #0
 800690a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800690c:	4b1f      	ldr	r3, [pc, #124]	@ (800698c <USBD_CDC_DeInit+0x100>)
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	f003 020f 	and.w	r2, r3, #15
 8006914:	6879      	ldr	r1, [r7, #4]
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	440b      	add	r3, r1
 8006920:	3326      	adds	r3, #38	@ 0x26
 8006922:	2200      	movs	r2, #0
 8006924:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	32b0      	adds	r2, #176	@ 0xb0
 8006930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d01f      	beq.n	8006978 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	33b0      	adds	r3, #176	@ 0xb0
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	4413      	add	r3, r2
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	32b0      	adds	r2, #176	@ 0xb0
 8006956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800695a:	4618      	mov	r0, r3
 800695c:	f002 feee 	bl	800973c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	32b0      	adds	r2, #176	@ 0xb0
 800696a:	2100      	movs	r1, #0
 800696c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006978:	2300      	movs	r3, #0
}
 800697a:	4618      	mov	r0, r3
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	20000093 	.word	0x20000093
 8006988:	20000094 	.word	0x20000094
 800698c:	20000095 	.word	0x20000095

08006990 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	32b0      	adds	r2, #176	@ 0xb0
 80069a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80069b2:	2300      	movs	r3, #0
 80069b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d101      	bne.n	80069c0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80069bc:	2303      	movs	r3, #3
 80069be:	e0bf      	b.n	8006b40 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d050      	beq.n	8006a6e <USBD_CDC_Setup+0xde>
 80069cc:	2b20      	cmp	r3, #32
 80069ce:	f040 80af 	bne.w	8006b30 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	88db      	ldrh	r3, [r3, #6]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d03a      	beq.n	8006a50 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	b25b      	sxtb	r3, r3
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	da1b      	bge.n	8006a1c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	33b0      	adds	r3, #176	@ 0xb0
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80069fa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069fc:	683a      	ldr	r2, [r7, #0]
 80069fe:	88d2      	ldrh	r2, [r2, #6]
 8006a00:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	88db      	ldrh	r3, [r3, #6]
 8006a06:	2b07      	cmp	r3, #7
 8006a08:	bf28      	it	cs
 8006a0a:	2307      	movcs	r3, #7
 8006a0c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	89fa      	ldrh	r2, [r7, #14]
 8006a12:	4619      	mov	r1, r3
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f001 fdbd 	bl	8008594 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006a1a:	e090      	b.n	8006b3e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	785a      	ldrb	r2, [r3, #1]
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	88db      	ldrh	r3, [r3, #6]
 8006a2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8006a2c:	d803      	bhi.n	8006a36 <USBD_CDC_Setup+0xa6>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	88db      	ldrh	r3, [r3, #6]
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	e000      	b.n	8006a38 <USBD_CDC_Setup+0xa8>
 8006a36:	2240      	movs	r2, #64	@ 0x40
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006a3e:	6939      	ldr	r1, [r7, #16]
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006a46:	461a      	mov	r2, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f001 fdcf 	bl	80085ec <USBD_CtlPrepareRx>
      break;
 8006a4e:	e076      	b.n	8006b3e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	33b0      	adds	r3, #176	@ 0xb0
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	7850      	ldrb	r0, [r2, #1]
 8006a66:	2200      	movs	r2, #0
 8006a68:	6839      	ldr	r1, [r7, #0]
 8006a6a:	4798      	blx	r3
      break;
 8006a6c:	e067      	b.n	8006b3e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	2b0b      	cmp	r3, #11
 8006a74:	d851      	bhi.n	8006b1a <USBD_CDC_Setup+0x18a>
 8006a76:	a201      	add	r2, pc, #4	@ (adr r2, 8006a7c <USBD_CDC_Setup+0xec>)
 8006a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7c:	08006aad 	.word	0x08006aad
 8006a80:	08006b29 	.word	0x08006b29
 8006a84:	08006b1b 	.word	0x08006b1b
 8006a88:	08006b1b 	.word	0x08006b1b
 8006a8c:	08006b1b 	.word	0x08006b1b
 8006a90:	08006b1b 	.word	0x08006b1b
 8006a94:	08006b1b 	.word	0x08006b1b
 8006a98:	08006b1b 	.word	0x08006b1b
 8006a9c:	08006b1b 	.word	0x08006b1b
 8006aa0:	08006b1b 	.word	0x08006b1b
 8006aa4:	08006ad7 	.word	0x08006ad7
 8006aa8:	08006b01 	.word	0x08006b01
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b03      	cmp	r3, #3
 8006ab6:	d107      	bne.n	8006ac8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006ab8:	f107 030a 	add.w	r3, r7, #10
 8006abc:	2202      	movs	r2, #2
 8006abe:	4619      	mov	r1, r3
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f001 fd67 	bl	8008594 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ac6:	e032      	b.n	8006b2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006ac8:	6839      	ldr	r1, [r7, #0]
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f001 fce5 	bl	800849a <USBD_CtlError>
            ret = USBD_FAIL;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	75fb      	strb	r3, [r7, #23]
          break;
 8006ad4:	e02b      	b.n	8006b2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d107      	bne.n	8006af2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ae2:	f107 030d 	add.w	r3, r7, #13
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f001 fd52 	bl	8008594 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006af0:	e01d      	b.n	8006b2e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006af2:	6839      	ldr	r1, [r7, #0]
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 fcd0 	bl	800849a <USBD_CtlError>
            ret = USBD_FAIL;
 8006afa:	2303      	movs	r3, #3
 8006afc:	75fb      	strb	r3, [r7, #23]
          break;
 8006afe:	e016      	b.n	8006b2e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b03      	cmp	r3, #3
 8006b0a:	d00f      	beq.n	8006b2c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006b0c:	6839      	ldr	r1, [r7, #0]
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f001 fcc3 	bl	800849a <USBD_CtlError>
            ret = USBD_FAIL;
 8006b14:	2303      	movs	r3, #3
 8006b16:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006b18:	e008      	b.n	8006b2c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006b1a:	6839      	ldr	r1, [r7, #0]
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f001 fcbc 	bl	800849a <USBD_CtlError>
          ret = USBD_FAIL;
 8006b22:	2303      	movs	r3, #3
 8006b24:	75fb      	strb	r3, [r7, #23]
          break;
 8006b26:	e002      	b.n	8006b2e <USBD_CDC_Setup+0x19e>
          break;
 8006b28:	bf00      	nop
 8006b2a:	e008      	b.n	8006b3e <USBD_CDC_Setup+0x1ae>
          break;
 8006b2c:	bf00      	nop
      }
      break;
 8006b2e:	e006      	b.n	8006b3e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006b30:	6839      	ldr	r1, [r7, #0]
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f001 fcb1 	bl	800849a <USBD_CtlError>
      ret = USBD_FAIL;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	75fb      	strb	r3, [r7, #23]
      break;
 8006b3c:	bf00      	nop
  }

  return (uint8_t)ret;
 8006b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3718      	adds	r7, #24
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	460b      	mov	r3, r1
 8006b52:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006b5a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	32b0      	adds	r2, #176	@ 0xb0
 8006b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e065      	b.n	8006c3e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	32b0      	adds	r2, #176	@ 0xb0
 8006b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b80:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b82:	78fb      	ldrb	r3, [r7, #3]
 8006b84:	f003 020f 	and.w	r2, r3, #15
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	440b      	add	r3, r1
 8006b94:	3318      	adds	r3, #24
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d02f      	beq.n	8006bfc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b9c:	78fb      	ldrb	r3, [r7, #3]
 8006b9e:	f003 020f 	and.w	r2, r3, #15
 8006ba2:	6879      	ldr	r1, [r7, #4]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	4413      	add	r3, r2
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	440b      	add	r3, r1
 8006bae:	3318      	adds	r3, #24
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	78fb      	ldrb	r3, [r7, #3]
 8006bb4:	f003 010f 	and.w	r1, r3, #15
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	460b      	mov	r3, r1
 8006bbc:	00db      	lsls	r3, r3, #3
 8006bbe:	440b      	add	r3, r1
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4403      	add	r3, r0
 8006bc4:	331c      	adds	r3, #28
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	fbb2 f1f3 	udiv	r1, r2, r3
 8006bcc:	fb01 f303 	mul.w	r3, r1, r3
 8006bd0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d112      	bne.n	8006bfc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	f003 020f 	and.w	r2, r3, #15
 8006bdc:	6879      	ldr	r1, [r7, #4]
 8006bde:	4613      	mov	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4413      	add	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	440b      	add	r3, r1
 8006be8:	3318      	adds	r3, #24
 8006bea:	2200      	movs	r2, #0
 8006bec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006bee:	78f9      	ldrb	r1, [r7, #3]
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f002 fcc1 	bl	800957c <USBD_LL_Transmit>
 8006bfa:	e01f      	b.n	8006c3c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	33b0      	adds	r3, #176	@ 0xb0
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	4413      	add	r3, r2
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d010      	beq.n	8006c3c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	33b0      	adds	r3, #176	@ 0xb0
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	4413      	add	r3, r2
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006c38:	78fa      	ldrb	r2, [r7, #3]
 8006c3a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b084      	sub	sp, #16
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
 8006c4e:	460b      	mov	r3, r1
 8006c50:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	32b0      	adds	r2, #176	@ 0xb0
 8006c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c60:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	32b0      	adds	r2, #176	@ 0xb0
 8006c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d101      	bne.n	8006c78 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e01a      	b.n	8006cae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c78:	78fb      	ldrb	r3, [r7, #3]
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f002 fced 	bl	800965c <USBD_LL_GetRxDataSize>
 8006c82:	4602      	mov	r2, r0
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	33b0      	adds	r3, #176	@ 0xb0
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006ca8:	4611      	mov	r1, r2
 8006caa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	32b0      	adds	r2, #176	@ 0xb0
 8006cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ccc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d101      	bne.n	8006cd8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e024      	b.n	8006d22 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	33b0      	adds	r3, #176	@ 0xb0
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d019      	beq.n	8006d20 <USBD_CDC_EP0_RxReady+0x6a>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006cf2:	2bff      	cmp	r3, #255	@ 0xff
 8006cf4:	d014      	beq.n	8006d20 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	33b0      	adds	r3, #176	@ 0xb0
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006d0e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006d16:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	22ff      	movs	r2, #255	@ 0xff
 8006d1c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006d20:	2300      	movs	r3, #0
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3710      	adds	r7, #16
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
	...

08006d2c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d34:	2182      	movs	r1, #130	@ 0x82
 8006d36:	4818      	ldr	r0, [pc, #96]	@ (8006d98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d38:	f000 fd4f 	bl	80077da <USBD_GetEpDesc>
 8006d3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d3e:	2101      	movs	r1, #1
 8006d40:	4815      	ldr	r0, [pc, #84]	@ (8006d98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d42:	f000 fd4a 	bl	80077da <USBD_GetEpDesc>
 8006d46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d48:	2181      	movs	r1, #129	@ 0x81
 8006d4a:	4813      	ldr	r0, [pc, #76]	@ (8006d98 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d4c:	f000 fd45 	bl	80077da <USBD_GetEpDesc>
 8006d50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d002      	beq.n	8006d5e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	2210      	movs	r2, #16
 8006d5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d006      	beq.n	8006d72 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d6c:	711a      	strb	r2, [r3, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d006      	beq.n	8006d86 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d80:	711a      	strb	r2, [r3, #4]
 8006d82:	2200      	movs	r2, #0
 8006d84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2243      	movs	r2, #67	@ 0x43
 8006d8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d8c:	4b02      	ldr	r3, [pc, #8]	@ (8006d98 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3718      	adds	r7, #24
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000050 	.word	0x20000050

08006d9c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b086      	sub	sp, #24
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006da4:	2182      	movs	r1, #130	@ 0x82
 8006da6:	4818      	ldr	r0, [pc, #96]	@ (8006e08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006da8:	f000 fd17 	bl	80077da <USBD_GetEpDesc>
 8006dac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006dae:	2101      	movs	r1, #1
 8006db0:	4815      	ldr	r0, [pc, #84]	@ (8006e08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006db2:	f000 fd12 	bl	80077da <USBD_GetEpDesc>
 8006db6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006db8:	2181      	movs	r1, #129	@ 0x81
 8006dba:	4813      	ldr	r0, [pc, #76]	@ (8006e08 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006dbc:	f000 fd0d 	bl	80077da <USBD_GetEpDesc>
 8006dc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	2210      	movs	r2, #16
 8006dcc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d006      	beq.n	8006de2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	711a      	strb	r2, [r3, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f042 0202 	orr.w	r2, r2, #2
 8006de0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d006      	beq.n	8006df6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	711a      	strb	r2, [r3, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f042 0202 	orr.w	r2, r2, #2
 8006df4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2243      	movs	r2, #67	@ 0x43
 8006dfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006dfc:	4b02      	ldr	r3, [pc, #8]	@ (8006e08 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3718      	adds	r7, #24
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	20000050 	.word	0x20000050

08006e0c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006e14:	2182      	movs	r1, #130	@ 0x82
 8006e16:	4818      	ldr	r0, [pc, #96]	@ (8006e78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e18:	f000 fcdf 	bl	80077da <USBD_GetEpDesc>
 8006e1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006e1e:	2101      	movs	r1, #1
 8006e20:	4815      	ldr	r0, [pc, #84]	@ (8006e78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e22:	f000 fcda 	bl	80077da <USBD_GetEpDesc>
 8006e26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006e28:	2181      	movs	r1, #129	@ 0x81
 8006e2a:	4813      	ldr	r0, [pc, #76]	@ (8006e78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006e2c:	f000 fcd5 	bl	80077da <USBD_GetEpDesc>
 8006e30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d002      	beq.n	8006e3e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	2210      	movs	r2, #16
 8006e3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d006      	beq.n	8006e52 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e4c:	711a      	strb	r2, [r3, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d006      	beq.n	8006e66 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e60:	711a      	strb	r2, [r3, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2243      	movs	r2, #67	@ 0x43
 8006e6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e6c:	4b02      	ldr	r3, [pc, #8]	@ (8006e78 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3718      	adds	r7, #24
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000050 	.word	0x20000050

08006e7c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	220a      	movs	r2, #10
 8006e88:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e8a:	4b03      	ldr	r3, [pc, #12]	@ (8006e98 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	2000000c 	.word	0x2000000c

08006e9c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e009      	b.n	8006ec4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	33b0      	adds	r3, #176	@ 0xb0
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	4413      	add	r3, r2
 8006ebe:	683a      	ldr	r2, [r7, #0]
 8006ec0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	32b0      	adds	r2, #176	@ 0xb0
 8006ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eea:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	e008      	b.n	8006f08 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	371c      	adds	r7, #28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	32b0      	adds	r2, #176	@ 0xb0
 8006f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e004      	b.n	8006f42 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	683a      	ldr	r2, [r7, #0]
 8006f3c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
	...

08006f50 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	32b0      	adds	r2, #176	@ 0xb0
 8006f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f66:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e025      	b.n	8006fc2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d11f      	bne.n	8006fc0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f88:	4b10      	ldr	r3, [pc, #64]	@ (8006fcc <USBD_CDC_TransmitPacket+0x7c>)
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	f003 020f 	and.w	r2, r3, #15
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	4613      	mov	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4413      	add	r3, r2
 8006f9e:	009b      	lsls	r3, r3, #2
 8006fa0:	4403      	add	r3, r0
 8006fa2:	3318      	adds	r3, #24
 8006fa4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006fa6:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <USBD_CDC_TransmitPacket+0x7c>)
 8006fa8:	7819      	ldrb	r1, [r3, #0]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f002 fae0 	bl	800957c <USBD_LL_Transmit>

    ret = USBD_OK;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	20000093 	.word	0x20000093

08006fd0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	32b0      	adds	r2, #176	@ 0xb0
 8006fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fe6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	32b0      	adds	r2, #176	@ 0xb0
 8006ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e018      	b.n	8007030 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	7c1b      	ldrb	r3, [r3, #16]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10a      	bne.n	800701c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007006:	4b0c      	ldr	r3, [pc, #48]	@ (8007038 <USBD_CDC_ReceivePacket+0x68>)
 8007008:	7819      	ldrb	r1, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f002 fae9 	bl	80095ec <USBD_LL_PrepareReceive>
 800701a:	e008      	b.n	800702e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800701c:	4b06      	ldr	r3, [pc, #24]	@ (8007038 <USBD_CDC_ReceivePacket+0x68>)
 800701e:	7819      	ldrb	r1, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007026:	2340      	movs	r3, #64	@ 0x40
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f002 fadf 	bl	80095ec <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	20000094 	.word	0x20000094

0800703c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b086      	sub	sp, #24
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	4613      	mov	r3, r2
 8007048:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d101      	bne.n	8007054 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007050:	2303      	movs	r3, #3
 8007052:	e01f      	b.n	8007094 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	79fa      	ldrb	r2, [r7, #7]
 8007086:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f002 f8b7 	bl	80091fc <USBD_LL_Init>
 800708e:	4603      	mov	r3, r0
 8007090:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007092:	7dfb      	ldrb	r3, [r7, #23]
}
 8007094:	4618      	mov	r0, r3
 8007096:	3718      	adds	r7, #24
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b084      	sub	sp, #16
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80070a6:	2300      	movs	r3, #0
 80070a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d101      	bne.n	80070b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e025      	b.n	8007100 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	32ae      	adds	r2, #174	@ 0xae
 80070c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00f      	beq.n	80070f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	32ae      	adds	r2, #174	@ 0xae
 80070da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e0:	f107 020e 	add.w	r2, r7, #14
 80070e4:	4610      	mov	r0, r2
 80070e6:	4798      	blx	r3
 80070e8:	4602      	mov	r2, r0
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80070f6:	1c5a      	adds	r2, r3, #1
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f002 f8bf 	bl	8009294 <USBD_LL_Start>
 8007116:	4603      	mov	r3, r0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007128:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800712a:	4618      	mov	r0, r3
 800712c:	370c      	adds	r7, #12
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr

08007136 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
 800713e:	460b      	mov	r3, r1
 8007140:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007142:	2300      	movs	r3, #0
 8007144:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800714c:	2b00      	cmp	r3, #0
 800714e:	d009      	beq.n	8007164 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	78fa      	ldrb	r2, [r7, #3]
 800715a:	4611      	mov	r1, r2
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	4798      	blx	r3
 8007160:	4603      	mov	r3, r0
 8007162:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007164:	7bfb      	ldrb	r3, [r7, #15]
}
 8007166:	4618      	mov	r0, r3
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}

0800716e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800716e:	b580      	push	{r7, lr}
 8007170:	b084      	sub	sp, #16
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
 8007176:	460b      	mov	r3, r1
 8007178:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800717a:	2300      	movs	r3, #0
 800717c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	78fa      	ldrb	r2, [r7, #3]
 8007188:	4611      	mov	r1, r2
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	4798      	blx	r3
 800718e:	4603      	mov	r3, r0
 8007190:	2b00      	cmp	r3, #0
 8007192:	d001      	beq.n	8007198 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007194:	2303      	movs	r3, #3
 8007196:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007198:	7bfb      	ldrb	r3, [r7, #15]
}
 800719a:	4618      	mov	r0, r3
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
 80071aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	4618      	mov	r0, r3
 80071b6:	f001 f936 	bl	8008426 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80071c8:	461a      	mov	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071d6:	f003 031f 	and.w	r3, r3, #31
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d01a      	beq.n	8007214 <USBD_LL_SetupStage+0x72>
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d822      	bhi.n	8007228 <USBD_LL_SetupStage+0x86>
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d002      	beq.n	80071ec <USBD_LL_SetupStage+0x4a>
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d00a      	beq.n	8007200 <USBD_LL_SetupStage+0x5e>
 80071ea:	e01d      	b.n	8007228 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80071f2:	4619      	mov	r1, r3
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 fb63 	bl	80078c0 <USBD_StdDevReq>
 80071fa:	4603      	mov	r3, r0
 80071fc:	73fb      	strb	r3, [r7, #15]
      break;
 80071fe:	e020      	b.n	8007242 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007206:	4619      	mov	r1, r3
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 fbcb 	bl	80079a4 <USBD_StdItfReq>
 800720e:	4603      	mov	r3, r0
 8007210:	73fb      	strb	r3, [r7, #15]
      break;
 8007212:	e016      	b.n	8007242 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800721a:	4619      	mov	r1, r3
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f000 fc2d 	bl	8007a7c <USBD_StdEPReq>
 8007222:	4603      	mov	r3, r0
 8007224:	73fb      	strb	r3, [r7, #15]
      break;
 8007226:	e00c      	b.n	8007242 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800722e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007232:	b2db      	uxtb	r3, r3
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f002 f8d2 	bl	80093e0 <USBD_LL_StallEP>
 800723c:	4603      	mov	r3, r0
 800723e:	73fb      	strb	r3, [r7, #15]
      break;
 8007240:	bf00      	nop
  }

  return ret;
 8007242:	7bfb      	ldrb	r3, [r7, #15]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b086      	sub	sp, #24
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	460b      	mov	r3, r1
 8007256:	607a      	str	r2, [r7, #4]
 8007258:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800725a:	2300      	movs	r3, #0
 800725c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800725e:	7afb      	ldrb	r3, [r7, #11]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d16e      	bne.n	8007342 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800726a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007272:	2b03      	cmp	r3, #3
 8007274:	f040 8098 	bne.w	80073a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	689a      	ldr	r2, [r3, #8]
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	429a      	cmp	r2, r3
 8007282:	d913      	bls.n	80072ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	689a      	ldr	r2, [r3, #8]
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	1ad2      	subs	r2, r2, r3
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	68da      	ldr	r2, [r3, #12]
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	4293      	cmp	r3, r2
 800729c:	bf28      	it	cs
 800729e:	4613      	movcs	r3, r2
 80072a0:	461a      	mov	r2, r3
 80072a2:	6879      	ldr	r1, [r7, #4]
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f001 f9be 	bl	8008626 <USBD_CtlContinueRx>
 80072aa:	e07d      	b.n	80073a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80072b2:	f003 031f 	and.w	r3, r3, #31
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d014      	beq.n	80072e4 <USBD_LL_DataOutStage+0x98>
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d81d      	bhi.n	80072fa <USBD_LL_DataOutStage+0xae>
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d002      	beq.n	80072c8 <USBD_LL_DataOutStage+0x7c>
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d003      	beq.n	80072ce <USBD_LL_DataOutStage+0x82>
 80072c6:	e018      	b.n	80072fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80072c8:	2300      	movs	r3, #0
 80072ca:	75bb      	strb	r3, [r7, #22]
            break;
 80072cc:	e018      	b.n	8007300 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	4619      	mov	r1, r3
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f000 fa64 	bl	80077a6 <USBD_CoreFindIF>
 80072de:	4603      	mov	r3, r0
 80072e0:	75bb      	strb	r3, [r7, #22]
            break;
 80072e2:	e00d      	b.n	8007300 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	4619      	mov	r1, r3
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f000 fa66 	bl	80077c0 <USBD_CoreFindEP>
 80072f4:	4603      	mov	r3, r0
 80072f6:	75bb      	strb	r3, [r7, #22]
            break;
 80072f8:	e002      	b.n	8007300 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80072fa:	2300      	movs	r3, #0
 80072fc:	75bb      	strb	r3, [r7, #22]
            break;
 80072fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007300:	7dbb      	ldrb	r3, [r7, #22]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d119      	bne.n	800733a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800730c:	b2db      	uxtb	r3, r3
 800730e:	2b03      	cmp	r3, #3
 8007310:	d113      	bne.n	800733a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007312:	7dba      	ldrb	r2, [r7, #22]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	32ae      	adds	r2, #174	@ 0xae
 8007318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00b      	beq.n	800733a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007322:	7dba      	ldrb	r2, [r7, #22]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800732a:	7dba      	ldrb	r2, [r7, #22]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	32ae      	adds	r2, #174	@ 0xae
 8007330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f001 f984 	bl	8008648 <USBD_CtlSendStatus>
 8007340:	e032      	b.n	80073a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007342:	7afb      	ldrb	r3, [r7, #11]
 8007344:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007348:	b2db      	uxtb	r3, r3
 800734a:	4619      	mov	r1, r3
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f000 fa37 	bl	80077c0 <USBD_CoreFindEP>
 8007352:	4603      	mov	r3, r0
 8007354:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007356:	7dbb      	ldrb	r3, [r7, #22]
 8007358:	2bff      	cmp	r3, #255	@ 0xff
 800735a:	d025      	beq.n	80073a8 <USBD_LL_DataOutStage+0x15c>
 800735c:	7dbb      	ldrb	r3, [r7, #22]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d122      	bne.n	80073a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b03      	cmp	r3, #3
 800736c:	d117      	bne.n	800739e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800736e:	7dba      	ldrb	r2, [r7, #22]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	32ae      	adds	r2, #174	@ 0xae
 8007374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00f      	beq.n	800739e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800737e:	7dba      	ldrb	r2, [r7, #22]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007386:	7dba      	ldrb	r2, [r7, #22]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	32ae      	adds	r2, #174	@ 0xae
 800738c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	7afa      	ldrb	r2, [r7, #11]
 8007394:	4611      	mov	r1, r2
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	4798      	blx	r3
 800739a:	4603      	mov	r3, r0
 800739c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800739e:	7dfb      	ldrb	r3, [r7, #23]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d001      	beq.n	80073a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80073a4:	7dfb      	ldrb	r3, [r7, #23]
 80073a6:	e000      	b.n	80073aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3718      	adds	r7, #24
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b086      	sub	sp, #24
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	60f8      	str	r0, [r7, #12]
 80073ba:	460b      	mov	r3, r1
 80073bc:	607a      	str	r2, [r7, #4]
 80073be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80073c0:	7afb      	ldrb	r3, [r7, #11]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d16f      	bne.n	80074a6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	3314      	adds	r3, #20
 80073ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	d15a      	bne.n	800748c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80073d6:	693b      	ldr	r3, [r7, #16]
 80073d8:	689a      	ldr	r2, [r3, #8]
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d914      	bls.n	800740c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	689a      	ldr	r2, [r3, #8]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	1ad2      	subs	r2, r2, r3
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	461a      	mov	r2, r3
 80073f6:	6879      	ldr	r1, [r7, #4]
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f001 f8e6 	bl	80085ca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073fe:	2300      	movs	r3, #0
 8007400:	2200      	movs	r2, #0
 8007402:	2100      	movs	r1, #0
 8007404:	68f8      	ldr	r0, [r7, #12]
 8007406:	f002 f8f1 	bl	80095ec <USBD_LL_PrepareReceive>
 800740a:	e03f      	b.n	800748c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	68da      	ldr	r2, [r3, #12]
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	429a      	cmp	r2, r3
 8007416:	d11c      	bne.n	8007452 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007420:	429a      	cmp	r2, r3
 8007422:	d316      	bcc.n	8007452 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800742e:	429a      	cmp	r2, r3
 8007430:	d20f      	bcs.n	8007452 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007432:	2200      	movs	r2, #0
 8007434:	2100      	movs	r1, #0
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f001 f8c7 	bl	80085ca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007444:	2300      	movs	r3, #0
 8007446:	2200      	movs	r2, #0
 8007448:	2100      	movs	r1, #0
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f002 f8ce 	bl	80095ec <USBD_LL_PrepareReceive>
 8007450:	e01c      	b.n	800748c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b03      	cmp	r3, #3
 800745c:	d10f      	bne.n	800747e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d009      	beq.n	800747e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800747e:	2180      	movs	r1, #128	@ 0x80
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f001 ffad 	bl	80093e0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007486:	68f8      	ldr	r0, [r7, #12]
 8007488:	f001 f8f1 	bl	800866e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d03a      	beq.n	800750c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f7ff fe42 	bl	8007120 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80074a4:	e032      	b.n	800750c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80074a6:	7afb      	ldrb	r3, [r7, #11]
 80074a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	4619      	mov	r1, r3
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 f985 	bl	80077c0 <USBD_CoreFindEP>
 80074b6:	4603      	mov	r3, r0
 80074b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80074ba:	7dfb      	ldrb	r3, [r7, #23]
 80074bc:	2bff      	cmp	r3, #255	@ 0xff
 80074be:	d025      	beq.n	800750c <USBD_LL_DataInStage+0x15a>
 80074c0:	7dfb      	ldrb	r3, [r7, #23]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d122      	bne.n	800750c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b03      	cmp	r3, #3
 80074d0:	d11c      	bne.n	800750c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80074d2:	7dfa      	ldrb	r2, [r7, #23]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	32ae      	adds	r2, #174	@ 0xae
 80074d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d014      	beq.n	800750c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80074e2:	7dfa      	ldrb	r2, [r7, #23]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80074ea:	7dfa      	ldrb	r2, [r7, #23]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	32ae      	adds	r2, #174	@ 0xae
 80074f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	7afa      	ldrb	r2, [r7, #11]
 80074f8:	4611      	mov	r1, r2
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	4798      	blx	r3
 80074fe:	4603      	mov	r3, r0
 8007500:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007502:	7dbb      	ldrb	r3, [r7, #22]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007508:	7dbb      	ldrb	r3, [r7, #22]
 800750a:	e000      	b.n	800750e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3718      	adds	r7, #24
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}

08007516 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b084      	sub	sp, #16
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800754e:	2b00      	cmp	r3, #0
 8007550:	d014      	beq.n	800757c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00e      	beq.n	800757c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	6852      	ldr	r2, [r2, #4]
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	4611      	mov	r1, r2
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007578:	2303      	movs	r3, #3
 800757a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800757c:	2340      	movs	r3, #64	@ 0x40
 800757e:	2200      	movs	r2, #0
 8007580:	2100      	movs	r1, #0
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f001 feb8 	bl	80092f8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2240      	movs	r2, #64	@ 0x40
 8007594:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007598:	2340      	movs	r3, #64	@ 0x40
 800759a:	2200      	movs	r2, #0
 800759c:	2180      	movs	r1, #128	@ 0x80
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f001 feaa 	bl	80092f8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2240      	movs	r2, #64	@ 0x40
 80075ae:	621a      	str	r2, [r3, #32]

  return ret;
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b083      	sub	sp, #12
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	460b      	mov	r3, r1
 80075c4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	78fa      	ldrb	r2, [r7, #3]
 80075ca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	370c      	adds	r7, #12
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr

080075da <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80075da:	b480      	push	{r7}
 80075dc:	b083      	sub	sp, #12
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d006      	beq.n	80075fc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075f4:	b2da      	uxtb	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2204      	movs	r2, #4
 8007600:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007620:	b2db      	uxtb	r3, r3
 8007622:	2b04      	cmp	r3, #4
 8007624:	d106      	bne.n	8007634 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800762c:	b2da      	uxtb	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr

08007642 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b082      	sub	sp, #8
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b03      	cmp	r3, #3
 8007654:	d110      	bne.n	8007678 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00b      	beq.n	8007678 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007666:	69db      	ldr	r3, [r3, #28]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d005      	beq.n	8007678 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007672:	69db      	ldr	r3, [r3, #28]
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	460b      	mov	r3, r1
 800768c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	32ae      	adds	r2, #174	@ 0xae
 8007698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e01c      	b.n	80076de <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d115      	bne.n	80076dc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	32ae      	adds	r2, #174	@ 0xae
 80076ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076be:	6a1b      	ldr	r3, [r3, #32]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00b      	beq.n	80076dc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	32ae      	adds	r2, #174	@ 0xae
 80076ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	4611      	mov	r1, r2
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3708      	adds	r7, #8
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b082      	sub	sp, #8
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	32ae      	adds	r2, #174	@ 0xae
 80076fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007704:	2303      	movs	r3, #3
 8007706:	e01c      	b.n	8007742 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b03      	cmp	r3, #3
 8007712:	d115      	bne.n	8007740 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	32ae      	adds	r2, #174	@ 0xae
 800771e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00b      	beq.n	8007740 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	32ae      	adds	r2, #174	@ 0xae
 8007732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	78fa      	ldrb	r2, [r7, #3]
 800773a:	4611      	mov	r1, r2
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800774a:	b480      	push	{r7}
 800774c:	b083      	sub	sp, #12
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007768:	2300      	movs	r3, #0
 800776a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00e      	beq.n	800779c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6852      	ldr	r2, [r2, #4]
 800778a:	b2d2      	uxtb	r2, r2
 800778c:	4611      	mov	r1, r2
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	4798      	blx	r3
 8007792:	4603      	mov	r3, r0
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007798:	2303      	movs	r3, #3
 800779a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800779c:	7bfb      	ldrb	r3, [r7, #15]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077a6:	b480      	push	{r7}
 80077a8:	b083      	sub	sp, #12
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	460b      	mov	r3, r1
 80077b0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077b2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	460b      	mov	r3, r1
 80077ca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80077cc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	370c      	adds	r7, #12
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr

080077da <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b086      	sub	sp, #24
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	460b      	mov	r3, r1
 80077e4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80077ee:	2300      	movs	r3, #0
 80077f0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	885b      	ldrh	r3, [r3, #2]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	7812      	ldrb	r2, [r2, #0]
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d91f      	bls.n	8007840 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007806:	e013      	b.n	8007830 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007808:	f107 030a 	add.w	r3, r7, #10
 800780c:	4619      	mov	r1, r3
 800780e:	6978      	ldr	r0, [r7, #20]
 8007810:	f000 f81b 	bl	800784a <USBD_GetNextDesc>
 8007814:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	785b      	ldrb	r3, [r3, #1]
 800781a:	2b05      	cmp	r3, #5
 800781c:	d108      	bne.n	8007830 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	789b      	ldrb	r3, [r3, #2]
 8007826:	78fa      	ldrb	r2, [r7, #3]
 8007828:	429a      	cmp	r2, r3
 800782a:	d008      	beq.n	800783e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800782c:	2300      	movs	r3, #0
 800782e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	885b      	ldrh	r3, [r3, #2]
 8007834:	b29a      	uxth	r2, r3
 8007836:	897b      	ldrh	r3, [r7, #10]
 8007838:	429a      	cmp	r2, r3
 800783a:	d8e5      	bhi.n	8007808 <USBD_GetEpDesc+0x2e>
 800783c:	e000      	b.n	8007840 <USBD_GetEpDesc+0x66>
          break;
 800783e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007840:	693b      	ldr	r3, [r7, #16]
}
 8007842:	4618      	mov	r0, r3
 8007844:	3718      	adds	r7, #24
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}

0800784a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800784a:	b480      	push	{r7}
 800784c:	b085      	sub	sp, #20
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	881b      	ldrh	r3, [r3, #0]
 800785c:	68fa      	ldr	r2, [r7, #12]
 800785e:	7812      	ldrb	r2, [r2, #0]
 8007860:	4413      	add	r3, r2
 8007862:	b29a      	uxth	r2, r3
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4413      	add	r3, r2
 8007872:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007874:	68fb      	ldr	r3, [r7, #12]
}
 8007876:	4618      	mov	r0, r3
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007882:	b480      	push	{r7}
 8007884:	b087      	sub	sp, #28
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	781b      	ldrb	r3, [r3, #0]
 8007892:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	3301      	adds	r3, #1
 8007898:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80078a0:	8a3b      	ldrh	r3, [r7, #16]
 80078a2:	021b      	lsls	r3, r3, #8
 80078a4:	b21a      	sxth	r2, r3
 80078a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	b21b      	sxth	r3, r3
 80078ae:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80078b0:	89fb      	ldrh	r3, [r7, #14]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	371c      	adds	r7, #28
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80078ca:	2300      	movs	r3, #0
 80078cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078d6:	2b40      	cmp	r3, #64	@ 0x40
 80078d8:	d005      	beq.n	80078e6 <USBD_StdDevReq+0x26>
 80078da:	2b40      	cmp	r3, #64	@ 0x40
 80078dc:	d857      	bhi.n	800798e <USBD_StdDevReq+0xce>
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00f      	beq.n	8007902 <USBD_StdDevReq+0x42>
 80078e2:	2b20      	cmp	r3, #32
 80078e4:	d153      	bne.n	800798e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	32ae      	adds	r2, #174	@ 0xae
 80078f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	6839      	ldr	r1, [r7, #0]
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	4798      	blx	r3
 80078fc:	4603      	mov	r3, r0
 80078fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007900:	e04a      	b.n	8007998 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	785b      	ldrb	r3, [r3, #1]
 8007906:	2b09      	cmp	r3, #9
 8007908:	d83b      	bhi.n	8007982 <USBD_StdDevReq+0xc2>
 800790a:	a201      	add	r2, pc, #4	@ (adr r2, 8007910 <USBD_StdDevReq+0x50>)
 800790c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007910:	08007965 	.word	0x08007965
 8007914:	08007979 	.word	0x08007979
 8007918:	08007983 	.word	0x08007983
 800791c:	0800796f 	.word	0x0800796f
 8007920:	08007983 	.word	0x08007983
 8007924:	08007943 	.word	0x08007943
 8007928:	08007939 	.word	0x08007939
 800792c:	08007983 	.word	0x08007983
 8007930:	0800795b 	.word	0x0800795b
 8007934:	0800794d 	.word	0x0800794d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007938:	6839      	ldr	r1, [r7, #0]
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 fa3c 	bl	8007db8 <USBD_GetDescriptor>
          break;
 8007940:	e024      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007942:	6839      	ldr	r1, [r7, #0]
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 fbcb 	bl	80080e0 <USBD_SetAddress>
          break;
 800794a:	e01f      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fc0a 	bl	8008168 <USBD_SetConfig>
 8007954:	4603      	mov	r3, r0
 8007956:	73fb      	strb	r3, [r7, #15]
          break;
 8007958:	e018      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fcad 	bl	80082bc <USBD_GetConfig>
          break;
 8007962:	e013      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007964:	6839      	ldr	r1, [r7, #0]
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 fcde 	bl	8008328 <USBD_GetStatus>
          break;
 800796c:	e00e      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800796e:	6839      	ldr	r1, [r7, #0]
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 fd0d 	bl	8008390 <USBD_SetFeature>
          break;
 8007976:	e009      	b.n	800798c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 fd31 	bl	80083e2 <USBD_ClrFeature>
          break;
 8007980:	e004      	b.n	800798c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007982:	6839      	ldr	r1, [r7, #0]
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f000 fd88 	bl	800849a <USBD_CtlError>
          break;
 800798a:	bf00      	nop
      }
      break;
 800798c:	e004      	b.n	8007998 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800798e:	6839      	ldr	r1, [r7, #0]
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 fd82 	bl	800849a <USBD_CtlError>
      break;
 8007996:	bf00      	nop
  }

  return ret;
 8007998:	7bfb      	ldrb	r3, [r7, #15]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop

080079a4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079ae:	2300      	movs	r3, #0
 80079b0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079ba:	2b40      	cmp	r3, #64	@ 0x40
 80079bc:	d005      	beq.n	80079ca <USBD_StdItfReq+0x26>
 80079be:	2b40      	cmp	r3, #64	@ 0x40
 80079c0:	d852      	bhi.n	8007a68 <USBD_StdItfReq+0xc4>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <USBD_StdItfReq+0x26>
 80079c6:	2b20      	cmp	r3, #32
 80079c8:	d14e      	bne.n	8007a68 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	3b01      	subs	r3, #1
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d840      	bhi.n	8007a5a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	889b      	ldrh	r3, [r3, #4]
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d836      	bhi.n	8007a50 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	889b      	ldrh	r3, [r3, #4]
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	4619      	mov	r1, r3
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7ff fedb 	bl	80077a6 <USBD_CoreFindIF>
 80079f0:	4603      	mov	r3, r0
 80079f2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079f4:	7bbb      	ldrb	r3, [r7, #14]
 80079f6:	2bff      	cmp	r3, #255	@ 0xff
 80079f8:	d01d      	beq.n	8007a36 <USBD_StdItfReq+0x92>
 80079fa:	7bbb      	ldrb	r3, [r7, #14]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d11a      	bne.n	8007a36 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007a00:	7bba      	ldrb	r2, [r7, #14]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	32ae      	adds	r2, #174	@ 0xae
 8007a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00f      	beq.n	8007a30 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007a10:	7bba      	ldrb	r2, [r7, #14]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007a18:	7bba      	ldrb	r2, [r7, #14]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	32ae      	adds	r2, #174	@ 0xae
 8007a1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	6839      	ldr	r1, [r7, #0]
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	4798      	blx	r3
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a2e:	e004      	b.n	8007a3a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007a30:	2303      	movs	r3, #3
 8007a32:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007a34:	e001      	b.n	8007a3a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007a36:	2303      	movs	r3, #3
 8007a38:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	88db      	ldrh	r3, [r3, #6]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d110      	bne.n	8007a64 <USBD_StdItfReq+0xc0>
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10d      	bne.n	8007a64 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 fdfd 	bl	8008648 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007a4e:	e009      	b.n	8007a64 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007a50:	6839      	ldr	r1, [r7, #0]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fd21 	bl	800849a <USBD_CtlError>
          break;
 8007a58:	e004      	b.n	8007a64 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a5a:	6839      	ldr	r1, [r7, #0]
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fd1c 	bl	800849a <USBD_CtlError>
          break;
 8007a62:	e000      	b.n	8007a66 <USBD_StdItfReq+0xc2>
          break;
 8007a64:	bf00      	nop
      }
      break;
 8007a66:	e004      	b.n	8007a72 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a68:	6839      	ldr	r1, [r7, #0]
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 fd15 	bl	800849a <USBD_CtlError>
      break;
 8007a70:	bf00      	nop
  }

  return ret;
 8007a72:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a86:	2300      	movs	r3, #0
 8007a88:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	889b      	ldrh	r3, [r3, #4]
 8007a8e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a98:	2b40      	cmp	r3, #64	@ 0x40
 8007a9a:	d007      	beq.n	8007aac <USBD_StdEPReq+0x30>
 8007a9c:	2b40      	cmp	r3, #64	@ 0x40
 8007a9e:	f200 817f 	bhi.w	8007da0 <USBD_StdEPReq+0x324>
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d02a      	beq.n	8007afc <USBD_StdEPReq+0x80>
 8007aa6:	2b20      	cmp	r3, #32
 8007aa8:	f040 817a 	bne.w	8007da0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007aac:	7bbb      	ldrb	r3, [r7, #14]
 8007aae:	4619      	mov	r1, r3
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f7ff fe85 	bl	80077c0 <USBD_CoreFindEP>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007aba:	7b7b      	ldrb	r3, [r7, #13]
 8007abc:	2bff      	cmp	r3, #255	@ 0xff
 8007abe:	f000 8174 	beq.w	8007daa <USBD_StdEPReq+0x32e>
 8007ac2:	7b7b      	ldrb	r3, [r7, #13]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f040 8170 	bne.w	8007daa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007aca:	7b7a      	ldrb	r2, [r7, #13]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007ad2:	7b7a      	ldrb	r2, [r7, #13]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	32ae      	adds	r2, #174	@ 0xae
 8007ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f000 8163 	beq.w	8007daa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007ae4:	7b7a      	ldrb	r2, [r7, #13]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	32ae      	adds	r2, #174	@ 0xae
 8007aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	6839      	ldr	r1, [r7, #0]
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	4798      	blx	r3
 8007af6:	4603      	mov	r3, r0
 8007af8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007afa:	e156      	b.n	8007daa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	785b      	ldrb	r3, [r3, #1]
 8007b00:	2b03      	cmp	r3, #3
 8007b02:	d008      	beq.n	8007b16 <USBD_StdEPReq+0x9a>
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	f300 8145 	bgt.w	8007d94 <USBD_StdEPReq+0x318>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 809b 	beq.w	8007c46 <USBD_StdEPReq+0x1ca>
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d03c      	beq.n	8007b8e <USBD_StdEPReq+0x112>
 8007b14:	e13e      	b.n	8007d94 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d002      	beq.n	8007b28 <USBD_StdEPReq+0xac>
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d016      	beq.n	8007b54 <USBD_StdEPReq+0xd8>
 8007b26:	e02c      	b.n	8007b82 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b28:	7bbb      	ldrb	r3, [r7, #14]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00d      	beq.n	8007b4a <USBD_StdEPReq+0xce>
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	2b80      	cmp	r3, #128	@ 0x80
 8007b32:	d00a      	beq.n	8007b4a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b34:	7bbb      	ldrb	r3, [r7, #14]
 8007b36:	4619      	mov	r1, r3
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f001 fc51 	bl	80093e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b3e:	2180      	movs	r1, #128	@ 0x80
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f001 fc4d 	bl	80093e0 <USBD_LL_StallEP>
 8007b46:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b48:	e020      	b.n	8007b8c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007b4a:	6839      	ldr	r1, [r7, #0]
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 fca4 	bl	800849a <USBD_CtlError>
              break;
 8007b52:	e01b      	b.n	8007b8c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	885b      	ldrh	r3, [r3, #2]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10e      	bne.n	8007b7a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007b5c:	7bbb      	ldrb	r3, [r7, #14]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00b      	beq.n	8007b7a <USBD_StdEPReq+0xfe>
 8007b62:	7bbb      	ldrb	r3, [r7, #14]
 8007b64:	2b80      	cmp	r3, #128	@ 0x80
 8007b66:	d008      	beq.n	8007b7a <USBD_StdEPReq+0xfe>
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	88db      	ldrh	r3, [r3, #6]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d104      	bne.n	8007b7a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b70:	7bbb      	ldrb	r3, [r7, #14]
 8007b72:	4619      	mov	r1, r3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f001 fc33 	bl	80093e0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 fd64 	bl	8008648 <USBD_CtlSendStatus>

              break;
 8007b80:	e004      	b.n	8007b8c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b82:	6839      	ldr	r1, [r7, #0]
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fc88 	bl	800849a <USBD_CtlError>
              break;
 8007b8a:	bf00      	nop
          }
          break;
 8007b8c:	e107      	b.n	8007d9e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d002      	beq.n	8007ba0 <USBD_StdEPReq+0x124>
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d016      	beq.n	8007bcc <USBD_StdEPReq+0x150>
 8007b9e:	e04b      	b.n	8007c38 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ba0:	7bbb      	ldrb	r3, [r7, #14]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00d      	beq.n	8007bc2 <USBD_StdEPReq+0x146>
 8007ba6:	7bbb      	ldrb	r3, [r7, #14]
 8007ba8:	2b80      	cmp	r3, #128	@ 0x80
 8007baa:	d00a      	beq.n	8007bc2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007bac:	7bbb      	ldrb	r3, [r7, #14]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f001 fc15 	bl	80093e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bb6:	2180      	movs	r1, #128	@ 0x80
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 fc11 	bl	80093e0 <USBD_LL_StallEP>
 8007bbe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007bc0:	e040      	b.n	8007c44 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 fc68 	bl	800849a <USBD_CtlError>
              break;
 8007bca:	e03b      	b.n	8007c44 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	885b      	ldrh	r3, [r3, #2]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d136      	bne.n	8007c42 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007bd4:	7bbb      	ldrb	r3, [r7, #14]
 8007bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d004      	beq.n	8007be8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007bde:	7bbb      	ldrb	r3, [r7, #14]
 8007be0:	4619      	mov	r1, r3
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f001 fc32 	bl	800944c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fd2d 	bl	8008648 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007bee:	7bbb      	ldrb	r3, [r7, #14]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f7ff fde4 	bl	80077c0 <USBD_CoreFindEP>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bfc:	7b7b      	ldrb	r3, [r7, #13]
 8007bfe:	2bff      	cmp	r3, #255	@ 0xff
 8007c00:	d01f      	beq.n	8007c42 <USBD_StdEPReq+0x1c6>
 8007c02:	7b7b      	ldrb	r3, [r7, #13]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d11c      	bne.n	8007c42 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007c08:	7b7a      	ldrb	r2, [r7, #13]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007c10:	7b7a      	ldrb	r2, [r7, #13]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	32ae      	adds	r2, #174	@ 0xae
 8007c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d010      	beq.n	8007c42 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007c20:	7b7a      	ldrb	r2, [r7, #13]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	32ae      	adds	r2, #174	@ 0xae
 8007c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	4798      	blx	r3
 8007c32:	4603      	mov	r3, r0
 8007c34:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007c36:	e004      	b.n	8007c42 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007c38:	6839      	ldr	r1, [r7, #0]
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 fc2d 	bl	800849a <USBD_CtlError>
              break;
 8007c40:	e000      	b.n	8007c44 <USBD_StdEPReq+0x1c8>
              break;
 8007c42:	bf00      	nop
          }
          break;
 8007c44:	e0ab      	b.n	8007d9e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d002      	beq.n	8007c58 <USBD_StdEPReq+0x1dc>
 8007c52:	2b03      	cmp	r3, #3
 8007c54:	d032      	beq.n	8007cbc <USBD_StdEPReq+0x240>
 8007c56:	e097      	b.n	8007d88 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c58:	7bbb      	ldrb	r3, [r7, #14]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d007      	beq.n	8007c6e <USBD_StdEPReq+0x1f2>
 8007c5e:	7bbb      	ldrb	r3, [r7, #14]
 8007c60:	2b80      	cmp	r3, #128	@ 0x80
 8007c62:	d004      	beq.n	8007c6e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c64:	6839      	ldr	r1, [r7, #0]
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 fc17 	bl	800849a <USBD_CtlError>
                break;
 8007c6c:	e091      	b.n	8007d92 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	da0b      	bge.n	8007c8e <USBD_StdEPReq+0x212>
 8007c76:	7bbb      	ldrb	r3, [r7, #14]
 8007c78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	4413      	add	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	3310      	adds	r3, #16
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	4413      	add	r3, r2
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	e00b      	b.n	8007ca6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c8e:	7bbb      	ldrb	r3, [r7, #14]
 8007c90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c94:	4613      	mov	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	3304      	adds	r3, #4
 8007ca6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	2200      	movs	r2, #0
 8007cac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	2202      	movs	r2, #2
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 fc6d 	bl	8008594 <USBD_CtlSendData>
              break;
 8007cba:	e06a      	b.n	8007d92 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007cbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	da11      	bge.n	8007ce8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007cc4:	7bbb      	ldrb	r3, [r7, #14]
 8007cc6:	f003 020f 	and.w	r2, r3, #15
 8007cca:	6879      	ldr	r1, [r7, #4]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	440b      	add	r3, r1
 8007cd6:	3324      	adds	r3, #36	@ 0x24
 8007cd8:	881b      	ldrh	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d117      	bne.n	8007d0e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007cde:	6839      	ldr	r1, [r7, #0]
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fbda 	bl	800849a <USBD_CtlError>
                  break;
 8007ce6:	e054      	b.n	8007d92 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007ce8:	7bbb      	ldrb	r3, [r7, #14]
 8007cea:	f003 020f 	and.w	r2, r3, #15
 8007cee:	6879      	ldr	r1, [r7, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	440b      	add	r3, r1
 8007cfa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007cfe:	881b      	ldrh	r3, [r3, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d104      	bne.n	8007d0e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007d04:	6839      	ldr	r1, [r7, #0]
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fbc7 	bl	800849a <USBD_CtlError>
                  break;
 8007d0c:	e041      	b.n	8007d92 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	da0b      	bge.n	8007d2e <USBD_StdEPReq+0x2b2>
 8007d16:	7bbb      	ldrb	r3, [r7, #14]
 8007d18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d1c:	4613      	mov	r3, r2
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	4413      	add	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	3310      	adds	r3, #16
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	4413      	add	r3, r2
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	e00b      	b.n	8007d46 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d2e:	7bbb      	ldrb	r3, [r7, #14]
 8007d30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d34:	4613      	mov	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4413      	add	r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	4413      	add	r3, r2
 8007d44:	3304      	adds	r3, #4
 8007d46:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d48:	7bbb      	ldrb	r3, [r7, #14]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d002      	beq.n	8007d54 <USBD_StdEPReq+0x2d8>
 8007d4e:	7bbb      	ldrb	r3, [r7, #14]
 8007d50:	2b80      	cmp	r3, #128	@ 0x80
 8007d52:	d103      	bne.n	8007d5c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2200      	movs	r2, #0
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	e00e      	b.n	8007d7a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007d5c:	7bbb      	ldrb	r3, [r7, #14]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f001 fba9 	bl	80094b8 <USBD_LL_IsStallEP>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	601a      	str	r2, [r3, #0]
 8007d72:	e002      	b.n	8007d7a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	2200      	movs	r2, #0
 8007d78:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	4619      	mov	r1, r3
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fc07 	bl	8008594 <USBD_CtlSendData>
              break;
 8007d86:	e004      	b.n	8007d92 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007d88:	6839      	ldr	r1, [r7, #0]
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 fb85 	bl	800849a <USBD_CtlError>
              break;
 8007d90:	bf00      	nop
          }
          break;
 8007d92:	e004      	b.n	8007d9e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007d94:	6839      	ldr	r1, [r7, #0]
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fb7f 	bl	800849a <USBD_CtlError>
          break;
 8007d9c:	bf00      	nop
      }
      break;
 8007d9e:	e005      	b.n	8007dac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007da0:	6839      	ldr	r1, [r7, #0]
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fb79 	bl	800849a <USBD_CtlError>
      break;
 8007da8:	e000      	b.n	8007dac <USBD_StdEPReq+0x330>
      break;
 8007daa:	bf00      	nop
  }

  return ret;
 8007dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	885b      	ldrh	r3, [r3, #2]
 8007dd2:	0a1b      	lsrs	r3, r3, #8
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	2b0e      	cmp	r3, #14
 8007dda:	f200 8152 	bhi.w	8008082 <USBD_GetDescriptor+0x2ca>
 8007dde:	a201      	add	r2, pc, #4	@ (adr r2, 8007de4 <USBD_GetDescriptor+0x2c>)
 8007de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de4:	08007e55 	.word	0x08007e55
 8007de8:	08007e6d 	.word	0x08007e6d
 8007dec:	08007ead 	.word	0x08007ead
 8007df0:	08008083 	.word	0x08008083
 8007df4:	08008083 	.word	0x08008083
 8007df8:	08008023 	.word	0x08008023
 8007dfc:	0800804f 	.word	0x0800804f
 8007e00:	08008083 	.word	0x08008083
 8007e04:	08008083 	.word	0x08008083
 8007e08:	08008083 	.word	0x08008083
 8007e0c:	08008083 	.word	0x08008083
 8007e10:	08008083 	.word	0x08008083
 8007e14:	08008083 	.word	0x08008083
 8007e18:	08008083 	.word	0x08008083
 8007e1c:	08007e21 	.word	0x08007e21
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e26:	69db      	ldr	r3, [r3, #28]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00b      	beq.n	8007e44 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e32:	69db      	ldr	r3, [r3, #28]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	7c12      	ldrb	r2, [r2, #16]
 8007e38:	f107 0108 	add.w	r1, r7, #8
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	4798      	blx	r3
 8007e40:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e42:	e126      	b.n	8008092 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fb27 	bl	800849a <USBD_CtlError>
        err++;
 8007e4c:	7afb      	ldrb	r3, [r7, #11]
 8007e4e:	3301      	adds	r3, #1
 8007e50:	72fb      	strb	r3, [r7, #11]
      break;
 8007e52:	e11e      	b.n	8008092 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	7c12      	ldrb	r2, [r2, #16]
 8007e60:	f107 0108 	add.w	r1, r7, #8
 8007e64:	4610      	mov	r0, r2
 8007e66:	4798      	blx	r3
 8007e68:	60f8      	str	r0, [r7, #12]
      break;
 8007e6a:	e112      	b.n	8008092 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	7c1b      	ldrb	r3, [r3, #16]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d10d      	bne.n	8007e90 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7c:	f107 0208 	add.w	r2, r7, #8
 8007e80:	4610      	mov	r0, r2
 8007e82:	4798      	blx	r3
 8007e84:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007e8e:	e100      	b.n	8008092 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e98:	f107 0208 	add.w	r2, r7, #8
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	4798      	blx	r3
 8007ea0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	2202      	movs	r2, #2
 8007ea8:	701a      	strb	r2, [r3, #0]
      break;
 8007eaa:	e0f2      	b.n	8008092 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	885b      	ldrh	r3, [r3, #2]
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b05      	cmp	r3, #5
 8007eb4:	f200 80ac 	bhi.w	8008010 <USBD_GetDescriptor+0x258>
 8007eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ec0 <USBD_GetDescriptor+0x108>)
 8007eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ebe:	bf00      	nop
 8007ec0:	08007ed9 	.word	0x08007ed9
 8007ec4:	08007f0d 	.word	0x08007f0d
 8007ec8:	08007f41 	.word	0x08007f41
 8007ecc:	08007f75 	.word	0x08007f75
 8007ed0:	08007fa9 	.word	0x08007fa9
 8007ed4:	08007fdd 	.word	0x08007fdd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00b      	beq.n	8007efc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	7c12      	ldrb	r2, [r2, #16]
 8007ef0:	f107 0108 	add.w	r1, r7, #8
 8007ef4:	4610      	mov	r0, r2
 8007ef6:	4798      	blx	r3
 8007ef8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007efa:	e091      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007efc:	6839      	ldr	r1, [r7, #0]
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 facb 	bl	800849a <USBD_CtlError>
            err++;
 8007f04:	7afb      	ldrb	r3, [r7, #11]
 8007f06:	3301      	adds	r3, #1
 8007f08:	72fb      	strb	r3, [r7, #11]
          break;
 8007f0a:	e089      	b.n	8008020 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	7c12      	ldrb	r2, [r2, #16]
 8007f24:	f107 0108 	add.w	r1, r7, #8
 8007f28:	4610      	mov	r0, r2
 8007f2a:	4798      	blx	r3
 8007f2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f2e:	e077      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f30:	6839      	ldr	r1, [r7, #0]
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f000 fab1 	bl	800849a <USBD_CtlError>
            err++;
 8007f38:	7afb      	ldrb	r3, [r7, #11]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f3e:	e06f      	b.n	8008020 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00b      	beq.n	8007f64 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	7c12      	ldrb	r2, [r2, #16]
 8007f58:	f107 0108 	add.w	r1, r7, #8
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	4798      	blx	r3
 8007f60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f62:	e05d      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f64:	6839      	ldr	r1, [r7, #0]
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fa97 	bl	800849a <USBD_CtlError>
            err++;
 8007f6c:	7afb      	ldrb	r3, [r7, #11]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	72fb      	strb	r3, [r7, #11]
          break;
 8007f72:	e055      	b.n	8008020 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00b      	beq.n	8007f98 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	7c12      	ldrb	r2, [r2, #16]
 8007f8c:	f107 0108 	add.w	r1, r7, #8
 8007f90:	4610      	mov	r0, r2
 8007f92:	4798      	blx	r3
 8007f94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f96:	e043      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fa7d 	bl	800849a <USBD_CtlError>
            err++;
 8007fa0:	7afb      	ldrb	r3, [r7, #11]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	72fb      	strb	r3, [r7, #11]
          break;
 8007fa6:	e03b      	b.n	8008020 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fae:	695b      	ldr	r3, [r3, #20]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d00b      	beq.n	8007fcc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	7c12      	ldrb	r2, [r2, #16]
 8007fc0:	f107 0108 	add.w	r1, r7, #8
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	4798      	blx	r3
 8007fc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fca:	e029      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007fcc:	6839      	ldr	r1, [r7, #0]
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 fa63 	bl	800849a <USBD_CtlError>
            err++;
 8007fd4:	7afb      	ldrb	r3, [r7, #11]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	72fb      	strb	r3, [r7, #11]
          break;
 8007fda:	e021      	b.n	8008020 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00b      	beq.n	8008000 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	7c12      	ldrb	r2, [r2, #16]
 8007ff4:	f107 0108 	add.w	r1, r7, #8
 8007ff8:	4610      	mov	r0, r2
 8007ffa:	4798      	blx	r3
 8007ffc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ffe:	e00f      	b.n	8008020 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008000:	6839      	ldr	r1, [r7, #0]
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 fa49 	bl	800849a <USBD_CtlError>
            err++;
 8008008:	7afb      	ldrb	r3, [r7, #11]
 800800a:	3301      	adds	r3, #1
 800800c:	72fb      	strb	r3, [r7, #11]
          break;
 800800e:	e007      	b.n	8008020 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008010:	6839      	ldr	r1, [r7, #0]
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f000 fa41 	bl	800849a <USBD_CtlError>
          err++;
 8008018:	7afb      	ldrb	r3, [r7, #11]
 800801a:	3301      	adds	r3, #1
 800801c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800801e:	bf00      	nop
      }
      break;
 8008020:	e037      	b.n	8008092 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	7c1b      	ldrb	r3, [r3, #16]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d109      	bne.n	800803e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008032:	f107 0208 	add.w	r2, r7, #8
 8008036:	4610      	mov	r0, r2
 8008038:	4798      	blx	r3
 800803a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800803c:	e029      	b.n	8008092 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800803e:	6839      	ldr	r1, [r7, #0]
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 fa2a 	bl	800849a <USBD_CtlError>
        err++;
 8008046:	7afb      	ldrb	r3, [r7, #11]
 8008048:	3301      	adds	r3, #1
 800804a:	72fb      	strb	r3, [r7, #11]
      break;
 800804c:	e021      	b.n	8008092 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	7c1b      	ldrb	r3, [r3, #16]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10d      	bne.n	8008072 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800805c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800805e:	f107 0208 	add.w	r2, r7, #8
 8008062:	4610      	mov	r0, r2
 8008064:	4798      	blx	r3
 8008066:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3301      	adds	r3, #1
 800806c:	2207      	movs	r2, #7
 800806e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008070:	e00f      	b.n	8008092 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008072:	6839      	ldr	r1, [r7, #0]
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f000 fa10 	bl	800849a <USBD_CtlError>
        err++;
 800807a:	7afb      	ldrb	r3, [r7, #11]
 800807c:	3301      	adds	r3, #1
 800807e:	72fb      	strb	r3, [r7, #11]
      break;
 8008080:	e007      	b.n	8008092 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008082:	6839      	ldr	r1, [r7, #0]
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 fa08 	bl	800849a <USBD_CtlError>
      err++;
 800808a:	7afb      	ldrb	r3, [r7, #11]
 800808c:	3301      	adds	r3, #1
 800808e:	72fb      	strb	r3, [r7, #11]
      break;
 8008090:	bf00      	nop
  }

  if (err != 0U)
 8008092:	7afb      	ldrb	r3, [r7, #11]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d11e      	bne.n	80080d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	88db      	ldrh	r3, [r3, #6]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d016      	beq.n	80080ce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80080a0:	893b      	ldrh	r3, [r7, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00e      	beq.n	80080c4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	88da      	ldrh	r2, [r3, #6]
 80080aa:	893b      	ldrh	r3, [r7, #8]
 80080ac:	4293      	cmp	r3, r2
 80080ae:	bf28      	it	cs
 80080b0:	4613      	movcs	r3, r2
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80080b6:	893b      	ldrh	r3, [r7, #8]
 80080b8:	461a      	mov	r2, r3
 80080ba:	68f9      	ldr	r1, [r7, #12]
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 fa69 	bl	8008594 <USBD_CtlSendData>
 80080c2:	e009      	b.n	80080d8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80080c4:	6839      	ldr	r1, [r7, #0]
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f9e7 	bl	800849a <USBD_CtlError>
 80080cc:	e004      	b.n	80080d8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f000 faba 	bl	8008648 <USBD_CtlSendStatus>
 80080d4:	e000      	b.n	80080d8 <USBD_GetDescriptor+0x320>
    return;
 80080d6:	bf00      	nop
  }
}
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop

080080e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	889b      	ldrh	r3, [r3, #4]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d131      	bne.n	8008156 <USBD_SetAddress+0x76>
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	88db      	ldrh	r3, [r3, #6]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d12d      	bne.n	8008156 <USBD_SetAddress+0x76>
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	885b      	ldrh	r3, [r3, #2]
 80080fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8008100:	d829      	bhi.n	8008156 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	885b      	ldrh	r3, [r3, #2]
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800810c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b03      	cmp	r3, #3
 8008118:	d104      	bne.n	8008124 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800811a:	6839      	ldr	r1, [r7, #0]
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f9bc 	bl	800849a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008122:	e01d      	b.n	8008160 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	7bfa      	ldrb	r2, [r7, #15]
 8008128:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800812c:	7bfb      	ldrb	r3, [r7, #15]
 800812e:	4619      	mov	r1, r3
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f001 f9ed 	bl	8009510 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fa86 	bl	8008648 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d004      	beq.n	800814c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2202      	movs	r2, #2
 8008146:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800814a:	e009      	b.n	8008160 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008154:	e004      	b.n	8008160 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 f99e 	bl	800849a <USBD_CtlError>
  }
}
 800815e:	bf00      	nop
 8008160:	bf00      	nop
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008172:	2300      	movs	r3, #0
 8008174:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	885b      	ldrh	r3, [r3, #2]
 800817a:	b2da      	uxtb	r2, r3
 800817c:	4b4e      	ldr	r3, [pc, #312]	@ (80082b8 <USBD_SetConfig+0x150>)
 800817e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008180:	4b4d      	ldr	r3, [pc, #308]	@ (80082b8 <USBD_SetConfig+0x150>)
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	2b01      	cmp	r3, #1
 8008186:	d905      	bls.n	8008194 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008188:	6839      	ldr	r1, [r7, #0]
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f985 	bl	800849a <USBD_CtlError>
    return USBD_FAIL;
 8008190:	2303      	movs	r3, #3
 8008192:	e08c      	b.n	80082ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800819a:	b2db      	uxtb	r3, r3
 800819c:	2b02      	cmp	r3, #2
 800819e:	d002      	beq.n	80081a6 <USBD_SetConfig+0x3e>
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	d029      	beq.n	80081f8 <USBD_SetConfig+0x90>
 80081a4:	e075      	b.n	8008292 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80081a6:	4b44      	ldr	r3, [pc, #272]	@ (80082b8 <USBD_SetConfig+0x150>)
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d020      	beq.n	80081f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80081ae:	4b42      	ldr	r3, [pc, #264]	@ (80082b8 <USBD_SetConfig+0x150>)
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80081b8:	4b3f      	ldr	r3, [pc, #252]	@ (80082b8 <USBD_SetConfig+0x150>)
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	4619      	mov	r1, r3
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f7fe ffb9 	bl	8007136 <USBD_SetClassConfig>
 80081c4:	4603      	mov	r3, r0
 80081c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80081c8:	7bfb      	ldrb	r3, [r7, #15]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d008      	beq.n	80081e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 f962 	bl	800849a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2202      	movs	r2, #2
 80081da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80081de:	e065      	b.n	80082ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fa31 	bl	8008648 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2203      	movs	r2, #3
 80081ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081ee:	e05d      	b.n	80082ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 fa29 	bl	8008648 <USBD_CtlSendStatus>
      break;
 80081f6:	e059      	b.n	80082ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80081f8:	4b2f      	ldr	r3, [pc, #188]	@ (80082b8 <USBD_SetConfig+0x150>)
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d112      	bne.n	8008226 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2202      	movs	r2, #2
 8008204:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008208:	4b2b      	ldr	r3, [pc, #172]	@ (80082b8 <USBD_SetConfig+0x150>)
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	461a      	mov	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008212:	4b29      	ldr	r3, [pc, #164]	@ (80082b8 <USBD_SetConfig+0x150>)
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	4619      	mov	r1, r3
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7fe ffa8 	bl	800716e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fa12 	bl	8008648 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008224:	e042      	b.n	80082ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008226:	4b24      	ldr	r3, [pc, #144]	@ (80082b8 <USBD_SetConfig+0x150>)
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	429a      	cmp	r2, r3
 8008232:	d02a      	beq.n	800828a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	b2db      	uxtb	r3, r3
 800823a:	4619      	mov	r1, r3
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f7fe ff96 	bl	800716e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008242:	4b1d      	ldr	r3, [pc, #116]	@ (80082b8 <USBD_SetConfig+0x150>)
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	461a      	mov	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800824c:	4b1a      	ldr	r3, [pc, #104]	@ (80082b8 <USBD_SetConfig+0x150>)
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	4619      	mov	r1, r3
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f7fe ff6f 	bl	8007136 <USBD_SetClassConfig>
 8008258:	4603      	mov	r3, r0
 800825a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00f      	beq.n	8008282 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008262:	6839      	ldr	r1, [r7, #0]
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f918 	bl	800849a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	b2db      	uxtb	r3, r3
 8008270:	4619      	mov	r1, r3
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7fe ff7b 	bl	800716e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008280:	e014      	b.n	80082ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 f9e0 	bl	8008648 <USBD_CtlSendStatus>
      break;
 8008288:	e010      	b.n	80082ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f9dc 	bl	8008648 <USBD_CtlSendStatus>
      break;
 8008290:	e00c      	b.n	80082ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008292:	6839      	ldr	r1, [r7, #0]
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 f900 	bl	800849a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800829a:	4b07      	ldr	r3, [pc, #28]	@ (80082b8 <USBD_SetConfig+0x150>)
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	4619      	mov	r1, r3
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f7fe ff64 	bl	800716e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80082a6:	2303      	movs	r3, #3
 80082a8:	73fb      	strb	r3, [r7, #15]
      break;
 80082aa:	bf00      	nop
  }

  return ret;
 80082ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3710      	adds	r7, #16
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	20000290 	.word	0x20000290

080082bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	88db      	ldrh	r3, [r3, #6]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d004      	beq.n	80082d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80082ce:	6839      	ldr	r1, [r7, #0]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 f8e2 	bl	800849a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80082d6:	e023      	b.n	8008320 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	dc02      	bgt.n	80082ea <USBD_GetConfig+0x2e>
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	dc03      	bgt.n	80082f0 <USBD_GetConfig+0x34>
 80082e8:	e015      	b.n	8008316 <USBD_GetConfig+0x5a>
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d00b      	beq.n	8008306 <USBD_GetConfig+0x4a>
 80082ee:	e012      	b.n	8008316 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	3308      	adds	r3, #8
 80082fa:	2201      	movs	r2, #1
 80082fc:	4619      	mov	r1, r3
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 f948 	bl	8008594 <USBD_CtlSendData>
        break;
 8008304:	e00c      	b.n	8008320 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	3304      	adds	r3, #4
 800830a:	2201      	movs	r2, #1
 800830c:	4619      	mov	r1, r3
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f940 	bl	8008594 <USBD_CtlSendData>
        break;
 8008314:	e004      	b.n	8008320 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008316:	6839      	ldr	r1, [r7, #0]
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 f8be 	bl	800849a <USBD_CtlError>
        break;
 800831e:	bf00      	nop
}
 8008320:	bf00      	nop
 8008322:	3708      	adds	r7, #8
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008338:	b2db      	uxtb	r3, r3
 800833a:	3b01      	subs	r3, #1
 800833c:	2b02      	cmp	r3, #2
 800833e:	d81e      	bhi.n	800837e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	88db      	ldrh	r3, [r3, #6]
 8008344:	2b02      	cmp	r3, #2
 8008346:	d004      	beq.n	8008352 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008348:	6839      	ldr	r1, [r7, #0]
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f8a5 	bl	800849a <USBD_CtlError>
        break;
 8008350:	e01a      	b.n	8008388 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800835e:	2b00      	cmp	r3, #0
 8008360:	d005      	beq.n	800836e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	f043 0202 	orr.w	r2, r3, #2
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	330c      	adds	r3, #12
 8008372:	2202      	movs	r2, #2
 8008374:	4619      	mov	r1, r3
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f90c 	bl	8008594 <USBD_CtlSendData>
      break;
 800837c:	e004      	b.n	8008388 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800837e:	6839      	ldr	r1, [r7, #0]
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f000 f88a 	bl	800849a <USBD_CtlError>
      break;
 8008386:	bf00      	nop
  }
}
 8008388:	bf00      	nop
 800838a:	3708      	adds	r7, #8
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	885b      	ldrh	r3, [r3, #2]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d107      	bne.n	80083b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 f94c 	bl	8008648 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80083b0:	e013      	b.n	80083da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	885b      	ldrh	r3, [r3, #2]
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d10b      	bne.n	80083d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	889b      	ldrh	r3, [r3, #4]
 80083be:	0a1b      	lsrs	r3, r3, #8
 80083c0:	b29b      	uxth	r3, r3
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 f93c 	bl	8008648 <USBD_CtlSendStatus>
}
 80083d0:	e003      	b.n	80083da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80083d2:	6839      	ldr	r1, [r7, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 f860 	bl	800849a <USBD_CtlError>
}
 80083da:	bf00      	nop
 80083dc:	3708      	adds	r7, #8
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b082      	sub	sp, #8
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
 80083ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	3b01      	subs	r3, #1
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d80b      	bhi.n	8008412 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	885b      	ldrh	r3, [r3, #2]
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d10c      	bne.n	800841c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f91c 	bl	8008648 <USBD_CtlSendStatus>
      }
      break;
 8008410:	e004      	b.n	800841c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008412:	6839      	ldr	r1, [r7, #0]
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f840 	bl	800849a <USBD_CtlError>
      break;
 800841a:	e000      	b.n	800841e <USBD_ClrFeature+0x3c>
      break;
 800841c:	bf00      	nop
  }
}
 800841e:	bf00      	nop
 8008420:	3708      	adds	r7, #8
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b084      	sub	sp, #16
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
 800842e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	781a      	ldrb	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3301      	adds	r3, #1
 8008440:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	781a      	ldrb	r2, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	3301      	adds	r3, #1
 800844e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f7ff fa16 	bl	8007882 <SWAPBYTE>
 8008456:	4603      	mov	r3, r0
 8008458:	461a      	mov	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	3301      	adds	r3, #1
 8008462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	3301      	adds	r3, #1
 8008468:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800846a:	68f8      	ldr	r0, [r7, #12]
 800846c:	f7ff fa09 	bl	8007882 <SWAPBYTE>
 8008470:	4603      	mov	r3, r0
 8008472:	461a      	mov	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	3301      	adds	r3, #1
 800847c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3301      	adds	r3, #1
 8008482:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f7ff f9fc 	bl	8007882 <SWAPBYTE>
 800848a:	4603      	mov	r3, r0
 800848c:	461a      	mov	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	80da      	strh	r2, [r3, #6]
}
 8008492:	bf00      	nop
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b082      	sub	sp, #8
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
 80084a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80084a4:	2180      	movs	r1, #128	@ 0x80
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 ff9a 	bl	80093e0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80084ac:	2100      	movs	r1, #0
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 ff96 	bl	80093e0 <USBD_LL_StallEP>
}
 80084b4:	bf00      	nop
 80084b6:	3708      	adds	r7, #8
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b086      	sub	sp, #24
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80084c8:	2300      	movs	r3, #0
 80084ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d042      	beq.n	8008558 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80084d6:	6938      	ldr	r0, [r7, #16]
 80084d8:	f000 f842 	bl	8008560 <USBD_GetLen>
 80084dc:	4603      	mov	r3, r0
 80084de:	3301      	adds	r3, #1
 80084e0:	005b      	lsls	r3, r3, #1
 80084e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e6:	d808      	bhi.n	80084fa <USBD_GetString+0x3e>
 80084e8:	6938      	ldr	r0, [r7, #16]
 80084ea:	f000 f839 	bl	8008560 <USBD_GetLen>
 80084ee:	4603      	mov	r3, r0
 80084f0:	3301      	adds	r3, #1
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	005b      	lsls	r3, r3, #1
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	e001      	b.n	80084fe <USBD_GetString+0x42>
 80084fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008502:	7dfb      	ldrb	r3, [r7, #23]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	4413      	add	r3, r2
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	7812      	ldrb	r2, [r2, #0]
 800850c:	701a      	strb	r2, [r3, #0]
  idx++;
 800850e:	7dfb      	ldrb	r3, [r7, #23]
 8008510:	3301      	adds	r3, #1
 8008512:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008514:	7dfb      	ldrb	r3, [r7, #23]
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	4413      	add	r3, r2
 800851a:	2203      	movs	r2, #3
 800851c:	701a      	strb	r2, [r3, #0]
  idx++;
 800851e:	7dfb      	ldrb	r3, [r7, #23]
 8008520:	3301      	adds	r3, #1
 8008522:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008524:	e013      	b.n	800854e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008526:	7dfb      	ldrb	r3, [r7, #23]
 8008528:	68ba      	ldr	r2, [r7, #8]
 800852a:	4413      	add	r3, r2
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	7812      	ldrb	r2, [r2, #0]
 8008530:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	3301      	adds	r3, #1
 8008536:	613b      	str	r3, [r7, #16]
    idx++;
 8008538:	7dfb      	ldrb	r3, [r7, #23]
 800853a:	3301      	adds	r3, #1
 800853c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800853e:	7dfb      	ldrb	r3, [r7, #23]
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	4413      	add	r3, r2
 8008544:	2200      	movs	r2, #0
 8008546:	701a      	strb	r2, [r3, #0]
    idx++;
 8008548:	7dfb      	ldrb	r3, [r7, #23]
 800854a:	3301      	adds	r3, #1
 800854c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1e7      	bne.n	8008526 <USBD_GetString+0x6a>
 8008556:	e000      	b.n	800855a <USBD_GetString+0x9e>
    return;
 8008558:	bf00      	nop
  }
}
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008560:	b480      	push	{r7}
 8008562:	b085      	sub	sp, #20
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008568:	2300      	movs	r3, #0
 800856a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008570:	e005      	b.n	800857e <USBD_GetLen+0x1e>
  {
    len++;
 8008572:	7bfb      	ldrb	r3, [r7, #15]
 8008574:	3301      	adds	r3, #1
 8008576:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	3301      	adds	r3, #1
 800857c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1f5      	bne.n	8008572 <USBD_GetLen+0x12>
  }

  return len;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
}
 8008588:	4618      	mov	r0, r3
 800858a:	3714      	adds	r7, #20
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2202      	movs	r2, #2
 80085a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68ba      	ldr	r2, [r7, #8]
 80085b8:	2100      	movs	r1, #0
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f000 ffde 	bl	800957c <USBD_LL_Transmit>

  return USBD_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b084      	sub	sp, #16
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	2100      	movs	r1, #0
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f000 ffcd 	bl	800957c <USBD_LL_Transmit>

  return USBD_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2203      	movs	r2, #3
 80085fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	2100      	movs	r1, #0
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f000 ffe8 	bl	80095ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68ba      	ldr	r2, [r7, #8]
 8008636:	2100      	movs	r1, #0
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f000 ffd7 	bl	80095ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2204      	movs	r2, #4
 8008654:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008658:	2300      	movs	r3, #0
 800865a:	2200      	movs	r2, #0
 800865c:	2100      	movs	r1, #0
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 ff8c 	bl	800957c <USBD_LL_Transmit>

  return USBD_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3708      	adds	r7, #8
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800866e:	b580      	push	{r7, lr}
 8008670:	b082      	sub	sp, #8
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2205      	movs	r2, #5
 800867a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800867e:	2300      	movs	r3, #0
 8008680:	2200      	movs	r2, #0
 8008682:	2100      	movs	r1, #0
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 ffb1 	bl	80095ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008698:	2200      	movs	r2, #0
 800869a:	4912      	ldr	r1, [pc, #72]	@ (80086e4 <MX_USB_DEVICE_Init+0x50>)
 800869c:	4812      	ldr	r0, [pc, #72]	@ (80086e8 <MX_USB_DEVICE_Init+0x54>)
 800869e:	f7fe fccd 	bl	800703c <USBD_Init>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d001      	beq.n	80086ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80086a8:	f7f8 fe94 	bl	80013d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80086ac:	490f      	ldr	r1, [pc, #60]	@ (80086ec <MX_USB_DEVICE_Init+0x58>)
 80086ae:	480e      	ldr	r0, [pc, #56]	@ (80086e8 <MX_USB_DEVICE_Init+0x54>)
 80086b0:	f7fe fcf4 	bl	800709c <USBD_RegisterClass>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d001      	beq.n	80086be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80086ba:	f7f8 fe8b 	bl	80013d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80086be:	490c      	ldr	r1, [pc, #48]	@ (80086f0 <MX_USB_DEVICE_Init+0x5c>)
 80086c0:	4809      	ldr	r0, [pc, #36]	@ (80086e8 <MX_USB_DEVICE_Init+0x54>)
 80086c2:	f7fe fbeb 	bl	8006e9c <USBD_CDC_RegisterInterface>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d001      	beq.n	80086d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80086cc:	f7f8 fe82 	bl	80013d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80086d0:	4805      	ldr	r0, [pc, #20]	@ (80086e8 <MX_USB_DEVICE_Init+0x54>)
 80086d2:	f7fe fd19 	bl	8007108 <USBD_Start>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d001      	beq.n	80086e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80086dc:	f7f8 fe7a 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80086e0:	bf00      	nop
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	200000ac 	.word	0x200000ac
 80086e8:	20000294 	.word	0x20000294
 80086ec:	20000018 	.word	0x20000018
 80086f0:	20000098 	.word	0x20000098

080086f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80086f8:	2200      	movs	r2, #0
 80086fa:	4907      	ldr	r1, [pc, #28]	@ (8008718 <CDC_Init_FS+0x24>)
 80086fc:	4807      	ldr	r0, [pc, #28]	@ (800871c <CDC_Init_FS+0x28>)
 80086fe:	f7fe fbe7 	bl	8006ed0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008702:	4907      	ldr	r1, [pc, #28]	@ (8008720 <CDC_Init_FS+0x2c>)
 8008704:	4805      	ldr	r0, [pc, #20]	@ (800871c <CDC_Init_FS+0x28>)
 8008706:	f7fe fc05 	bl	8006f14 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800870a:	4804      	ldr	r0, [pc, #16]	@ (800871c <CDC_Init_FS+0x28>)
 800870c:	f7fe fc60 	bl	8006fd0 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 8008710:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008712:	4618      	mov	r0, r3
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	20000df4 	.word	0x20000df4
 800871c:	20000294 	.word	0x20000294
 8008720:	200005f4 	.word	0x200005f4

08008724 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008724:	b480      	push	{r7}
 8008726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008728:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800872a:	4618      	mov	r0, r3
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008734:	b480      	push	{r7}
 8008736:	b083      	sub	sp, #12
 8008738:	af00      	add	r7, sp, #0
 800873a:	4603      	mov	r3, r0
 800873c:	6039      	str	r1, [r7, #0]
 800873e:	71fb      	strb	r3, [r7, #7]
 8008740:	4613      	mov	r3, r2
 8008742:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008744:	79fb      	ldrb	r3, [r7, #7]
 8008746:	2b23      	cmp	r3, #35	@ 0x23
 8008748:	d84a      	bhi.n	80087e0 <CDC_Control_FS+0xac>
 800874a:	a201      	add	r2, pc, #4	@ (adr r2, 8008750 <CDC_Control_FS+0x1c>)
 800874c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008750:	080087e1 	.word	0x080087e1
 8008754:	080087e1 	.word	0x080087e1
 8008758:	080087e1 	.word	0x080087e1
 800875c:	080087e1 	.word	0x080087e1
 8008760:	080087e1 	.word	0x080087e1
 8008764:	080087e1 	.word	0x080087e1
 8008768:	080087e1 	.word	0x080087e1
 800876c:	080087e1 	.word	0x080087e1
 8008770:	080087e1 	.word	0x080087e1
 8008774:	080087e1 	.word	0x080087e1
 8008778:	080087e1 	.word	0x080087e1
 800877c:	080087e1 	.word	0x080087e1
 8008780:	080087e1 	.word	0x080087e1
 8008784:	080087e1 	.word	0x080087e1
 8008788:	080087e1 	.word	0x080087e1
 800878c:	080087e1 	.word	0x080087e1
 8008790:	080087e1 	.word	0x080087e1
 8008794:	080087e1 	.word	0x080087e1
 8008798:	080087e1 	.word	0x080087e1
 800879c:	080087e1 	.word	0x080087e1
 80087a0:	080087e1 	.word	0x080087e1
 80087a4:	080087e1 	.word	0x080087e1
 80087a8:	080087e1 	.word	0x080087e1
 80087ac:	080087e1 	.word	0x080087e1
 80087b0:	080087e1 	.word	0x080087e1
 80087b4:	080087e1 	.word	0x080087e1
 80087b8:	080087e1 	.word	0x080087e1
 80087bc:	080087e1 	.word	0x080087e1
 80087c0:	080087e1 	.word	0x080087e1
 80087c4:	080087e1 	.word	0x080087e1
 80087c8:	080087e1 	.word	0x080087e1
 80087cc:	080087e1 	.word	0x080087e1
 80087d0:	080087e1 	.word	0x080087e1
 80087d4:	080087e1 	.word	0x080087e1
 80087d8:	080087e1 	.word	0x080087e1
 80087dc:	080087e1 	.word	0x080087e1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80087e0:	bf00      	nop
  }

  return (USBD_OK);
 80087e2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	370c      	adds	r7, #12
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80087f0:	b590      	push	{r4, r7, lr}
 80087f2:	b0cf      	sub	sp, #316	@ 0x13c
 80087f4:	af02      	add	r7, sp, #8
 80087f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80087fa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80087fe:	6018      	str	r0, [r3, #0]
 8008800:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008804:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008808:	6019      	str	r1, [r3, #0]
  /* USER CODE BEGIN 6 */

    char temp[CMD_BUFFER_SIZE*2];
    uint8_t valid = 0; 
 800880a:	2300      	movs	r3, #0
 800880c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    int pumpnum, status, direction, duration; 
    int valvenum;
  
      for (uint32_t i = 0; i < *Len; i++) {
 8008810:	2300      	movs	r3, #0
 8008812:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8008816:	e1df      	b.n	8008bd8 <CDC_Receive_FS+0x3e8>
          char c = (char)Buf[i];
 8008818:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800881c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008826:	4413      	add	r3, r2
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
          uint8_t u = (uint8_t)c;
 800882e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008832:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8008836:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 800883a:	701a      	strb	r2, [r3, #0]
  
          // Echo every char back
          if (c != '\r' && c != '\n') {
 800883c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008840:	2b0d      	cmp	r3, #13
 8008842:	d01a      	beq.n	800887a <CDC_Receive_FS+0x8a>
 8008844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008848:	2b0a      	cmp	r3, #10
 800884a:	d016      	beq.n	800887a <CDC_Receive_FS+0x8a>
              // block until endpoint is free
              CDC_Transmit_FS(&u, 1);
 800884c:	f107 030f 	add.w	r3, r7, #15
 8008850:	2101      	movs	r1, #1
 8008852:	4618      	mov	r0, r3
 8008854:	f000 f9e4 	bl	8008c20 <CDC_Transmit_FS>
              
              if (command_index < CMD_BUFFER_SIZE - 1) {
 8008858:	4bbf      	ldr	r3, [pc, #764]	@ (8008b58 <CDC_Receive_FS+0x368>)
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	2b7e      	cmp	r3, #126	@ 0x7e
 800885e:	f200 81b5 	bhi.w	8008bcc <CDC_Receive_FS+0x3dc>
                  command_buffer[command_index++] = c;
 8008862:	4bbd      	ldr	r3, [pc, #756]	@ (8008b58 <CDC_Receive_FS+0x368>)
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	1c5a      	adds	r2, r3, #1
 8008868:	b2d1      	uxtb	r1, r2
 800886a:	4abb      	ldr	r2, [pc, #748]	@ (8008b58 <CDC_Receive_FS+0x368>)
 800886c:	7011      	strb	r1, [r2, #0]
 800886e:	4619      	mov	r1, r3
 8008870:	4aba      	ldr	r2, [pc, #744]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008876:	5453      	strb	r3, [r2, r1]
 8008878:	e1a9      	b.n	8008bce <CDC_Receive_FS+0x3de>
              }
              continue;
          }
          
          // Terminate command
          command_buffer[command_index] = '\0';
 800887a:	4bb7      	ldr	r3, [pc, #732]	@ (8008b58 <CDC_Receive_FS+0x368>)
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	461a      	mov	r2, r3
 8008880:	4bb6      	ldr	r3, [pc, #728]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008882:	2100      	movs	r1, #0
 8008884:	5499      	strb	r1, [r3, r2]
  
          if (command_index > 0) {
 8008886:	4bb4      	ldr	r3, [pc, #720]	@ (8008b58 <CDC_Receive_FS+0x368>)
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	f000 819f 	beq.w	8008bce <CDC_Receive_FS+0x3de>
              // your command logic
              if (strcmp(command_buffer, "LED2 on") == 0) {
 8008890:	49b3      	ldr	r1, [pc, #716]	@ (8008b60 <CDC_Receive_FS+0x370>)
 8008892:	48b2      	ldr	r0, [pc, #712]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008894:	f7f7 fcb4 	bl	8000200 <strcmp>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d106      	bne.n	80088ac <CDC_Receive_FS+0xbc>
                LED2 = 1;
 800889e:	4bb1      	ldr	r3, [pc, #708]	@ (8008b64 <CDC_Receive_FS+0x374>)
 80088a0:	2201      	movs	r2, #1
 80088a2:	701a      	strb	r2, [r3, #0]
                valid = 1; 
 80088a4:	2301      	movs	r3, #1
 80088a6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
 80088aa:	e00c      	b.n	80088c6 <CDC_Receive_FS+0xd6>
              }
              else if (strcmp(command_buffer, "LED2 off") == 0) {
 80088ac:	49ae      	ldr	r1, [pc, #696]	@ (8008b68 <CDC_Receive_FS+0x378>)
 80088ae:	48ab      	ldr	r0, [pc, #684]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 80088b0:	f7f7 fca6 	bl	8000200 <strcmp>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d105      	bne.n	80088c6 <CDC_Receive_FS+0xd6>
                LED2 = 0;
 80088ba:	4baa      	ldr	r3, [pc, #680]	@ (8008b64 <CDC_Receive_FS+0x374>)
 80088bc:	2200      	movs	r2, #0
 80088be:	701a      	strb	r2, [r3, #0]
                valid = 1; 
 80088c0:	2301      	movs	r3, #1
 80088c2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
              }
              
              if (strcmp(command_buffer, "LED1 on") == 0) {
 80088c6:	49a9      	ldr	r1, [pc, #676]	@ (8008b6c <CDC_Receive_FS+0x37c>)
 80088c8:	48a4      	ldr	r0, [pc, #656]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 80088ca:	f7f7 fc99 	bl	8000200 <strcmp>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d106      	bne.n	80088e2 <CDC_Receive_FS+0xf2>
                LED1 = 1;
 80088d4:	4ba6      	ldr	r3, [pc, #664]	@ (8008b70 <CDC_Receive_FS+0x380>)
 80088d6:	2201      	movs	r2, #1
 80088d8:	701a      	strb	r2, [r3, #0]
                valid = 1; 
 80088da:	2301      	movs	r3, #1
 80088dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
 80088e0:	e00c      	b.n	80088fc <CDC_Receive_FS+0x10c>
              }
              else if (strcmp(command_buffer, "LED1 off") == 0) {
 80088e2:	49a4      	ldr	r1, [pc, #656]	@ (8008b74 <CDC_Receive_FS+0x384>)
 80088e4:	489d      	ldr	r0, [pc, #628]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 80088e6:	f7f7 fc8b 	bl	8000200 <strcmp>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d105      	bne.n	80088fc <CDC_Receive_FS+0x10c>
                LED1 = 0;
 80088f0:	4b9f      	ldr	r3, [pc, #636]	@ (8008b70 <CDC_Receive_FS+0x380>)
 80088f2:	2200      	movs	r2, #0
 80088f4:	701a      	strb	r2, [r3, #0]
                valid = 1; 
 80088f6:	2301      	movs	r3, #1
 80088f8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
              }
              // Format is "pump 1 1 1 200", "pump pumpnum status direction duration"
              if (sscanf(command_buffer, "pump %d %d %d %d", &pumpnum, &status, &direction, &duration) == 4)
 80088fc:	f107 011c 	add.w	r1, r7, #28
 8008900:	f107 0220 	add.w	r2, r7, #32
 8008904:	f107 0314 	add.w	r3, r7, #20
 8008908:	9301      	str	r3, [sp, #4]
 800890a:	f107 0318 	add.w	r3, r7, #24
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	460b      	mov	r3, r1
 8008912:	4999      	ldr	r1, [pc, #612]	@ (8008b78 <CDC_Receive_FS+0x388>)
 8008914:	4891      	ldr	r0, [pc, #580]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008916:	f001 f873 	bl	8009a00 <siscanf>
 800891a:	4603      	mov	r3, r0
 800891c:	2b04      	cmp	r3, #4
 800891e:	f040 8096 	bne.w	8008a4e <CDC_Receive_FS+0x25e>
              {
                valid = 1; 
 8008922:	2301      	movs	r3, #1
 8008924:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
                switch(pumpnum)
 8008928:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800892c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2b03      	cmp	r3, #3
 8008934:	d05f      	beq.n	80089f6 <CDC_Receive_FS+0x206>
 8008936:	2b03      	cmp	r3, #3
 8008938:	f300 8089 	bgt.w	8008a4e <CDC_Receive_FS+0x25e>
 800893c:	2b01      	cmp	r3, #1
 800893e:	d002      	beq.n	8008946 <CDC_Receive_FS+0x156>
 8008940:	2b02      	cmp	r3, #2
 8008942:	d02c      	beq.n	800899e <CDC_Receive_FS+0x1ae>
 8008944:	e083      	b.n	8008a4e <CDC_Receive_FS+0x25e>
                {
                  case 1: 
                    pump1.status = status; 
 8008946:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800894a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	b2da      	uxtb	r2, r3
 8008952:	4b8a      	ldr	r3, [pc, #552]	@ (8008b7c <CDC_Receive_FS+0x38c>)
 8008954:	701a      	strb	r2, [r3, #0]
                    pump1.dir = direction; 
 8008956:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800895a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	b2da      	uxtb	r2, r3
 8008962:	4b86      	ldr	r3, [pc, #536]	@ (8008b7c <CDC_Receive_FS+0x38c>)
 8008964:	705a      	strb	r2, [r3, #1]
                    pump1.duration_us = (uint32_t)duration * 1e6; // duration prompted in seconds -> convert to us
 8008966:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800896a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4618      	mov	r0, r3
 8008972:	f7f7 ff19 	bl	80007a8 <__aeabi_ui2d>
 8008976:	a376      	add	r3, pc, #472	@ (adr r3, 8008b50 <CDC_Receive_FS+0x360>)
 8008978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897c:	f7f7 fca8 	bl	80002d0 <__aeabi_dmul>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	4610      	mov	r0, r2
 8008986:	4619      	mov	r1, r3
 8008988:	f7f7 ff88 	bl	800089c <__aeabi_d2uiz>
 800898c:	4603      	mov	r3, r0
 800898e:	4a7b      	ldr	r2, [pc, #492]	@ (8008b7c <CDC_Receive_FS+0x38c>)
 8008990:	6093      	str	r3, [r2, #8]
                    pump1.start_us = Get_timer6_us();
 8008992:	f7f8 fa15 	bl	8000dc0 <Get_timer6_us>
 8008996:	4603      	mov	r3, r0
 8008998:	4a78      	ldr	r2, [pc, #480]	@ (8008b7c <CDC_Receive_FS+0x38c>)
 800899a:	6053      	str	r3, [r2, #4]
                    break; 
 800899c:	e057      	b.n	8008a4e <CDC_Receive_FS+0x25e>
                  case 2: 
                    pump2.status = status; 
 800899e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80089a2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	b2da      	uxtb	r2, r3
 80089aa:	4b75      	ldr	r3, [pc, #468]	@ (8008b80 <CDC_Receive_FS+0x390>)
 80089ac:	701a      	strb	r2, [r3, #0]
                    pump2.dir = direction; 
 80089ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80089b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	4b71      	ldr	r3, [pc, #452]	@ (8008b80 <CDC_Receive_FS+0x390>)
 80089bc:	705a      	strb	r2, [r3, #1]
                    pump2.duration_us = (uint32_t)duration * 1e6; // duration prompted in seconds -> convert to us
 80089be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80089c2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7f7 feed 	bl	80007a8 <__aeabi_ui2d>
 80089ce:	a360      	add	r3, pc, #384	@ (adr r3, 8008b50 <CDC_Receive_FS+0x360>)
 80089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d4:	f7f7 fc7c 	bl	80002d0 <__aeabi_dmul>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	4610      	mov	r0, r2
 80089de:	4619      	mov	r1, r3
 80089e0:	f7f7 ff5c 	bl	800089c <__aeabi_d2uiz>
 80089e4:	4603      	mov	r3, r0
 80089e6:	4a66      	ldr	r2, [pc, #408]	@ (8008b80 <CDC_Receive_FS+0x390>)
 80089e8:	6093      	str	r3, [r2, #8]
                    pump2.start_us = Get_timer6_us();
 80089ea:	f7f8 f9e9 	bl	8000dc0 <Get_timer6_us>
 80089ee:	4603      	mov	r3, r0
 80089f0:	4a63      	ldr	r2, [pc, #396]	@ (8008b80 <CDC_Receive_FS+0x390>)
 80089f2:	6053      	str	r3, [r2, #4]
                    break; 
 80089f4:	e02b      	b.n	8008a4e <CDC_Receive_FS+0x25e>
                  case 3: 
                    pump3.status = status; 
 80089f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80089fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	b2da      	uxtb	r2, r3
 8008a02:	4b60      	ldr	r3, [pc, #384]	@ (8008b84 <CDC_Receive_FS+0x394>)
 8008a04:	701a      	strb	r2, [r3, #0]
                    pump3.dir = direction; 
 8008a06:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008a0a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	b2da      	uxtb	r2, r3
 8008a12:	4b5c      	ldr	r3, [pc, #368]	@ (8008b84 <CDC_Receive_FS+0x394>)
 8008a14:	705a      	strb	r2, [r3, #1]
                    pump3.duration_us = (uint32_t)duration * 1e6; // duration prompted in seconds -> convert to us
 8008a16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008a1a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7f7 fec1 	bl	80007a8 <__aeabi_ui2d>
 8008a26:	a34a      	add	r3, pc, #296	@ (adr r3, 8008b50 <CDC_Receive_FS+0x360>)
 8008a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2c:	f7f7 fc50 	bl	80002d0 <__aeabi_dmul>
 8008a30:	4602      	mov	r2, r0
 8008a32:	460b      	mov	r3, r1
 8008a34:	4610      	mov	r0, r2
 8008a36:	4619      	mov	r1, r3
 8008a38:	f7f7 ff30 	bl	800089c <__aeabi_d2uiz>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	4a51      	ldr	r2, [pc, #324]	@ (8008b84 <CDC_Receive_FS+0x394>)
 8008a40:	6093      	str	r3, [r2, #8]
                    pump3.start_us = Get_timer6_us();
 8008a42:	f7f8 f9bd 	bl	8000dc0 <Get_timer6_us>
 8008a46:	4603      	mov	r3, r0
 8008a48:	4a4e      	ldr	r2, [pc, #312]	@ (8008b84 <CDC_Receive_FS+0x394>)
 8008a4a:	6053      	str	r3, [r2, #4]
                    break; 
 8008a4c:	bf00      	nop
                }
              }
              
              if (sscanf(command_buffer, "valve %d %d %d", &valvenum, &status, &duration) == 3){
 8008a4e:	f107 011c 	add.w	r1, r7, #28
 8008a52:	f107 0210 	add.w	r2, r7, #16
 8008a56:	f107 0314 	add.w	r3, r7, #20
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	494a      	ldr	r1, [pc, #296]	@ (8008b88 <CDC_Receive_FS+0x398>)
 8008a60:	483e      	ldr	r0, [pc, #248]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008a62:	f000 ffcd 	bl	8009a00 <siscanf>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b03      	cmp	r3, #3
 8008a6a:	d149      	bne.n	8008b00 <CDC_Receive_FS+0x310>
                valid = 1; 
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
                valve[valvenum-1].status = (uint8_t)status; 
 8008a72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008a76:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8008a7a:	6819      	ldr	r1, [r3, #0]
 8008a7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008a80:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	1e5a      	subs	r2, r3, #1
 8008a88:	b2c8      	uxtb	r0, r1
 8008a8a:	4940      	ldr	r1, [pc, #256]	@ (8008b8c <CDC_Receive_FS+0x39c>)
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	005b      	lsls	r3, r3, #1
 8008a90:	4413      	add	r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	440b      	add	r3, r1
 8008a96:	4602      	mov	r2, r0
 8008a98:	701a      	strb	r2, [r3, #0]
                valve[valvenum-1].start_us = Get_timer6_us();
 8008a9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008a9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	1e5c      	subs	r4, r3, #1
 8008aa6:	f7f8 f98b 	bl	8000dc0 <Get_timer6_us>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	4937      	ldr	r1, [pc, #220]	@ (8008b8c <CDC_Receive_FS+0x39c>)
 8008aae:	4623      	mov	r3, r4
 8008ab0:	005b      	lsls	r3, r3, #1
 8008ab2:	4423      	add	r3, r4
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	3304      	adds	r3, #4
 8008aba:	601a      	str	r2, [r3, #0]
                valve[valvenum-1].duration_us = (uint32_t)duration * 1e6; 
 8008abc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ac0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f7f7 fe6e 	bl	80007a8 <__aeabi_ui2d>
 8008acc:	a320      	add	r3, pc, #128	@ (adr r3, 8008b50 <CDC_Receive_FS+0x360>)
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	f7f7 fbfd 	bl	80002d0 <__aeabi_dmul>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4610      	mov	r0, r2
 8008adc:	4619      	mov	r1, r3
 8008ade:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008ae2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	1e5c      	subs	r4, r3, #1
 8008aea:	f7f7 fed7 	bl	800089c <__aeabi_d2uiz>
 8008aee:	4602      	mov	r2, r0
 8008af0:	4926      	ldr	r1, [pc, #152]	@ (8008b8c <CDC_Receive_FS+0x39c>)
 8008af2:	4623      	mov	r3, r4
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	4423      	add	r3, r4
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	440b      	add	r3, r1
 8008afc:	3308      	adds	r3, #8
 8008afe:	601a      	str	r2, [r3, #0]
              }

              // timer test 
              if (strcmp(command_buffer, "Timer on") == 0){
 8008b00:	4923      	ldr	r1, [pc, #140]	@ (8008b90 <CDC_Receive_FS+0x3a0>)
 8008b02:	4816      	ldr	r0, [pc, #88]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008b04:	f7f7 fb7c 	bl	8000200 <strcmp>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d105      	bne.n	8008b1a <CDC_Receive_FS+0x32a>
                Timer6_flag = 1; 
 8008b0e:	4b21      	ldr	r3, [pc, #132]	@ (8008b94 <CDC_Receive_FS+0x3a4>)
 8008b10:	2201      	movs	r2, #1
 8008b12:	701a      	strb	r2, [r3, #0]
                valid = 1; 
 8008b14:	2301      	movs	r3, #1
 8008b16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
              }
  
              if (valid)
 8008b1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d03c      	beq.n	8008b9c <CDC_Receive_FS+0x3ac>
              {
                sprintf(temp, "\r\nReceieved: %s\r\n> ", command_buffer);
 8008b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b26:	4a0d      	ldr	r2, [pc, #52]	@ (8008b5c <CDC_Receive_FS+0x36c>)
 8008b28:	491b      	ldr	r1, [pc, #108]	@ (8008b98 <CDC_Receive_FS+0x3a8>)
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f000 ff48 	bl	80099c0 <siprintf>
                CDC_Transmit_FS((uint8_t*)temp, strlen(temp));
 8008b30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b34:	4618      	mov	r0, r3
 8008b36:	f7f7 fb6d 	bl	8000214 <strlen>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	b29a      	uxth	r2, r3
 8008b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b42:	4611      	mov	r1, r2
 8008b44:	4618      	mov	r0, r3
 8008b46:	f000 f86b 	bl	8008c20 <CDC_Transmit_FS>
 8008b4a:	e03b      	b.n	8008bc4 <CDC_Receive_FS+0x3d4>
 8008b4c:	f3af 8000 	nop.w
 8008b50:	00000000 	.word	0x00000000
 8008b54:	412e8480 	.word	0x412e8480
 8008b58:	200005f0 	.word	0x200005f0
 8008b5c:	20000570 	.word	0x20000570
 8008b60:	0800b428 	.word	0x0800b428
 8008b64:	200001d1 	.word	0x200001d1
 8008b68:	0800b430 	.word	0x0800b430
 8008b6c:	0800b43c 	.word	0x0800b43c
 8008b70:	200001d0 	.word	0x200001d0
 8008b74:	0800b444 	.word	0x0800b444
 8008b78:	0800b450 	.word	0x0800b450
 8008b7c:	200001e8 	.word	0x200001e8
 8008b80:	200001f4 	.word	0x200001f4
 8008b84:	20000200 	.word	0x20000200
 8008b88:	0800b464 	.word	0x0800b464
 8008b8c:	20000240 	.word	0x20000240
 8008b90:	0800b474 	.word	0x0800b474
 8008b94:	200001d2 	.word	0x200001d2
 8008b98:	0800b480 	.word	0x0800b480
              }
              else 
              {
                sprintf(temp, "\r\nError Commaand:%s\r\n> ", command_buffer);
 8008b9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c10 <CDC_Receive_FS+0x420>)
 8008ba2:	491c      	ldr	r1, [pc, #112]	@ (8008c14 <CDC_Receive_FS+0x424>)
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 ff0b 	bl	80099c0 <siprintf>
                CDC_Transmit_FS((uint8_t*)temp, strlen(temp));
 8008baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7f7 fb30 	bl	8000214 <strlen>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	b29a      	uxth	r2, r3
 8008bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bbc:	4611      	mov	r1, r2
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f000 f82e 	bl	8008c20 <CDC_Transmit_FS>
              }
              command_index = 0;
 8008bc4:	4b14      	ldr	r3, [pc, #80]	@ (8008c18 <CDC_Receive_FS+0x428>)
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	701a      	strb	r2, [r3, #0]
 8008bca:	e000      	b.n	8008bce <CDC_Receive_FS+0x3de>
              continue;
 8008bcc:	bf00      	nop
      for (uint32_t i = 0; i < *Len; i++) {
 8008bce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8008bd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008bdc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8008be8:	429a      	cmp	r2, r3
 8008bea:	f4ff ae15 	bcc.w	8008818 <CDC_Receive_FS+0x28>
          }
  
      }
  
      // 4) re-arm USB to receive more
      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 8008bee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8008bf2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8008bf6:	6819      	ldr	r1, [r3, #0]
 8008bf8:	4808      	ldr	r0, [pc, #32]	@ (8008c1c <CDC_Receive_FS+0x42c>)
 8008bfa:	f7fe f98b 	bl	8006f14 <USBD_CDC_SetRxBuffer>
      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008bfe:	4807      	ldr	r0, [pc, #28]	@ (8008c1c <CDC_Receive_FS+0x42c>)
 8008c00:	f7fe f9e6 	bl	8006fd0 <USBD_CDC_ReceivePacket>
      return USBD_OK;
 8008c04:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd90      	pop	{r4, r7, pc}
 8008c10:	20000570 	.word	0x20000570
 8008c14:	0800b494 	.word	0x0800b494
 8008c18:	200005f0 	.word	0x200005f0
 8008c1c:	20000294 	.word	0x20000294

08008c20 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008c30:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <CDC_Transmit_FS+0x48>)
 8008c32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c36:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d001      	beq.n	8008c46 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e00b      	b.n	8008c5e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008c46:	887b      	ldrh	r3, [r7, #2]
 8008c48:	461a      	mov	r2, r3
 8008c4a:	6879      	ldr	r1, [r7, #4]
 8008c4c:	4806      	ldr	r0, [pc, #24]	@ (8008c68 <CDC_Transmit_FS+0x48>)
 8008c4e:	f7fe f93f 	bl	8006ed0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008c52:	4805      	ldr	r0, [pc, #20]	@ (8008c68 <CDC_Transmit_FS+0x48>)
 8008c54:	f7fe f97c 	bl	8006f50 <USBD_CDC_TransmitPacket>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	20000294 	.word	0x20000294

08008c6c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b087      	sub	sp, #28
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	60b9      	str	r1, [r7, #8]
 8008c76:	4613      	mov	r3, r2
 8008c78:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008c7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	371c      	adds	r7, #28
 8008c86:	46bd      	mov	sp, r7
 8008c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8c:	4770      	bx	lr
	...

08008c90 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	4603      	mov	r3, r0
 8008c98:	6039      	str	r1, [r7, #0]
 8008c9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	2212      	movs	r2, #18
 8008ca0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008ca2:	4b03      	ldr	r3, [pc, #12]	@ (8008cb0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	200000cc 	.word	0x200000cc

08008cb4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	4603      	mov	r3, r0
 8008cbc:	6039      	str	r1, [r7, #0]
 8008cbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	2204      	movs	r2, #4
 8008cc4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008cc6:	4b03      	ldr	r3, [pc, #12]	@ (8008cd4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr
 8008cd4:	200000ec 	.word	0x200000ec

08008cd8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	4603      	mov	r3, r0
 8008ce0:	6039      	str	r1, [r7, #0]
 8008ce2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ce4:	79fb      	ldrb	r3, [r7, #7]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d105      	bne.n	8008cf6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	4907      	ldr	r1, [pc, #28]	@ (8008d0c <USBD_FS_ProductStrDescriptor+0x34>)
 8008cee:	4808      	ldr	r0, [pc, #32]	@ (8008d10 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cf0:	f7ff fbe4 	bl	80084bc <USBD_GetString>
 8008cf4:	e004      	b.n	8008d00 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	4904      	ldr	r1, [pc, #16]	@ (8008d0c <USBD_FS_ProductStrDescriptor+0x34>)
 8008cfa:	4805      	ldr	r0, [pc, #20]	@ (8008d10 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cfc:	f7ff fbde 	bl	80084bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d00:	4b02      	ldr	r3, [pc, #8]	@ (8008d0c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	200015f4 	.word	0x200015f4
 8008d10:	0800b4ac 	.word	0x0800b4ac

08008d14 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	6039      	str	r1, [r7, #0]
 8008d1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	4904      	ldr	r1, [pc, #16]	@ (8008d34 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008d24:	4804      	ldr	r0, [pc, #16]	@ (8008d38 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008d26:	f7ff fbc9 	bl	80084bc <USBD_GetString>
  return USBD_StrDesc;
 8008d2a:	4b02      	ldr	r3, [pc, #8]	@ (8008d34 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3708      	adds	r7, #8
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}
 8008d34:	200015f4 	.word	0x200015f4
 8008d38:	0800b4c4 	.word	0x0800b4c4

08008d3c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	4603      	mov	r3, r0
 8008d44:	6039      	str	r1, [r7, #0]
 8008d46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	221a      	movs	r2, #26
 8008d4c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008d4e:	f000 f855 	bl	8008dfc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008d52:	4b02      	ldr	r3, [pc, #8]	@ (8008d5c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3708      	adds	r7, #8
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}
 8008d5c:	200000f0 	.word	0x200000f0

08008d60 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	4603      	mov	r3, r0
 8008d68:	6039      	str	r1, [r7, #0]
 8008d6a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008d6c:	79fb      	ldrb	r3, [r7, #7]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d105      	bne.n	8008d7e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d72:	683a      	ldr	r2, [r7, #0]
 8008d74:	4907      	ldr	r1, [pc, #28]	@ (8008d94 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d76:	4808      	ldr	r0, [pc, #32]	@ (8008d98 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d78:	f7ff fba0 	bl	80084bc <USBD_GetString>
 8008d7c:	e004      	b.n	8008d88 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	4904      	ldr	r1, [pc, #16]	@ (8008d94 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d82:	4805      	ldr	r0, [pc, #20]	@ (8008d98 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d84:	f7ff fb9a 	bl	80084bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d88:	4b02      	ldr	r3, [pc, #8]	@ (8008d94 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3708      	adds	r7, #8
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	200015f4 	.word	0x200015f4
 8008d98:	0800b4d8 	.word	0x0800b4d8

08008d9c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	4603      	mov	r3, r0
 8008da4:	6039      	str	r1, [r7, #0]
 8008da6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008da8:	79fb      	ldrb	r3, [r7, #7]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d105      	bne.n	8008dba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008dae:	683a      	ldr	r2, [r7, #0]
 8008db0:	4907      	ldr	r1, [pc, #28]	@ (8008dd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008db2:	4808      	ldr	r0, [pc, #32]	@ (8008dd4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008db4:	f7ff fb82 	bl	80084bc <USBD_GetString>
 8008db8:	e004      	b.n	8008dc4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008dba:	683a      	ldr	r2, [r7, #0]
 8008dbc:	4904      	ldr	r1, [pc, #16]	@ (8008dd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008dbe:	4805      	ldr	r0, [pc, #20]	@ (8008dd4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008dc0:	f7ff fb7c 	bl	80084bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008dc4:	4b02      	ldr	r3, [pc, #8]	@ (8008dd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	200015f4 	.word	0x200015f4
 8008dd4:	0800b4e4 	.word	0x0800b4e4

08008dd8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	4603      	mov	r3, r0
 8008de0:	6039      	str	r1, [r7, #0]
 8008de2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	220c      	movs	r2, #12
 8008de8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008dea:	4b03      	ldr	r3, [pc, #12]	@ (8008df8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	370c      	adds	r7, #12
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr
 8008df8:	200000e0 	.word	0x200000e0

08008dfc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008e02:	4b0f      	ldr	r3, [pc, #60]	@ (8008e40 <Get_SerialNum+0x44>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008e08:	4b0e      	ldr	r3, [pc, #56]	@ (8008e44 <Get_SerialNum+0x48>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e48 <Get_SerialNum+0x4c>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4413      	add	r3, r2
 8008e1a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d009      	beq.n	8008e36 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008e22:	2208      	movs	r2, #8
 8008e24:	4909      	ldr	r1, [pc, #36]	@ (8008e4c <Get_SerialNum+0x50>)
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 f814 	bl	8008e54 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008e2c:	2204      	movs	r2, #4
 8008e2e:	4908      	ldr	r1, [pc, #32]	@ (8008e50 <Get_SerialNum+0x54>)
 8008e30:	68b8      	ldr	r0, [r7, #8]
 8008e32:	f000 f80f 	bl	8008e54 <IntToUnicode>
  }
}
 8008e36:	bf00      	nop
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
 8008e3e:	bf00      	nop
 8008e40:	1fff7590 	.word	0x1fff7590
 8008e44:	1fff7594 	.word	0x1fff7594
 8008e48:	1fff7598 	.word	0x1fff7598
 8008e4c:	200000f2 	.word	0x200000f2
 8008e50:	20000102 	.word	0x20000102

08008e54 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b087      	sub	sp, #28
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	4613      	mov	r3, r2
 8008e60:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008e62:	2300      	movs	r3, #0
 8008e64:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008e66:	2300      	movs	r3, #0
 8008e68:	75fb      	strb	r3, [r7, #23]
 8008e6a:	e027      	b.n	8008ebc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	0f1b      	lsrs	r3, r3, #28
 8008e70:	2b09      	cmp	r3, #9
 8008e72:	d80b      	bhi.n	8008e8c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	0f1b      	lsrs	r3, r3, #28
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	7dfb      	ldrb	r3, [r7, #23]
 8008e7c:	005b      	lsls	r3, r3, #1
 8008e7e:	4619      	mov	r1, r3
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	440b      	add	r3, r1
 8008e84:	3230      	adds	r2, #48	@ 0x30
 8008e86:	b2d2      	uxtb	r2, r2
 8008e88:	701a      	strb	r2, [r3, #0]
 8008e8a:	e00a      	b.n	8008ea2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	0f1b      	lsrs	r3, r3, #28
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	7dfb      	ldrb	r3, [r7, #23]
 8008e94:	005b      	lsls	r3, r3, #1
 8008e96:	4619      	mov	r1, r3
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	440b      	add	r3, r1
 8008e9c:	3237      	adds	r2, #55	@ 0x37
 8008e9e:	b2d2      	uxtb	r2, r2
 8008ea0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	011b      	lsls	r3, r3, #4
 8008ea6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	005b      	lsls	r3, r3, #1
 8008eac:	3301      	adds	r3, #1
 8008eae:	68ba      	ldr	r2, [r7, #8]
 8008eb0:	4413      	add	r3, r2
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008eb6:	7dfb      	ldrb	r3, [r7, #23]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	75fb      	strb	r3, [r7, #23]
 8008ebc:	7dfa      	ldrb	r2, [r7, #23]
 8008ebe:	79fb      	ldrb	r3, [r7, #7]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d3d3      	bcc.n	8008e6c <IntToUnicode+0x18>
  }
}
 8008ec4:	bf00      	nop
 8008ec6:	bf00      	nop
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
	...

08008ed4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b0b0      	sub	sp, #192	@ 0xc0
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008edc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	601a      	str	r2, [r3, #0]
 8008ee4:	605a      	str	r2, [r3, #4]
 8008ee6:	609a      	str	r2, [r3, #8]
 8008ee8:	60da      	str	r2, [r3, #12]
 8008eea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008eec:	f107 0314 	add.w	r3, r7, #20
 8008ef0:	2298      	movs	r2, #152	@ 0x98
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f000 fe87 	bl	8009c08 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f02:	d173      	bne.n	8008fec <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008f04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008f08:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8008f0a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008f0e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8008f12:	2303      	movs	r3, #3
 8008f14:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008f16:	2301      	movs	r3, #1
 8008f18:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8008f1a:	230c      	movs	r3, #12
 8008f1c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8008f1e:	2302      	movs	r3, #2
 8008f20:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008f22:	2302      	movs	r3, #2
 8008f24:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008f26:	2302      	movs	r3, #2
 8008f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8008f2a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008f2e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008f30:	f107 0314 	add.w	r3, r7, #20
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fb f8af 	bl	8004098 <HAL_RCCEx_PeriphCLKConfig>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d001      	beq.n	8008f44 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8008f40:	f7f8 fa48 	bl	80013d4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f44:	4b2b      	ldr	r3, [pc, #172]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f48:	4a2a      	ldr	r2, [pc, #168]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f4a:	f043 0301 	orr.w	r3, r3, #1
 8008f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008f50:	4b28      	ldr	r3, [pc, #160]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f54:	f003 0301 	and.w	r3, r3, #1
 8008f58:	613b      	str	r3, [r7, #16]
 8008f5a:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008f5c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008f60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f64:	2302      	movs	r3, #2
 8008f66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f70:	2303      	movs	r3, #3
 8008f72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008f76:	230a      	movs	r3, #10
 8008f78:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f7c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8008f80:	4619      	mov	r1, r3
 8008f82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008f86:	f7f8 fd35 	bl	80019f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f8e:	4a19      	ldr	r2, [pc, #100]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008f96:	4b17      	ldr	r3, [pc, #92]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f9e:	60fb      	str	r3, [r7, #12]
 8008fa0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008fa2:	4b14      	ldr	r3, [pc, #80]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d114      	bne.n	8008fd8 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fae:	4b11      	ldr	r3, [pc, #68]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fb2:	4a10      	ldr	r2, [pc, #64]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fba:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fc2:	60bb      	str	r3, [r7, #8]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8008fc6:	f7fa f949 	bl	800325c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fca:	4b0a      	ldr	r3, [pc, #40]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fce:	4a09      	ldr	r2, [pc, #36]	@ (8008ff4 <HAL_PCD_MspInit+0x120>)
 8008fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fd6:	e001      	b.n	8008fdc <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8008fd8:	f7fa f940 	bl	800325c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008fdc:	2200      	movs	r2, #0
 8008fde:	2100      	movs	r1, #0
 8008fe0:	2043      	movs	r0, #67	@ 0x43
 8008fe2:	f7f8 fcd0 	bl	8001986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008fe6:	2043      	movs	r0, #67	@ 0x43
 8008fe8:	f7f8 fce9 	bl	80019be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008fec:	bf00      	nop
 8008fee:	37c0      	adds	r7, #192	@ 0xc0
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	40021000 	.word	0x40021000

08008ff8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800900c:	4619      	mov	r1, r3
 800900e:	4610      	mov	r0, r2
 8009010:	f7fe f8c7 	bl	80071a2 <USBD_LL_SetupStage>
}
 8009014:	bf00      	nop
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	460b      	mov	r3, r1
 8009026:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800902e:	78fa      	ldrb	r2, [r7, #3]
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	4613      	mov	r3, r2
 8009034:	00db      	lsls	r3, r3, #3
 8009036:	4413      	add	r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	440b      	add	r3, r1
 800903c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	4619      	mov	r1, r3
 8009046:	f7fe f901 	bl	800724c <USBD_LL_DataOutStage>
}
 800904a:	bf00      	nop
 800904c:	3708      	adds	r7, #8
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b082      	sub	sp, #8
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
 800905a:	460b      	mov	r3, r1
 800905c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009064:	78fa      	ldrb	r2, [r7, #3]
 8009066:	6879      	ldr	r1, [r7, #4]
 8009068:	4613      	mov	r3, r2
 800906a:	00db      	lsls	r3, r3, #3
 800906c:	4413      	add	r3, r2
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	440b      	add	r3, r1
 8009072:	3320      	adds	r3, #32
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	78fb      	ldrb	r3, [r7, #3]
 8009078:	4619      	mov	r1, r3
 800907a:	f7fe f99a 	bl	80073b2 <USBD_LL_DataInStage>
}
 800907e:	bf00      	nop
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b082      	sub	sp, #8
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009094:	4618      	mov	r0, r3
 8009096:	f7fe fad4 	bl	8007642 <USBD_LL_SOF>
}
 800909a:	bf00      	nop
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b084      	sub	sp, #16
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80090aa:	2301      	movs	r3, #1
 80090ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	79db      	ldrb	r3, [r3, #7]
 80090b2:	2b02      	cmp	r3, #2
 80090b4:	d001      	beq.n	80090ba <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80090b6:	f7f8 f98d 	bl	80013d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80090c0:	7bfa      	ldrb	r2, [r7, #15]
 80090c2:	4611      	mov	r1, r2
 80090c4:	4618      	mov	r0, r3
 80090c6:	f7fe fa78 	bl	80075ba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80090d0:	4618      	mov	r0, r3
 80090d2:	f7fe fa20 	bl	8007516 <USBD_LL_Reset>
}
 80090d6:	bf00      	nop
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
	...

080090e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	6812      	ldr	r2, [r2, #0]
 80090f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80090fa:	f043 0301 	orr.w	r3, r3, #1
 80090fe:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009106:	4618      	mov	r0, r3
 8009108:	f7fe fa67 	bl	80075da <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	7adb      	ldrb	r3, [r3, #11]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d005      	beq.n	8009120 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009114:	4b04      	ldr	r3, [pc, #16]	@ (8009128 <HAL_PCD_SuspendCallback+0x48>)
 8009116:	691b      	ldr	r3, [r3, #16]
 8009118:	4a03      	ldr	r2, [pc, #12]	@ (8009128 <HAL_PCD_SuspendCallback+0x48>)
 800911a:	f043 0306 	orr.w	r3, r3, #6
 800911e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009120:	bf00      	nop
 8009122:	3708      	adds	r7, #8
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	e000ed00 	.word	0xe000ed00

0800912c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	6812      	ldr	r2, [r2, #0]
 8009142:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009146:	f023 0301 	bic.w	r3, r3, #1
 800914a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	7adb      	ldrb	r3, [r3, #11]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d007      	beq.n	8009164 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009154:	4b08      	ldr	r3, [pc, #32]	@ (8009178 <HAL_PCD_ResumeCallback+0x4c>)
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	4a07      	ldr	r2, [pc, #28]	@ (8009178 <HAL_PCD_ResumeCallback+0x4c>)
 800915a:	f023 0306 	bic.w	r3, r3, #6
 800915e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009160:	f000 faf6 	bl	8009750 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800916a:	4618      	mov	r0, r3
 800916c:	f7fe fa51 	bl	8007612 <USBD_LL_Resume>
}
 8009170:	bf00      	nop
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}
 8009178:	e000ed00 	.word	0xe000ed00

0800917c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b082      	sub	sp, #8
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	460b      	mov	r3, r1
 8009186:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	4611      	mov	r1, r2
 8009192:	4618      	mov	r0, r3
 8009194:	f7fe faa7 	bl	80076e6 <USBD_LL_IsoOUTIncomplete>
}
 8009198:	bf00      	nop
 800919a:	3708      	adds	r7, #8
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	460b      	mov	r3, r1
 80091aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091b2:	78fa      	ldrb	r2, [r7, #3]
 80091b4:	4611      	mov	r1, r2
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7fe fa63 	bl	8007682 <USBD_LL_IsoINIncomplete>
}
 80091bc:	bf00      	nop
 80091be:	3708      	adds	r7, #8
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b082      	sub	sp, #8
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fe fab9 	bl	800774a <USBD_LL_DevConnected>
}
 80091d8:	bf00      	nop
 80091da:	3708      	adds	r7, #8
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7fe fab6 	bl	8007760 <USBD_LL_DevDisconnected>
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d13c      	bne.n	8009286 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800920c:	4a20      	ldr	r2, [pc, #128]	@ (8009290 <USBD_LL_Init+0x94>)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	4a1e      	ldr	r2, [pc, #120]	@ (8009290 <USBD_LL_Init+0x94>)
 8009218:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800921c:	4b1c      	ldr	r3, [pc, #112]	@ (8009290 <USBD_LL_Init+0x94>)
 800921e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009222:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009224:	4b1a      	ldr	r3, [pc, #104]	@ (8009290 <USBD_LL_Init+0x94>)
 8009226:	2206      	movs	r2, #6
 8009228:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800922a:	4b19      	ldr	r3, [pc, #100]	@ (8009290 <USBD_LL_Init+0x94>)
 800922c:	2202      	movs	r2, #2
 800922e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009230:	4b17      	ldr	r3, [pc, #92]	@ (8009290 <USBD_LL_Init+0x94>)
 8009232:	2202      	movs	r2, #2
 8009234:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009236:	4b16      	ldr	r3, [pc, #88]	@ (8009290 <USBD_LL_Init+0x94>)
 8009238:	2200      	movs	r2, #0
 800923a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800923c:	4b14      	ldr	r3, [pc, #80]	@ (8009290 <USBD_LL_Init+0x94>)
 800923e:	2200      	movs	r2, #0
 8009240:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009242:	4b13      	ldr	r3, [pc, #76]	@ (8009290 <USBD_LL_Init+0x94>)
 8009244:	2200      	movs	r2, #0
 8009246:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009248:	4b11      	ldr	r3, [pc, #68]	@ (8009290 <USBD_LL_Init+0x94>)
 800924a:	2200      	movs	r2, #0
 800924c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800924e:	4b10      	ldr	r3, [pc, #64]	@ (8009290 <USBD_LL_Init+0x94>)
 8009250:	2200      	movs	r2, #0
 8009252:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009254:	4b0e      	ldr	r3, [pc, #56]	@ (8009290 <USBD_LL_Init+0x94>)
 8009256:	2200      	movs	r2, #0
 8009258:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800925a:	480d      	ldr	r0, [pc, #52]	@ (8009290 <USBD_LL_Init+0x94>)
 800925c:	f7f8 fda4 	bl	8001da8 <HAL_PCD_Init>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009266:	f7f8 f8b5 	bl	80013d4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800926a:	2180      	movs	r1, #128	@ 0x80
 800926c:	4808      	ldr	r0, [pc, #32]	@ (8009290 <USBD_LL_Init+0x94>)
 800926e:	f7f9 fefc 	bl	800306a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009272:	2240      	movs	r2, #64	@ 0x40
 8009274:	2100      	movs	r1, #0
 8009276:	4806      	ldr	r0, [pc, #24]	@ (8009290 <USBD_LL_Init+0x94>)
 8009278:	f7f9 feb0 	bl	8002fdc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800927c:	2280      	movs	r2, #128	@ 0x80
 800927e:	2101      	movs	r1, #1
 8009280:	4803      	ldr	r0, [pc, #12]	@ (8009290 <USBD_LL_Init+0x94>)
 8009282:	f7f9 feab 	bl	8002fdc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	200017f4 	.word	0x200017f4

08009294 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800929c:	2300      	movs	r3, #0
 800929e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092a0:	2300      	movs	r3, #0
 80092a2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7f8 fe8b 	bl	8001fc6 <HAL_PCD_Start>
 80092b0:	4603      	mov	r3, r0
 80092b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80092b4:	7bbb      	ldrb	r3, [r7, #14]
 80092b6:	2b03      	cmp	r3, #3
 80092b8:	d816      	bhi.n	80092e8 <USBD_LL_Start+0x54>
 80092ba:	a201      	add	r2, pc, #4	@ (adr r2, 80092c0 <USBD_LL_Start+0x2c>)
 80092bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c0:	080092d1 	.word	0x080092d1
 80092c4:	080092d7 	.word	0x080092d7
 80092c8:	080092dd 	.word	0x080092dd
 80092cc:	080092e3 	.word	0x080092e3
    case HAL_OK :
      usb_status = USBD_OK;
 80092d0:	2300      	movs	r3, #0
 80092d2:	73fb      	strb	r3, [r7, #15]
    break;
 80092d4:	e00b      	b.n	80092ee <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80092d6:	2303      	movs	r3, #3
 80092d8:	73fb      	strb	r3, [r7, #15]
    break;
 80092da:	e008      	b.n	80092ee <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80092dc:	2301      	movs	r3, #1
 80092de:	73fb      	strb	r3, [r7, #15]
    break;
 80092e0:	e005      	b.n	80092ee <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80092e2:	2303      	movs	r3, #3
 80092e4:	73fb      	strb	r3, [r7, #15]
    break;
 80092e6:	e002      	b.n	80092ee <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80092e8:	2303      	movs	r3, #3
 80092ea:	73fb      	strb	r3, [r7, #15]
    break;
 80092ec:	bf00      	nop
  }
  return usb_status;
 80092ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	4608      	mov	r0, r1
 8009302:	4611      	mov	r1, r2
 8009304:	461a      	mov	r2, r3
 8009306:	4603      	mov	r3, r0
 8009308:	70fb      	strb	r3, [r7, #3]
 800930a:	460b      	mov	r3, r1
 800930c:	70bb      	strb	r3, [r7, #2]
 800930e:	4613      	mov	r3, r2
 8009310:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009316:	2300      	movs	r3, #0
 8009318:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009320:	78bb      	ldrb	r3, [r7, #2]
 8009322:	883a      	ldrh	r2, [r7, #0]
 8009324:	78f9      	ldrb	r1, [r7, #3]
 8009326:	f7f9 fb37 	bl	8002998 <HAL_PCD_EP_Open>
 800932a:	4603      	mov	r3, r0
 800932c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800932e:	7bbb      	ldrb	r3, [r7, #14]
 8009330:	2b03      	cmp	r3, #3
 8009332:	d817      	bhi.n	8009364 <USBD_LL_OpenEP+0x6c>
 8009334:	a201      	add	r2, pc, #4	@ (adr r2, 800933c <USBD_LL_OpenEP+0x44>)
 8009336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800933a:	bf00      	nop
 800933c:	0800934d 	.word	0x0800934d
 8009340:	08009353 	.word	0x08009353
 8009344:	08009359 	.word	0x08009359
 8009348:	0800935f 	.word	0x0800935f
    case HAL_OK :
      usb_status = USBD_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	73fb      	strb	r3, [r7, #15]
    break;
 8009350:	e00b      	b.n	800936a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009352:	2303      	movs	r3, #3
 8009354:	73fb      	strb	r3, [r7, #15]
    break;
 8009356:	e008      	b.n	800936a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009358:	2301      	movs	r3, #1
 800935a:	73fb      	strb	r3, [r7, #15]
    break;
 800935c:	e005      	b.n	800936a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800935e:	2303      	movs	r3, #3
 8009360:	73fb      	strb	r3, [r7, #15]
    break;
 8009362:	e002      	b.n	800936a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8009364:	2303      	movs	r3, #3
 8009366:	73fb      	strb	r3, [r7, #15]
    break;
 8009368:	bf00      	nop
  }
  return usb_status;
 800936a:	7bfb      	ldrb	r3, [r7, #15]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	460b      	mov	r3, r1
 800937e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009384:	2300      	movs	r3, #0
 8009386:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800938e:	78fa      	ldrb	r2, [r7, #3]
 8009390:	4611      	mov	r1, r2
 8009392:	4618      	mov	r0, r3
 8009394:	f7f9 fb6a 	bl	8002a6c <HAL_PCD_EP_Close>
 8009398:	4603      	mov	r3, r0
 800939a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800939c:	7bbb      	ldrb	r3, [r7, #14]
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d816      	bhi.n	80093d0 <USBD_LL_CloseEP+0x5c>
 80093a2:	a201      	add	r2, pc, #4	@ (adr r2, 80093a8 <USBD_LL_CloseEP+0x34>)
 80093a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a8:	080093b9 	.word	0x080093b9
 80093ac:	080093bf 	.word	0x080093bf
 80093b0:	080093c5 	.word	0x080093c5
 80093b4:	080093cb 	.word	0x080093cb
    case HAL_OK :
      usb_status = USBD_OK;
 80093b8:	2300      	movs	r3, #0
 80093ba:	73fb      	strb	r3, [r7, #15]
    break;
 80093bc:	e00b      	b.n	80093d6 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80093be:	2303      	movs	r3, #3
 80093c0:	73fb      	strb	r3, [r7, #15]
    break;
 80093c2:	e008      	b.n	80093d6 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80093c4:	2301      	movs	r3, #1
 80093c6:	73fb      	strb	r3, [r7, #15]
    break;
 80093c8:	e005      	b.n	80093d6 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80093ca:	2303      	movs	r3, #3
 80093cc:	73fb      	strb	r3, [r7, #15]
    break;
 80093ce:	e002      	b.n	80093d6 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80093d0:	2303      	movs	r3, #3
 80093d2:	73fb      	strb	r3, [r7, #15]
    break;
 80093d4:	bf00      	nop
  }
  return usb_status;
 80093d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3710      	adds	r7, #16
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	460b      	mov	r3, r1
 80093ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093f0:	2300      	movs	r3, #0
 80093f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093fa:	78fa      	ldrb	r2, [r7, #3]
 80093fc:	4611      	mov	r1, r2
 80093fe:	4618      	mov	r0, r3
 8009400:	f7f9 fbf9 	bl	8002bf6 <HAL_PCD_EP_SetStall>
 8009404:	4603      	mov	r3, r0
 8009406:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009408:	7bbb      	ldrb	r3, [r7, #14]
 800940a:	2b03      	cmp	r3, #3
 800940c:	d816      	bhi.n	800943c <USBD_LL_StallEP+0x5c>
 800940e:	a201      	add	r2, pc, #4	@ (adr r2, 8009414 <USBD_LL_StallEP+0x34>)
 8009410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009414:	08009425 	.word	0x08009425
 8009418:	0800942b 	.word	0x0800942b
 800941c:	08009431 	.word	0x08009431
 8009420:	08009437 	.word	0x08009437
    case HAL_OK :
      usb_status = USBD_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	73fb      	strb	r3, [r7, #15]
    break;
 8009428:	e00b      	b.n	8009442 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800942a:	2303      	movs	r3, #3
 800942c:	73fb      	strb	r3, [r7, #15]
    break;
 800942e:	e008      	b.n	8009442 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009430:	2301      	movs	r3, #1
 8009432:	73fb      	strb	r3, [r7, #15]
    break;
 8009434:	e005      	b.n	8009442 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009436:	2303      	movs	r3, #3
 8009438:	73fb      	strb	r3, [r7, #15]
    break;
 800943a:	e002      	b.n	8009442 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800943c:	2303      	movs	r3, #3
 800943e:	73fb      	strb	r3, [r7, #15]
    break;
 8009440:	bf00      	nop
  }
  return usb_status;
 8009442:	7bfb      	ldrb	r3, [r7, #15]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3710      	adds	r7, #16
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	460b      	mov	r3, r1
 8009456:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009458:	2300      	movs	r3, #0
 800945a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800945c:	2300      	movs	r3, #0
 800945e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009466:	78fa      	ldrb	r2, [r7, #3]
 8009468:	4611      	mov	r1, r2
 800946a:	4618      	mov	r0, r3
 800946c:	f7f9 fc25 	bl	8002cba <HAL_PCD_EP_ClrStall>
 8009470:	4603      	mov	r3, r0
 8009472:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009474:	7bbb      	ldrb	r3, [r7, #14]
 8009476:	2b03      	cmp	r3, #3
 8009478:	d816      	bhi.n	80094a8 <USBD_LL_ClearStallEP+0x5c>
 800947a:	a201      	add	r2, pc, #4	@ (adr r2, 8009480 <USBD_LL_ClearStallEP+0x34>)
 800947c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009480:	08009491 	.word	0x08009491
 8009484:	08009497 	.word	0x08009497
 8009488:	0800949d 	.word	0x0800949d
 800948c:	080094a3 	.word	0x080094a3
    case HAL_OK :
      usb_status = USBD_OK;
 8009490:	2300      	movs	r3, #0
 8009492:	73fb      	strb	r3, [r7, #15]
    break;
 8009494:	e00b      	b.n	80094ae <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009496:	2303      	movs	r3, #3
 8009498:	73fb      	strb	r3, [r7, #15]
    break;
 800949a:	e008      	b.n	80094ae <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800949c:	2301      	movs	r3, #1
 800949e:	73fb      	strb	r3, [r7, #15]
    break;
 80094a0:	e005      	b.n	80094ae <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80094a2:	2303      	movs	r3, #3
 80094a4:	73fb      	strb	r3, [r7, #15]
    break;
 80094a6:	e002      	b.n	80094ae <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80094a8:	2303      	movs	r3, #3
 80094aa:	73fb      	strb	r3, [r7, #15]
    break;
 80094ac:	bf00      	nop
  }
  return usb_status;
 80094ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	460b      	mov	r3, r1
 80094c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80094ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80094cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	da0b      	bge.n	80094ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80094d4:	78fb      	ldrb	r3, [r7, #3]
 80094d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094da:	68f9      	ldr	r1, [r7, #12]
 80094dc:	4613      	mov	r3, r2
 80094de:	00db      	lsls	r3, r3, #3
 80094e0:	4413      	add	r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	440b      	add	r3, r1
 80094e6:	3316      	adds	r3, #22
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	e00b      	b.n	8009504 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80094ec:	78fb      	ldrb	r3, [r7, #3]
 80094ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80094f2:	68f9      	ldr	r1, [r7, #12]
 80094f4:	4613      	mov	r3, r2
 80094f6:	00db      	lsls	r3, r3, #3
 80094f8:	4413      	add	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	440b      	add	r3, r1
 80094fe:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009502:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009504:	4618      	mov	r0, r3
 8009506:	3714      	adds	r7, #20
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800951c:	2300      	movs	r3, #0
 800951e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009520:	2300      	movs	r3, #0
 8009522:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800952a:	78fa      	ldrb	r2, [r7, #3]
 800952c:	4611      	mov	r1, r2
 800952e:	4618      	mov	r0, r3
 8009530:	f7f9 fa0e 	bl	8002950 <HAL_PCD_SetAddress>
 8009534:	4603      	mov	r3, r0
 8009536:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009538:	7bbb      	ldrb	r3, [r7, #14]
 800953a:	2b03      	cmp	r3, #3
 800953c:	d816      	bhi.n	800956c <USBD_LL_SetUSBAddress+0x5c>
 800953e:	a201      	add	r2, pc, #4	@ (adr r2, 8009544 <USBD_LL_SetUSBAddress+0x34>)
 8009540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009544:	08009555 	.word	0x08009555
 8009548:	0800955b 	.word	0x0800955b
 800954c:	08009561 	.word	0x08009561
 8009550:	08009567 	.word	0x08009567
    case HAL_OK :
      usb_status = USBD_OK;
 8009554:	2300      	movs	r3, #0
 8009556:	73fb      	strb	r3, [r7, #15]
    break;
 8009558:	e00b      	b.n	8009572 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800955a:	2303      	movs	r3, #3
 800955c:	73fb      	strb	r3, [r7, #15]
    break;
 800955e:	e008      	b.n	8009572 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009560:	2301      	movs	r3, #1
 8009562:	73fb      	strb	r3, [r7, #15]
    break;
 8009564:	e005      	b.n	8009572 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009566:	2303      	movs	r3, #3
 8009568:	73fb      	strb	r3, [r7, #15]
    break;
 800956a:	e002      	b.n	8009572 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800956c:	2303      	movs	r3, #3
 800956e:	73fb      	strb	r3, [r7, #15]
    break;
 8009570:	bf00      	nop
  }
  return usb_status;
 8009572:	7bfb      	ldrb	r3, [r7, #15]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	607a      	str	r2, [r7, #4]
 8009586:	603b      	str	r3, [r7, #0]
 8009588:	460b      	mov	r3, r1
 800958a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800959a:	7af9      	ldrb	r1, [r7, #11]
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	f7f9 faf8 	bl	8002b94 <HAL_PCD_EP_Transmit>
 80095a4:	4603      	mov	r3, r0
 80095a6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80095a8:	7dbb      	ldrb	r3, [r7, #22]
 80095aa:	2b03      	cmp	r3, #3
 80095ac:	d816      	bhi.n	80095dc <USBD_LL_Transmit+0x60>
 80095ae:	a201      	add	r2, pc, #4	@ (adr r2, 80095b4 <USBD_LL_Transmit+0x38>)
 80095b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b4:	080095c5 	.word	0x080095c5
 80095b8:	080095cb 	.word	0x080095cb
 80095bc:	080095d1 	.word	0x080095d1
 80095c0:	080095d7 	.word	0x080095d7
    case HAL_OK :
      usb_status = USBD_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	75fb      	strb	r3, [r7, #23]
    break;
 80095c8:	e00b      	b.n	80095e2 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80095ca:	2303      	movs	r3, #3
 80095cc:	75fb      	strb	r3, [r7, #23]
    break;
 80095ce:	e008      	b.n	80095e2 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80095d0:	2301      	movs	r3, #1
 80095d2:	75fb      	strb	r3, [r7, #23]
    break;
 80095d4:	e005      	b.n	80095e2 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80095d6:	2303      	movs	r3, #3
 80095d8:	75fb      	strb	r3, [r7, #23]
    break;
 80095da:	e002      	b.n	80095e2 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80095dc:	2303      	movs	r3, #3
 80095de:	75fb      	strb	r3, [r7, #23]
    break;
 80095e0:	bf00      	nop
  }
  return usb_status;
 80095e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3718      	adds	r7, #24
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	607a      	str	r2, [r7, #4]
 80095f6:	603b      	str	r3, [r7, #0]
 80095f8:	460b      	mov	r3, r1
 80095fa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095fc:	2300      	movs	r3, #0
 80095fe:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009600:	2300      	movs	r3, #0
 8009602:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800960a:	7af9      	ldrb	r1, [r7, #11]
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	f7f9 fa76 	bl	8002b00 <HAL_PCD_EP_Receive>
 8009614:	4603      	mov	r3, r0
 8009616:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009618:	7dbb      	ldrb	r3, [r7, #22]
 800961a:	2b03      	cmp	r3, #3
 800961c:	d816      	bhi.n	800964c <USBD_LL_PrepareReceive+0x60>
 800961e:	a201      	add	r2, pc, #4	@ (adr r2, 8009624 <USBD_LL_PrepareReceive+0x38>)
 8009620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009624:	08009635 	.word	0x08009635
 8009628:	0800963b 	.word	0x0800963b
 800962c:	08009641 	.word	0x08009641
 8009630:	08009647 	.word	0x08009647
    case HAL_OK :
      usb_status = USBD_OK;
 8009634:	2300      	movs	r3, #0
 8009636:	75fb      	strb	r3, [r7, #23]
    break;
 8009638:	e00b      	b.n	8009652 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800963a:	2303      	movs	r3, #3
 800963c:	75fb      	strb	r3, [r7, #23]
    break;
 800963e:	e008      	b.n	8009652 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009640:	2301      	movs	r3, #1
 8009642:	75fb      	strb	r3, [r7, #23]
    break;
 8009644:	e005      	b.n	8009652 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009646:	2303      	movs	r3, #3
 8009648:	75fb      	strb	r3, [r7, #23]
    break;
 800964a:	e002      	b.n	8009652 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800964c:	2303      	movs	r3, #3
 800964e:	75fb      	strb	r3, [r7, #23]
    break;
 8009650:	bf00      	nop
  }
  return usb_status;
 8009652:	7dfb      	ldrb	r3, [r7, #23]
}
 8009654:	4618      	mov	r0, r3
 8009656:	3718      	adds	r7, #24
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	460b      	mov	r3, r1
 8009666:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f7f9 fa76 	bl	8002b64 <HAL_PCD_EP_GetRxCount>
 8009678:	4603      	mov	r3, r0
}
 800967a:	4618      	mov	r0, r3
 800967c:	3708      	adds	r7, #8
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
	...

08009684 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b082      	sub	sp, #8
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d002      	beq.n	800969c <HAL_PCDEx_LPM_Callback+0x18>
 8009696:	2b01      	cmp	r3, #1
 8009698:	d01f      	beq.n	80096da <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800969a:	e03b      	b.n	8009714 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	7adb      	ldrb	r3, [r3, #11]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d007      	beq.n	80096b4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80096a4:	f000 f854 	bl	8009750 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80096a8:	4b1c      	ldr	r3, [pc, #112]	@ (800971c <HAL_PCDEx_LPM_Callback+0x98>)
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	4a1b      	ldr	r2, [pc, #108]	@ (800971c <HAL_PCDEx_LPM_Callback+0x98>)
 80096ae:	f023 0306 	bic.w	r3, r3, #6
 80096b2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	6812      	ldr	r2, [r2, #0]
 80096c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80096c6:	f023 0301 	bic.w	r3, r3, #1
 80096ca:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fd ff9d 	bl	8007612 <USBD_LL_Resume>
    break;
 80096d8:	e01c      	b.n	8009714 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6812      	ldr	r2, [r2, #0]
 80096e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80096ec:	f043 0301 	orr.w	r3, r3, #1
 80096f0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fd ff6e 	bl	80075da <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	7adb      	ldrb	r3, [r3, #11]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d005      	beq.n	8009712 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009706:	4b05      	ldr	r3, [pc, #20]	@ (800971c <HAL_PCDEx_LPM_Callback+0x98>)
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	4a04      	ldr	r2, [pc, #16]	@ (800971c <HAL_PCDEx_LPM_Callback+0x98>)
 800970c:	f043 0306 	orr.w	r3, r3, #6
 8009710:	6113      	str	r3, [r2, #16]
    break;
 8009712:	bf00      	nop
}
 8009714:	bf00      	nop
 8009716:	3708      	adds	r7, #8
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	e000ed00 	.word	0xe000ed00

08009720 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009728:	4b03      	ldr	r3, [pc, #12]	@ (8009738 <USBD_static_malloc+0x18>)
}
 800972a:	4618      	mov	r0, r3
 800972c:	370c      	adds	r7, #12
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	20001cd8 	.word	0x20001cd8

0800973c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]

}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009754:	f7f7 f8ee 	bl	8000934 <SystemClock_Config>
}
 8009758:	bf00      	nop
 800975a:	bd80      	pop	{r7, pc}

0800975c <std>:
 800975c:	2300      	movs	r3, #0
 800975e:	b510      	push	{r4, lr}
 8009760:	4604      	mov	r4, r0
 8009762:	e9c0 3300 	strd	r3, r3, [r0]
 8009766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800976a:	6083      	str	r3, [r0, #8]
 800976c:	8181      	strh	r1, [r0, #12]
 800976e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009770:	81c2      	strh	r2, [r0, #14]
 8009772:	6183      	str	r3, [r0, #24]
 8009774:	4619      	mov	r1, r3
 8009776:	2208      	movs	r2, #8
 8009778:	305c      	adds	r0, #92	@ 0x5c
 800977a:	f000 fa45 	bl	8009c08 <memset>
 800977e:	4b0d      	ldr	r3, [pc, #52]	@ (80097b4 <std+0x58>)
 8009780:	6263      	str	r3, [r4, #36]	@ 0x24
 8009782:	4b0d      	ldr	r3, [pc, #52]	@ (80097b8 <std+0x5c>)
 8009784:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009786:	4b0d      	ldr	r3, [pc, #52]	@ (80097bc <std+0x60>)
 8009788:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800978a:	4b0d      	ldr	r3, [pc, #52]	@ (80097c0 <std+0x64>)
 800978c:	6323      	str	r3, [r4, #48]	@ 0x30
 800978e:	4b0d      	ldr	r3, [pc, #52]	@ (80097c4 <std+0x68>)
 8009790:	6224      	str	r4, [r4, #32]
 8009792:	429c      	cmp	r4, r3
 8009794:	d006      	beq.n	80097a4 <std+0x48>
 8009796:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800979a:	4294      	cmp	r4, r2
 800979c:	d002      	beq.n	80097a4 <std+0x48>
 800979e:	33d0      	adds	r3, #208	@ 0xd0
 80097a0:	429c      	cmp	r4, r3
 80097a2:	d105      	bne.n	80097b0 <std+0x54>
 80097a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80097a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ac:	f000 baa4 	b.w	8009cf8 <__retarget_lock_init_recursive>
 80097b0:	bd10      	pop	{r4, pc}
 80097b2:	bf00      	nop
 80097b4:	08009a55 	.word	0x08009a55
 80097b8:	08009a7b 	.word	0x08009a7b
 80097bc:	08009ab3 	.word	0x08009ab3
 80097c0:	08009ad7 	.word	0x08009ad7
 80097c4:	20001ef8 	.word	0x20001ef8

080097c8 <stdio_exit_handler>:
 80097c8:	4a02      	ldr	r2, [pc, #8]	@ (80097d4 <stdio_exit_handler+0xc>)
 80097ca:	4903      	ldr	r1, [pc, #12]	@ (80097d8 <stdio_exit_handler+0x10>)
 80097cc:	4803      	ldr	r0, [pc, #12]	@ (80097dc <stdio_exit_handler+0x14>)
 80097ce:	f000 b869 	b.w	80098a4 <_fwalk_sglue>
 80097d2:	bf00      	nop
 80097d4:	2000010c 	.word	0x2000010c
 80097d8:	0800ae7d 	.word	0x0800ae7d
 80097dc:	2000011c 	.word	0x2000011c

080097e0 <cleanup_stdio>:
 80097e0:	6841      	ldr	r1, [r0, #4]
 80097e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009814 <cleanup_stdio+0x34>)
 80097e4:	4299      	cmp	r1, r3
 80097e6:	b510      	push	{r4, lr}
 80097e8:	4604      	mov	r4, r0
 80097ea:	d001      	beq.n	80097f0 <cleanup_stdio+0x10>
 80097ec:	f001 fb46 	bl	800ae7c <_fflush_r>
 80097f0:	68a1      	ldr	r1, [r4, #8]
 80097f2:	4b09      	ldr	r3, [pc, #36]	@ (8009818 <cleanup_stdio+0x38>)
 80097f4:	4299      	cmp	r1, r3
 80097f6:	d002      	beq.n	80097fe <cleanup_stdio+0x1e>
 80097f8:	4620      	mov	r0, r4
 80097fa:	f001 fb3f 	bl	800ae7c <_fflush_r>
 80097fe:	68e1      	ldr	r1, [r4, #12]
 8009800:	4b06      	ldr	r3, [pc, #24]	@ (800981c <cleanup_stdio+0x3c>)
 8009802:	4299      	cmp	r1, r3
 8009804:	d004      	beq.n	8009810 <cleanup_stdio+0x30>
 8009806:	4620      	mov	r0, r4
 8009808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800980c:	f001 bb36 	b.w	800ae7c <_fflush_r>
 8009810:	bd10      	pop	{r4, pc}
 8009812:	bf00      	nop
 8009814:	20001ef8 	.word	0x20001ef8
 8009818:	20001f60 	.word	0x20001f60
 800981c:	20001fc8 	.word	0x20001fc8

08009820 <global_stdio_init.part.0>:
 8009820:	b510      	push	{r4, lr}
 8009822:	4b0b      	ldr	r3, [pc, #44]	@ (8009850 <global_stdio_init.part.0+0x30>)
 8009824:	4c0b      	ldr	r4, [pc, #44]	@ (8009854 <global_stdio_init.part.0+0x34>)
 8009826:	4a0c      	ldr	r2, [pc, #48]	@ (8009858 <global_stdio_init.part.0+0x38>)
 8009828:	601a      	str	r2, [r3, #0]
 800982a:	4620      	mov	r0, r4
 800982c:	2200      	movs	r2, #0
 800982e:	2104      	movs	r1, #4
 8009830:	f7ff ff94 	bl	800975c <std>
 8009834:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009838:	2201      	movs	r2, #1
 800983a:	2109      	movs	r1, #9
 800983c:	f7ff ff8e 	bl	800975c <std>
 8009840:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009844:	2202      	movs	r2, #2
 8009846:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800984a:	2112      	movs	r1, #18
 800984c:	f7ff bf86 	b.w	800975c <std>
 8009850:	20002030 	.word	0x20002030
 8009854:	20001ef8 	.word	0x20001ef8
 8009858:	080097c9 	.word	0x080097c9

0800985c <__sfp_lock_acquire>:
 800985c:	4801      	ldr	r0, [pc, #4]	@ (8009864 <__sfp_lock_acquire+0x8>)
 800985e:	f000 ba4c 	b.w	8009cfa <__retarget_lock_acquire_recursive>
 8009862:	bf00      	nop
 8009864:	20002039 	.word	0x20002039

08009868 <__sfp_lock_release>:
 8009868:	4801      	ldr	r0, [pc, #4]	@ (8009870 <__sfp_lock_release+0x8>)
 800986a:	f000 ba47 	b.w	8009cfc <__retarget_lock_release_recursive>
 800986e:	bf00      	nop
 8009870:	20002039 	.word	0x20002039

08009874 <__sinit>:
 8009874:	b510      	push	{r4, lr}
 8009876:	4604      	mov	r4, r0
 8009878:	f7ff fff0 	bl	800985c <__sfp_lock_acquire>
 800987c:	6a23      	ldr	r3, [r4, #32]
 800987e:	b11b      	cbz	r3, 8009888 <__sinit+0x14>
 8009880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009884:	f7ff bff0 	b.w	8009868 <__sfp_lock_release>
 8009888:	4b04      	ldr	r3, [pc, #16]	@ (800989c <__sinit+0x28>)
 800988a:	6223      	str	r3, [r4, #32]
 800988c:	4b04      	ldr	r3, [pc, #16]	@ (80098a0 <__sinit+0x2c>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1f5      	bne.n	8009880 <__sinit+0xc>
 8009894:	f7ff ffc4 	bl	8009820 <global_stdio_init.part.0>
 8009898:	e7f2      	b.n	8009880 <__sinit+0xc>
 800989a:	bf00      	nop
 800989c:	080097e1 	.word	0x080097e1
 80098a0:	20002030 	.word	0x20002030

080098a4 <_fwalk_sglue>:
 80098a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a8:	4607      	mov	r7, r0
 80098aa:	4688      	mov	r8, r1
 80098ac:	4614      	mov	r4, r2
 80098ae:	2600      	movs	r6, #0
 80098b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098b4:	f1b9 0901 	subs.w	r9, r9, #1
 80098b8:	d505      	bpl.n	80098c6 <_fwalk_sglue+0x22>
 80098ba:	6824      	ldr	r4, [r4, #0]
 80098bc:	2c00      	cmp	r4, #0
 80098be:	d1f7      	bne.n	80098b0 <_fwalk_sglue+0xc>
 80098c0:	4630      	mov	r0, r6
 80098c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098c6:	89ab      	ldrh	r3, [r5, #12]
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d907      	bls.n	80098dc <_fwalk_sglue+0x38>
 80098cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098d0:	3301      	adds	r3, #1
 80098d2:	d003      	beq.n	80098dc <_fwalk_sglue+0x38>
 80098d4:	4629      	mov	r1, r5
 80098d6:	4638      	mov	r0, r7
 80098d8:	47c0      	blx	r8
 80098da:	4306      	orrs	r6, r0
 80098dc:	3568      	adds	r5, #104	@ 0x68
 80098de:	e7e9      	b.n	80098b4 <_fwalk_sglue+0x10>

080098e0 <iprintf>:
 80098e0:	b40f      	push	{r0, r1, r2, r3}
 80098e2:	b507      	push	{r0, r1, r2, lr}
 80098e4:	4906      	ldr	r1, [pc, #24]	@ (8009900 <iprintf+0x20>)
 80098e6:	ab04      	add	r3, sp, #16
 80098e8:	6808      	ldr	r0, [r1, #0]
 80098ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ee:	6881      	ldr	r1, [r0, #8]
 80098f0:	9301      	str	r3, [sp, #4]
 80098f2:	f000 fe4b 	bl	800a58c <_vfiprintf_r>
 80098f6:	b003      	add	sp, #12
 80098f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098fc:	b004      	add	sp, #16
 80098fe:	4770      	bx	lr
 8009900:	20000118 	.word	0x20000118

08009904 <_puts_r>:
 8009904:	6a03      	ldr	r3, [r0, #32]
 8009906:	b570      	push	{r4, r5, r6, lr}
 8009908:	6884      	ldr	r4, [r0, #8]
 800990a:	4605      	mov	r5, r0
 800990c:	460e      	mov	r6, r1
 800990e:	b90b      	cbnz	r3, 8009914 <_puts_r+0x10>
 8009910:	f7ff ffb0 	bl	8009874 <__sinit>
 8009914:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009916:	07db      	lsls	r3, r3, #31
 8009918:	d405      	bmi.n	8009926 <_puts_r+0x22>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	0598      	lsls	r0, r3, #22
 800991e:	d402      	bmi.n	8009926 <_puts_r+0x22>
 8009920:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009922:	f000 f9ea 	bl	8009cfa <__retarget_lock_acquire_recursive>
 8009926:	89a3      	ldrh	r3, [r4, #12]
 8009928:	0719      	lsls	r1, r3, #28
 800992a:	d502      	bpl.n	8009932 <_puts_r+0x2e>
 800992c:	6923      	ldr	r3, [r4, #16]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d135      	bne.n	800999e <_puts_r+0x9a>
 8009932:	4621      	mov	r1, r4
 8009934:	4628      	mov	r0, r5
 8009936:	f000 f911 	bl	8009b5c <__swsetup_r>
 800993a:	b380      	cbz	r0, 800999e <_puts_r+0x9a>
 800993c:	f04f 35ff 	mov.w	r5, #4294967295
 8009940:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009942:	07da      	lsls	r2, r3, #31
 8009944:	d405      	bmi.n	8009952 <_puts_r+0x4e>
 8009946:	89a3      	ldrh	r3, [r4, #12]
 8009948:	059b      	lsls	r3, r3, #22
 800994a:	d402      	bmi.n	8009952 <_puts_r+0x4e>
 800994c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800994e:	f000 f9d5 	bl	8009cfc <__retarget_lock_release_recursive>
 8009952:	4628      	mov	r0, r5
 8009954:	bd70      	pop	{r4, r5, r6, pc}
 8009956:	2b00      	cmp	r3, #0
 8009958:	da04      	bge.n	8009964 <_puts_r+0x60>
 800995a:	69a2      	ldr	r2, [r4, #24]
 800995c:	429a      	cmp	r2, r3
 800995e:	dc17      	bgt.n	8009990 <_puts_r+0x8c>
 8009960:	290a      	cmp	r1, #10
 8009962:	d015      	beq.n	8009990 <_puts_r+0x8c>
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	1c5a      	adds	r2, r3, #1
 8009968:	6022      	str	r2, [r4, #0]
 800996a:	7019      	strb	r1, [r3, #0]
 800996c:	68a3      	ldr	r3, [r4, #8]
 800996e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009972:	3b01      	subs	r3, #1
 8009974:	60a3      	str	r3, [r4, #8]
 8009976:	2900      	cmp	r1, #0
 8009978:	d1ed      	bne.n	8009956 <_puts_r+0x52>
 800997a:	2b00      	cmp	r3, #0
 800997c:	da11      	bge.n	80099a2 <_puts_r+0x9e>
 800997e:	4622      	mov	r2, r4
 8009980:	210a      	movs	r1, #10
 8009982:	4628      	mov	r0, r5
 8009984:	f000 f8ab 	bl	8009ade <__swbuf_r>
 8009988:	3001      	adds	r0, #1
 800998a:	d0d7      	beq.n	800993c <_puts_r+0x38>
 800998c:	250a      	movs	r5, #10
 800998e:	e7d7      	b.n	8009940 <_puts_r+0x3c>
 8009990:	4622      	mov	r2, r4
 8009992:	4628      	mov	r0, r5
 8009994:	f000 f8a3 	bl	8009ade <__swbuf_r>
 8009998:	3001      	adds	r0, #1
 800999a:	d1e7      	bne.n	800996c <_puts_r+0x68>
 800999c:	e7ce      	b.n	800993c <_puts_r+0x38>
 800999e:	3e01      	subs	r6, #1
 80099a0:	e7e4      	b.n	800996c <_puts_r+0x68>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	1c5a      	adds	r2, r3, #1
 80099a6:	6022      	str	r2, [r4, #0]
 80099a8:	220a      	movs	r2, #10
 80099aa:	701a      	strb	r2, [r3, #0]
 80099ac:	e7ee      	b.n	800998c <_puts_r+0x88>
	...

080099b0 <puts>:
 80099b0:	4b02      	ldr	r3, [pc, #8]	@ (80099bc <puts+0xc>)
 80099b2:	4601      	mov	r1, r0
 80099b4:	6818      	ldr	r0, [r3, #0]
 80099b6:	f7ff bfa5 	b.w	8009904 <_puts_r>
 80099ba:	bf00      	nop
 80099bc:	20000118 	.word	0x20000118

080099c0 <siprintf>:
 80099c0:	b40e      	push	{r1, r2, r3}
 80099c2:	b500      	push	{lr}
 80099c4:	b09c      	sub	sp, #112	@ 0x70
 80099c6:	ab1d      	add	r3, sp, #116	@ 0x74
 80099c8:	9002      	str	r0, [sp, #8]
 80099ca:	9006      	str	r0, [sp, #24]
 80099cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80099d0:	4809      	ldr	r0, [pc, #36]	@ (80099f8 <siprintf+0x38>)
 80099d2:	9107      	str	r1, [sp, #28]
 80099d4:	9104      	str	r1, [sp, #16]
 80099d6:	4909      	ldr	r1, [pc, #36]	@ (80099fc <siprintf+0x3c>)
 80099d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80099dc:	9105      	str	r1, [sp, #20]
 80099de:	6800      	ldr	r0, [r0, #0]
 80099e0:	9301      	str	r3, [sp, #4]
 80099e2:	a902      	add	r1, sp, #8
 80099e4:	f000 fae0 	bl	8009fa8 <_svfiprintf_r>
 80099e8:	9b02      	ldr	r3, [sp, #8]
 80099ea:	2200      	movs	r2, #0
 80099ec:	701a      	strb	r2, [r3, #0]
 80099ee:	b01c      	add	sp, #112	@ 0x70
 80099f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099f4:	b003      	add	sp, #12
 80099f6:	4770      	bx	lr
 80099f8:	20000118 	.word	0x20000118
 80099fc:	ffff0208 	.word	0xffff0208

08009a00 <siscanf>:
 8009a00:	b40e      	push	{r1, r2, r3}
 8009a02:	b530      	push	{r4, r5, lr}
 8009a04:	b09c      	sub	sp, #112	@ 0x70
 8009a06:	ac1f      	add	r4, sp, #124	@ 0x7c
 8009a08:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8009a0c:	f854 5b04 	ldr.w	r5, [r4], #4
 8009a10:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009a14:	9002      	str	r0, [sp, #8]
 8009a16:	9006      	str	r0, [sp, #24]
 8009a18:	f7f6 fbfc 	bl	8000214 <strlen>
 8009a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8009a4c <siscanf+0x4c>)
 8009a1e:	9003      	str	r0, [sp, #12]
 8009a20:	9007      	str	r0, [sp, #28]
 8009a22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a24:	480a      	ldr	r0, [pc, #40]	@ (8009a50 <siscanf+0x50>)
 8009a26:	9401      	str	r4, [sp, #4]
 8009a28:	2300      	movs	r3, #0
 8009a2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009a2c:	9314      	str	r3, [sp, #80]	@ 0x50
 8009a2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009a32:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009a36:	462a      	mov	r2, r5
 8009a38:	4623      	mov	r3, r4
 8009a3a:	a902      	add	r1, sp, #8
 8009a3c:	6800      	ldr	r0, [r0, #0]
 8009a3e:	f000 fc07 	bl	800a250 <__ssvfiscanf_r>
 8009a42:	b01c      	add	sp, #112	@ 0x70
 8009a44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a48:	b003      	add	sp, #12
 8009a4a:	4770      	bx	lr
 8009a4c:	08009a77 	.word	0x08009a77
 8009a50:	20000118 	.word	0x20000118

08009a54 <__sread>:
 8009a54:	b510      	push	{r4, lr}
 8009a56:	460c      	mov	r4, r1
 8009a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a5c:	f000 f8fe 	bl	8009c5c <_read_r>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	bfab      	itete	ge
 8009a64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009a66:	89a3      	ldrhlt	r3, [r4, #12]
 8009a68:	181b      	addge	r3, r3, r0
 8009a6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009a6e:	bfac      	ite	ge
 8009a70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009a72:	81a3      	strhlt	r3, [r4, #12]
 8009a74:	bd10      	pop	{r4, pc}

08009a76 <__seofread>:
 8009a76:	2000      	movs	r0, #0
 8009a78:	4770      	bx	lr

08009a7a <__swrite>:
 8009a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7e:	461f      	mov	r7, r3
 8009a80:	898b      	ldrh	r3, [r1, #12]
 8009a82:	05db      	lsls	r3, r3, #23
 8009a84:	4605      	mov	r5, r0
 8009a86:	460c      	mov	r4, r1
 8009a88:	4616      	mov	r6, r2
 8009a8a:	d505      	bpl.n	8009a98 <__swrite+0x1e>
 8009a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a90:	2302      	movs	r3, #2
 8009a92:	2200      	movs	r2, #0
 8009a94:	f000 f8d0 	bl	8009c38 <_lseek_r>
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009aa2:	81a3      	strh	r3, [r4, #12]
 8009aa4:	4632      	mov	r2, r6
 8009aa6:	463b      	mov	r3, r7
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009aae:	f000 b8e7 	b.w	8009c80 <_write_r>

08009ab2 <__sseek>:
 8009ab2:	b510      	push	{r4, lr}
 8009ab4:	460c      	mov	r4, r1
 8009ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aba:	f000 f8bd 	bl	8009c38 <_lseek_r>
 8009abe:	1c43      	adds	r3, r0, #1
 8009ac0:	89a3      	ldrh	r3, [r4, #12]
 8009ac2:	bf15      	itete	ne
 8009ac4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009ac6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009aca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009ace:	81a3      	strheq	r3, [r4, #12]
 8009ad0:	bf18      	it	ne
 8009ad2:	81a3      	strhne	r3, [r4, #12]
 8009ad4:	bd10      	pop	{r4, pc}

08009ad6 <__sclose>:
 8009ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ada:	f000 b89d 	b.w	8009c18 <_close_r>

08009ade <__swbuf_r>:
 8009ade:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae0:	460e      	mov	r6, r1
 8009ae2:	4614      	mov	r4, r2
 8009ae4:	4605      	mov	r5, r0
 8009ae6:	b118      	cbz	r0, 8009af0 <__swbuf_r+0x12>
 8009ae8:	6a03      	ldr	r3, [r0, #32]
 8009aea:	b90b      	cbnz	r3, 8009af0 <__swbuf_r+0x12>
 8009aec:	f7ff fec2 	bl	8009874 <__sinit>
 8009af0:	69a3      	ldr	r3, [r4, #24]
 8009af2:	60a3      	str	r3, [r4, #8]
 8009af4:	89a3      	ldrh	r3, [r4, #12]
 8009af6:	071a      	lsls	r2, r3, #28
 8009af8:	d501      	bpl.n	8009afe <__swbuf_r+0x20>
 8009afa:	6923      	ldr	r3, [r4, #16]
 8009afc:	b943      	cbnz	r3, 8009b10 <__swbuf_r+0x32>
 8009afe:	4621      	mov	r1, r4
 8009b00:	4628      	mov	r0, r5
 8009b02:	f000 f82b 	bl	8009b5c <__swsetup_r>
 8009b06:	b118      	cbz	r0, 8009b10 <__swbuf_r+0x32>
 8009b08:	f04f 37ff 	mov.w	r7, #4294967295
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b10:	6823      	ldr	r3, [r4, #0]
 8009b12:	6922      	ldr	r2, [r4, #16]
 8009b14:	1a98      	subs	r0, r3, r2
 8009b16:	6963      	ldr	r3, [r4, #20]
 8009b18:	b2f6      	uxtb	r6, r6
 8009b1a:	4283      	cmp	r3, r0
 8009b1c:	4637      	mov	r7, r6
 8009b1e:	dc05      	bgt.n	8009b2c <__swbuf_r+0x4e>
 8009b20:	4621      	mov	r1, r4
 8009b22:	4628      	mov	r0, r5
 8009b24:	f001 f9aa 	bl	800ae7c <_fflush_r>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d1ed      	bne.n	8009b08 <__swbuf_r+0x2a>
 8009b2c:	68a3      	ldr	r3, [r4, #8]
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	60a3      	str	r3, [r4, #8]
 8009b32:	6823      	ldr	r3, [r4, #0]
 8009b34:	1c5a      	adds	r2, r3, #1
 8009b36:	6022      	str	r2, [r4, #0]
 8009b38:	701e      	strb	r6, [r3, #0]
 8009b3a:	6962      	ldr	r2, [r4, #20]
 8009b3c:	1c43      	adds	r3, r0, #1
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d004      	beq.n	8009b4c <__swbuf_r+0x6e>
 8009b42:	89a3      	ldrh	r3, [r4, #12]
 8009b44:	07db      	lsls	r3, r3, #31
 8009b46:	d5e1      	bpl.n	8009b0c <__swbuf_r+0x2e>
 8009b48:	2e0a      	cmp	r6, #10
 8009b4a:	d1df      	bne.n	8009b0c <__swbuf_r+0x2e>
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	4628      	mov	r0, r5
 8009b50:	f001 f994 	bl	800ae7c <_fflush_r>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d0d9      	beq.n	8009b0c <__swbuf_r+0x2e>
 8009b58:	e7d6      	b.n	8009b08 <__swbuf_r+0x2a>
	...

08009b5c <__swsetup_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4b29      	ldr	r3, [pc, #164]	@ (8009c04 <__swsetup_r+0xa8>)
 8009b60:	4605      	mov	r5, r0
 8009b62:	6818      	ldr	r0, [r3, #0]
 8009b64:	460c      	mov	r4, r1
 8009b66:	b118      	cbz	r0, 8009b70 <__swsetup_r+0x14>
 8009b68:	6a03      	ldr	r3, [r0, #32]
 8009b6a:	b90b      	cbnz	r3, 8009b70 <__swsetup_r+0x14>
 8009b6c:	f7ff fe82 	bl	8009874 <__sinit>
 8009b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b74:	0719      	lsls	r1, r3, #28
 8009b76:	d422      	bmi.n	8009bbe <__swsetup_r+0x62>
 8009b78:	06da      	lsls	r2, r3, #27
 8009b7a:	d407      	bmi.n	8009b8c <__swsetup_r+0x30>
 8009b7c:	2209      	movs	r2, #9
 8009b7e:	602a      	str	r2, [r5, #0]
 8009b80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b84:	81a3      	strh	r3, [r4, #12]
 8009b86:	f04f 30ff 	mov.w	r0, #4294967295
 8009b8a:	e033      	b.n	8009bf4 <__swsetup_r+0x98>
 8009b8c:	0758      	lsls	r0, r3, #29
 8009b8e:	d512      	bpl.n	8009bb6 <__swsetup_r+0x5a>
 8009b90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b92:	b141      	cbz	r1, 8009ba6 <__swsetup_r+0x4a>
 8009b94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b98:	4299      	cmp	r1, r3
 8009b9a:	d002      	beq.n	8009ba2 <__swsetup_r+0x46>
 8009b9c:	4628      	mov	r0, r5
 8009b9e:	f000 f8af 	bl	8009d00 <_free_r>
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ba6:	89a3      	ldrh	r3, [r4, #12]
 8009ba8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009bac:	81a3      	strh	r3, [r4, #12]
 8009bae:	2300      	movs	r3, #0
 8009bb0:	6063      	str	r3, [r4, #4]
 8009bb2:	6923      	ldr	r3, [r4, #16]
 8009bb4:	6023      	str	r3, [r4, #0]
 8009bb6:	89a3      	ldrh	r3, [r4, #12]
 8009bb8:	f043 0308 	orr.w	r3, r3, #8
 8009bbc:	81a3      	strh	r3, [r4, #12]
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	b94b      	cbnz	r3, 8009bd6 <__swsetup_r+0x7a>
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009bc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bcc:	d003      	beq.n	8009bd6 <__swsetup_r+0x7a>
 8009bce:	4621      	mov	r1, r4
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	f001 f9a1 	bl	800af18 <__smakebuf_r>
 8009bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bda:	f013 0201 	ands.w	r2, r3, #1
 8009bde:	d00a      	beq.n	8009bf6 <__swsetup_r+0x9a>
 8009be0:	2200      	movs	r2, #0
 8009be2:	60a2      	str	r2, [r4, #8]
 8009be4:	6962      	ldr	r2, [r4, #20]
 8009be6:	4252      	negs	r2, r2
 8009be8:	61a2      	str	r2, [r4, #24]
 8009bea:	6922      	ldr	r2, [r4, #16]
 8009bec:	b942      	cbnz	r2, 8009c00 <__swsetup_r+0xa4>
 8009bee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bf2:	d1c5      	bne.n	8009b80 <__swsetup_r+0x24>
 8009bf4:	bd38      	pop	{r3, r4, r5, pc}
 8009bf6:	0799      	lsls	r1, r3, #30
 8009bf8:	bf58      	it	pl
 8009bfa:	6962      	ldrpl	r2, [r4, #20]
 8009bfc:	60a2      	str	r2, [r4, #8]
 8009bfe:	e7f4      	b.n	8009bea <__swsetup_r+0x8e>
 8009c00:	2000      	movs	r0, #0
 8009c02:	e7f7      	b.n	8009bf4 <__swsetup_r+0x98>
 8009c04:	20000118 	.word	0x20000118

08009c08 <memset>:
 8009c08:	4402      	add	r2, r0
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d100      	bne.n	8009c12 <memset+0xa>
 8009c10:	4770      	bx	lr
 8009c12:	f803 1b01 	strb.w	r1, [r3], #1
 8009c16:	e7f9      	b.n	8009c0c <memset+0x4>

08009c18 <_close_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4d06      	ldr	r5, [pc, #24]	@ (8009c34 <_close_r+0x1c>)
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	4604      	mov	r4, r0
 8009c20:	4608      	mov	r0, r1
 8009c22:	602b      	str	r3, [r5, #0]
 8009c24:	f7f7 fc95 	bl	8001552 <_close>
 8009c28:	1c43      	adds	r3, r0, #1
 8009c2a:	d102      	bne.n	8009c32 <_close_r+0x1a>
 8009c2c:	682b      	ldr	r3, [r5, #0]
 8009c2e:	b103      	cbz	r3, 8009c32 <_close_r+0x1a>
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
 8009c34:	20002034 	.word	0x20002034

08009c38 <_lseek_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d07      	ldr	r5, [pc, #28]	@ (8009c58 <_lseek_r+0x20>)
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	4608      	mov	r0, r1
 8009c40:	4611      	mov	r1, r2
 8009c42:	2200      	movs	r2, #0
 8009c44:	602a      	str	r2, [r5, #0]
 8009c46:	461a      	mov	r2, r3
 8009c48:	f7f7 fcaa 	bl	80015a0 <_lseek>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d102      	bne.n	8009c56 <_lseek_r+0x1e>
 8009c50:	682b      	ldr	r3, [r5, #0]
 8009c52:	b103      	cbz	r3, 8009c56 <_lseek_r+0x1e>
 8009c54:	6023      	str	r3, [r4, #0]
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	20002034 	.word	0x20002034

08009c5c <_read_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4d07      	ldr	r5, [pc, #28]	@ (8009c7c <_read_r+0x20>)
 8009c60:	4604      	mov	r4, r0
 8009c62:	4608      	mov	r0, r1
 8009c64:	4611      	mov	r1, r2
 8009c66:	2200      	movs	r2, #0
 8009c68:	602a      	str	r2, [r5, #0]
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	f7f7 fc54 	bl	8001518 <_read>
 8009c70:	1c43      	adds	r3, r0, #1
 8009c72:	d102      	bne.n	8009c7a <_read_r+0x1e>
 8009c74:	682b      	ldr	r3, [r5, #0]
 8009c76:	b103      	cbz	r3, 8009c7a <_read_r+0x1e>
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	bd38      	pop	{r3, r4, r5, pc}
 8009c7c:	20002034 	.word	0x20002034

08009c80 <_write_r>:
 8009c80:	b538      	push	{r3, r4, r5, lr}
 8009c82:	4d07      	ldr	r5, [pc, #28]	@ (8009ca0 <_write_r+0x20>)
 8009c84:	4604      	mov	r4, r0
 8009c86:	4608      	mov	r0, r1
 8009c88:	4611      	mov	r1, r2
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	602a      	str	r2, [r5, #0]
 8009c8e:	461a      	mov	r2, r3
 8009c90:	f7f6 ff7e 	bl	8000b90 <_write>
 8009c94:	1c43      	adds	r3, r0, #1
 8009c96:	d102      	bne.n	8009c9e <_write_r+0x1e>
 8009c98:	682b      	ldr	r3, [r5, #0]
 8009c9a:	b103      	cbz	r3, 8009c9e <_write_r+0x1e>
 8009c9c:	6023      	str	r3, [r4, #0]
 8009c9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ca0:	20002034 	.word	0x20002034

08009ca4 <__errno>:
 8009ca4:	4b01      	ldr	r3, [pc, #4]	@ (8009cac <__errno+0x8>)
 8009ca6:	6818      	ldr	r0, [r3, #0]
 8009ca8:	4770      	bx	lr
 8009caa:	bf00      	nop
 8009cac:	20000118 	.word	0x20000118

08009cb0 <__libc_init_array>:
 8009cb0:	b570      	push	{r4, r5, r6, lr}
 8009cb2:	4d0d      	ldr	r5, [pc, #52]	@ (8009ce8 <__libc_init_array+0x38>)
 8009cb4:	4c0d      	ldr	r4, [pc, #52]	@ (8009cec <__libc_init_array+0x3c>)
 8009cb6:	1b64      	subs	r4, r4, r5
 8009cb8:	10a4      	asrs	r4, r4, #2
 8009cba:	2600      	movs	r6, #0
 8009cbc:	42a6      	cmp	r6, r4
 8009cbe:	d109      	bne.n	8009cd4 <__libc_init_array+0x24>
 8009cc0:	4d0b      	ldr	r5, [pc, #44]	@ (8009cf0 <__libc_init_array+0x40>)
 8009cc2:	4c0c      	ldr	r4, [pc, #48]	@ (8009cf4 <__libc_init_array+0x44>)
 8009cc4:	f001 fb54 	bl	800b370 <_init>
 8009cc8:	1b64      	subs	r4, r4, r5
 8009cca:	10a4      	asrs	r4, r4, #2
 8009ccc:	2600      	movs	r6, #0
 8009cce:	42a6      	cmp	r6, r4
 8009cd0:	d105      	bne.n	8009cde <__libc_init_array+0x2e>
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cd8:	4798      	blx	r3
 8009cda:	3601      	adds	r6, #1
 8009cdc:	e7ee      	b.n	8009cbc <__libc_init_array+0xc>
 8009cde:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ce2:	4798      	blx	r3
 8009ce4:	3601      	adds	r6, #1
 8009ce6:	e7f2      	b.n	8009cce <__libc_init_array+0x1e>
 8009ce8:	0800b698 	.word	0x0800b698
 8009cec:	0800b698 	.word	0x0800b698
 8009cf0:	0800b698 	.word	0x0800b698
 8009cf4:	0800b69c 	.word	0x0800b69c

08009cf8 <__retarget_lock_init_recursive>:
 8009cf8:	4770      	bx	lr

08009cfa <__retarget_lock_acquire_recursive>:
 8009cfa:	4770      	bx	lr

08009cfc <__retarget_lock_release_recursive>:
 8009cfc:	4770      	bx	lr
	...

08009d00 <_free_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4605      	mov	r5, r0
 8009d04:	2900      	cmp	r1, #0
 8009d06:	d041      	beq.n	8009d8c <_free_r+0x8c>
 8009d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d0c:	1f0c      	subs	r4, r1, #4
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	bfb8      	it	lt
 8009d12:	18e4      	addlt	r4, r4, r3
 8009d14:	f000 f8e0 	bl	8009ed8 <__malloc_lock>
 8009d18:	4a1d      	ldr	r2, [pc, #116]	@ (8009d90 <_free_r+0x90>)
 8009d1a:	6813      	ldr	r3, [r2, #0]
 8009d1c:	b933      	cbnz	r3, 8009d2c <_free_r+0x2c>
 8009d1e:	6063      	str	r3, [r4, #4]
 8009d20:	6014      	str	r4, [r2, #0]
 8009d22:	4628      	mov	r0, r5
 8009d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d28:	f000 b8dc 	b.w	8009ee4 <__malloc_unlock>
 8009d2c:	42a3      	cmp	r3, r4
 8009d2e:	d908      	bls.n	8009d42 <_free_r+0x42>
 8009d30:	6820      	ldr	r0, [r4, #0]
 8009d32:	1821      	adds	r1, r4, r0
 8009d34:	428b      	cmp	r3, r1
 8009d36:	bf01      	itttt	eq
 8009d38:	6819      	ldreq	r1, [r3, #0]
 8009d3a:	685b      	ldreq	r3, [r3, #4]
 8009d3c:	1809      	addeq	r1, r1, r0
 8009d3e:	6021      	streq	r1, [r4, #0]
 8009d40:	e7ed      	b.n	8009d1e <_free_r+0x1e>
 8009d42:	461a      	mov	r2, r3
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	b10b      	cbz	r3, 8009d4c <_free_r+0x4c>
 8009d48:	42a3      	cmp	r3, r4
 8009d4a:	d9fa      	bls.n	8009d42 <_free_r+0x42>
 8009d4c:	6811      	ldr	r1, [r2, #0]
 8009d4e:	1850      	adds	r0, r2, r1
 8009d50:	42a0      	cmp	r0, r4
 8009d52:	d10b      	bne.n	8009d6c <_free_r+0x6c>
 8009d54:	6820      	ldr	r0, [r4, #0]
 8009d56:	4401      	add	r1, r0
 8009d58:	1850      	adds	r0, r2, r1
 8009d5a:	4283      	cmp	r3, r0
 8009d5c:	6011      	str	r1, [r2, #0]
 8009d5e:	d1e0      	bne.n	8009d22 <_free_r+0x22>
 8009d60:	6818      	ldr	r0, [r3, #0]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	6053      	str	r3, [r2, #4]
 8009d66:	4408      	add	r0, r1
 8009d68:	6010      	str	r0, [r2, #0]
 8009d6a:	e7da      	b.n	8009d22 <_free_r+0x22>
 8009d6c:	d902      	bls.n	8009d74 <_free_r+0x74>
 8009d6e:	230c      	movs	r3, #12
 8009d70:	602b      	str	r3, [r5, #0]
 8009d72:	e7d6      	b.n	8009d22 <_free_r+0x22>
 8009d74:	6820      	ldr	r0, [r4, #0]
 8009d76:	1821      	adds	r1, r4, r0
 8009d78:	428b      	cmp	r3, r1
 8009d7a:	bf04      	itt	eq
 8009d7c:	6819      	ldreq	r1, [r3, #0]
 8009d7e:	685b      	ldreq	r3, [r3, #4]
 8009d80:	6063      	str	r3, [r4, #4]
 8009d82:	bf04      	itt	eq
 8009d84:	1809      	addeq	r1, r1, r0
 8009d86:	6021      	streq	r1, [r4, #0]
 8009d88:	6054      	str	r4, [r2, #4]
 8009d8a:	e7ca      	b.n	8009d22 <_free_r+0x22>
 8009d8c:	bd38      	pop	{r3, r4, r5, pc}
 8009d8e:	bf00      	nop
 8009d90:	20002040 	.word	0x20002040

08009d94 <sbrk_aligned>:
 8009d94:	b570      	push	{r4, r5, r6, lr}
 8009d96:	4e0f      	ldr	r6, [pc, #60]	@ (8009dd4 <sbrk_aligned+0x40>)
 8009d98:	460c      	mov	r4, r1
 8009d9a:	6831      	ldr	r1, [r6, #0]
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	b911      	cbnz	r1, 8009da6 <sbrk_aligned+0x12>
 8009da0:	f001 f9a6 	bl	800b0f0 <_sbrk_r>
 8009da4:	6030      	str	r0, [r6, #0]
 8009da6:	4621      	mov	r1, r4
 8009da8:	4628      	mov	r0, r5
 8009daa:	f001 f9a1 	bl	800b0f0 <_sbrk_r>
 8009dae:	1c43      	adds	r3, r0, #1
 8009db0:	d103      	bne.n	8009dba <sbrk_aligned+0x26>
 8009db2:	f04f 34ff 	mov.w	r4, #4294967295
 8009db6:	4620      	mov	r0, r4
 8009db8:	bd70      	pop	{r4, r5, r6, pc}
 8009dba:	1cc4      	adds	r4, r0, #3
 8009dbc:	f024 0403 	bic.w	r4, r4, #3
 8009dc0:	42a0      	cmp	r0, r4
 8009dc2:	d0f8      	beq.n	8009db6 <sbrk_aligned+0x22>
 8009dc4:	1a21      	subs	r1, r4, r0
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f001 f992 	bl	800b0f0 <_sbrk_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d1f2      	bne.n	8009db6 <sbrk_aligned+0x22>
 8009dd0:	e7ef      	b.n	8009db2 <sbrk_aligned+0x1e>
 8009dd2:	bf00      	nop
 8009dd4:	2000203c 	.word	0x2000203c

08009dd8 <_malloc_r>:
 8009dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ddc:	1ccd      	adds	r5, r1, #3
 8009dde:	f025 0503 	bic.w	r5, r5, #3
 8009de2:	3508      	adds	r5, #8
 8009de4:	2d0c      	cmp	r5, #12
 8009de6:	bf38      	it	cc
 8009de8:	250c      	movcc	r5, #12
 8009dea:	2d00      	cmp	r5, #0
 8009dec:	4606      	mov	r6, r0
 8009dee:	db01      	blt.n	8009df4 <_malloc_r+0x1c>
 8009df0:	42a9      	cmp	r1, r5
 8009df2:	d904      	bls.n	8009dfe <_malloc_r+0x26>
 8009df4:	230c      	movs	r3, #12
 8009df6:	6033      	str	r3, [r6, #0]
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ed4 <_malloc_r+0xfc>
 8009e02:	f000 f869 	bl	8009ed8 <__malloc_lock>
 8009e06:	f8d8 3000 	ldr.w	r3, [r8]
 8009e0a:	461c      	mov	r4, r3
 8009e0c:	bb44      	cbnz	r4, 8009e60 <_malloc_r+0x88>
 8009e0e:	4629      	mov	r1, r5
 8009e10:	4630      	mov	r0, r6
 8009e12:	f7ff ffbf 	bl	8009d94 <sbrk_aligned>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	4604      	mov	r4, r0
 8009e1a:	d158      	bne.n	8009ece <_malloc_r+0xf6>
 8009e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8009e20:	4627      	mov	r7, r4
 8009e22:	2f00      	cmp	r7, #0
 8009e24:	d143      	bne.n	8009eae <_malloc_r+0xd6>
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	d04b      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	4630      	mov	r0, r6
 8009e30:	eb04 0903 	add.w	r9, r4, r3
 8009e34:	f001 f95c 	bl	800b0f0 <_sbrk_r>
 8009e38:	4581      	cmp	r9, r0
 8009e3a:	d142      	bne.n	8009ec2 <_malloc_r+0xea>
 8009e3c:	6821      	ldr	r1, [r4, #0]
 8009e3e:	1a6d      	subs	r5, r5, r1
 8009e40:	4629      	mov	r1, r5
 8009e42:	4630      	mov	r0, r6
 8009e44:	f7ff ffa6 	bl	8009d94 <sbrk_aligned>
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d03a      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e4c:	6823      	ldr	r3, [r4, #0]
 8009e4e:	442b      	add	r3, r5
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	f8d8 3000 	ldr.w	r3, [r8]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	bb62      	cbnz	r2, 8009eb4 <_malloc_r+0xdc>
 8009e5a:	f8c8 7000 	str.w	r7, [r8]
 8009e5e:	e00f      	b.n	8009e80 <_malloc_r+0xa8>
 8009e60:	6822      	ldr	r2, [r4, #0]
 8009e62:	1b52      	subs	r2, r2, r5
 8009e64:	d420      	bmi.n	8009ea8 <_malloc_r+0xd0>
 8009e66:	2a0b      	cmp	r2, #11
 8009e68:	d917      	bls.n	8009e9a <_malloc_r+0xc2>
 8009e6a:	1961      	adds	r1, r4, r5
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	6025      	str	r5, [r4, #0]
 8009e70:	bf18      	it	ne
 8009e72:	6059      	strne	r1, [r3, #4]
 8009e74:	6863      	ldr	r3, [r4, #4]
 8009e76:	bf08      	it	eq
 8009e78:	f8c8 1000 	streq.w	r1, [r8]
 8009e7c:	5162      	str	r2, [r4, r5]
 8009e7e:	604b      	str	r3, [r1, #4]
 8009e80:	4630      	mov	r0, r6
 8009e82:	f000 f82f 	bl	8009ee4 <__malloc_unlock>
 8009e86:	f104 000b 	add.w	r0, r4, #11
 8009e8a:	1d23      	adds	r3, r4, #4
 8009e8c:	f020 0007 	bic.w	r0, r0, #7
 8009e90:	1ac2      	subs	r2, r0, r3
 8009e92:	bf1c      	itt	ne
 8009e94:	1a1b      	subne	r3, r3, r0
 8009e96:	50a3      	strne	r3, [r4, r2]
 8009e98:	e7af      	b.n	8009dfa <_malloc_r+0x22>
 8009e9a:	6862      	ldr	r2, [r4, #4]
 8009e9c:	42a3      	cmp	r3, r4
 8009e9e:	bf0c      	ite	eq
 8009ea0:	f8c8 2000 	streq.w	r2, [r8]
 8009ea4:	605a      	strne	r2, [r3, #4]
 8009ea6:	e7eb      	b.n	8009e80 <_malloc_r+0xa8>
 8009ea8:	4623      	mov	r3, r4
 8009eaa:	6864      	ldr	r4, [r4, #4]
 8009eac:	e7ae      	b.n	8009e0c <_malloc_r+0x34>
 8009eae:	463c      	mov	r4, r7
 8009eb0:	687f      	ldr	r7, [r7, #4]
 8009eb2:	e7b6      	b.n	8009e22 <_malloc_r+0x4a>
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	42a3      	cmp	r3, r4
 8009eba:	d1fb      	bne.n	8009eb4 <_malloc_r+0xdc>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	6053      	str	r3, [r2, #4]
 8009ec0:	e7de      	b.n	8009e80 <_malloc_r+0xa8>
 8009ec2:	230c      	movs	r3, #12
 8009ec4:	6033      	str	r3, [r6, #0]
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f000 f80c 	bl	8009ee4 <__malloc_unlock>
 8009ecc:	e794      	b.n	8009df8 <_malloc_r+0x20>
 8009ece:	6005      	str	r5, [r0, #0]
 8009ed0:	e7d6      	b.n	8009e80 <_malloc_r+0xa8>
 8009ed2:	bf00      	nop
 8009ed4:	20002040 	.word	0x20002040

08009ed8 <__malloc_lock>:
 8009ed8:	4801      	ldr	r0, [pc, #4]	@ (8009ee0 <__malloc_lock+0x8>)
 8009eda:	f7ff bf0e 	b.w	8009cfa <__retarget_lock_acquire_recursive>
 8009ede:	bf00      	nop
 8009ee0:	20002038 	.word	0x20002038

08009ee4 <__malloc_unlock>:
 8009ee4:	4801      	ldr	r0, [pc, #4]	@ (8009eec <__malloc_unlock+0x8>)
 8009ee6:	f7ff bf09 	b.w	8009cfc <__retarget_lock_release_recursive>
 8009eea:	bf00      	nop
 8009eec:	20002038 	.word	0x20002038

08009ef0 <__ssputs_r>:
 8009ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef4:	688e      	ldr	r6, [r1, #8]
 8009ef6:	461f      	mov	r7, r3
 8009ef8:	42be      	cmp	r6, r7
 8009efa:	680b      	ldr	r3, [r1, #0]
 8009efc:	4682      	mov	sl, r0
 8009efe:	460c      	mov	r4, r1
 8009f00:	4690      	mov	r8, r2
 8009f02:	d82d      	bhi.n	8009f60 <__ssputs_r+0x70>
 8009f04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009f0c:	d026      	beq.n	8009f5c <__ssputs_r+0x6c>
 8009f0e:	6965      	ldr	r5, [r4, #20]
 8009f10:	6909      	ldr	r1, [r1, #16]
 8009f12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f16:	eba3 0901 	sub.w	r9, r3, r1
 8009f1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f1e:	1c7b      	adds	r3, r7, #1
 8009f20:	444b      	add	r3, r9
 8009f22:	106d      	asrs	r5, r5, #1
 8009f24:	429d      	cmp	r5, r3
 8009f26:	bf38      	it	cc
 8009f28:	461d      	movcc	r5, r3
 8009f2a:	0553      	lsls	r3, r2, #21
 8009f2c:	d527      	bpl.n	8009f7e <__ssputs_r+0x8e>
 8009f2e:	4629      	mov	r1, r5
 8009f30:	f7ff ff52 	bl	8009dd8 <_malloc_r>
 8009f34:	4606      	mov	r6, r0
 8009f36:	b360      	cbz	r0, 8009f92 <__ssputs_r+0xa2>
 8009f38:	6921      	ldr	r1, [r4, #16]
 8009f3a:	464a      	mov	r2, r9
 8009f3c:	f001 f8e8 	bl	800b110 <memcpy>
 8009f40:	89a3      	ldrh	r3, [r4, #12]
 8009f42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f4a:	81a3      	strh	r3, [r4, #12]
 8009f4c:	6126      	str	r6, [r4, #16]
 8009f4e:	6165      	str	r5, [r4, #20]
 8009f50:	444e      	add	r6, r9
 8009f52:	eba5 0509 	sub.w	r5, r5, r9
 8009f56:	6026      	str	r6, [r4, #0]
 8009f58:	60a5      	str	r5, [r4, #8]
 8009f5a:	463e      	mov	r6, r7
 8009f5c:	42be      	cmp	r6, r7
 8009f5e:	d900      	bls.n	8009f62 <__ssputs_r+0x72>
 8009f60:	463e      	mov	r6, r7
 8009f62:	6820      	ldr	r0, [r4, #0]
 8009f64:	4632      	mov	r2, r6
 8009f66:	4641      	mov	r1, r8
 8009f68:	f001 f885 	bl	800b076 <memmove>
 8009f6c:	68a3      	ldr	r3, [r4, #8]
 8009f6e:	1b9b      	subs	r3, r3, r6
 8009f70:	60a3      	str	r3, [r4, #8]
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	4433      	add	r3, r6
 8009f76:	6023      	str	r3, [r4, #0]
 8009f78:	2000      	movs	r0, #0
 8009f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f7e:	462a      	mov	r2, r5
 8009f80:	f001 f8d4 	bl	800b12c <_realloc_r>
 8009f84:	4606      	mov	r6, r0
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d1e0      	bne.n	8009f4c <__ssputs_r+0x5c>
 8009f8a:	6921      	ldr	r1, [r4, #16]
 8009f8c:	4650      	mov	r0, sl
 8009f8e:	f7ff feb7 	bl	8009d00 <_free_r>
 8009f92:	230c      	movs	r3, #12
 8009f94:	f8ca 3000 	str.w	r3, [sl]
 8009f98:	89a3      	ldrh	r3, [r4, #12]
 8009f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f9e:	81a3      	strh	r3, [r4, #12]
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa4:	e7e9      	b.n	8009f7a <__ssputs_r+0x8a>
	...

08009fa8 <_svfiprintf_r>:
 8009fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fac:	4698      	mov	r8, r3
 8009fae:	898b      	ldrh	r3, [r1, #12]
 8009fb0:	061b      	lsls	r3, r3, #24
 8009fb2:	b09d      	sub	sp, #116	@ 0x74
 8009fb4:	4607      	mov	r7, r0
 8009fb6:	460d      	mov	r5, r1
 8009fb8:	4614      	mov	r4, r2
 8009fba:	d510      	bpl.n	8009fde <_svfiprintf_r+0x36>
 8009fbc:	690b      	ldr	r3, [r1, #16]
 8009fbe:	b973      	cbnz	r3, 8009fde <_svfiprintf_r+0x36>
 8009fc0:	2140      	movs	r1, #64	@ 0x40
 8009fc2:	f7ff ff09 	bl	8009dd8 <_malloc_r>
 8009fc6:	6028      	str	r0, [r5, #0]
 8009fc8:	6128      	str	r0, [r5, #16]
 8009fca:	b930      	cbnz	r0, 8009fda <_svfiprintf_r+0x32>
 8009fcc:	230c      	movs	r3, #12
 8009fce:	603b      	str	r3, [r7, #0]
 8009fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd4:	b01d      	add	sp, #116	@ 0x74
 8009fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fda:	2340      	movs	r3, #64	@ 0x40
 8009fdc:	616b      	str	r3, [r5, #20]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fe2:	2320      	movs	r3, #32
 8009fe4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fe8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fec:	2330      	movs	r3, #48	@ 0x30
 8009fee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a18c <_svfiprintf_r+0x1e4>
 8009ff2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ff6:	f04f 0901 	mov.w	r9, #1
 8009ffa:	4623      	mov	r3, r4
 8009ffc:	469a      	mov	sl, r3
 8009ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a002:	b10a      	cbz	r2, 800a008 <_svfiprintf_r+0x60>
 800a004:	2a25      	cmp	r2, #37	@ 0x25
 800a006:	d1f9      	bne.n	8009ffc <_svfiprintf_r+0x54>
 800a008:	ebba 0b04 	subs.w	fp, sl, r4
 800a00c:	d00b      	beq.n	800a026 <_svfiprintf_r+0x7e>
 800a00e:	465b      	mov	r3, fp
 800a010:	4622      	mov	r2, r4
 800a012:	4629      	mov	r1, r5
 800a014:	4638      	mov	r0, r7
 800a016:	f7ff ff6b 	bl	8009ef0 <__ssputs_r>
 800a01a:	3001      	adds	r0, #1
 800a01c:	f000 80a7 	beq.w	800a16e <_svfiprintf_r+0x1c6>
 800a020:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a022:	445a      	add	r2, fp
 800a024:	9209      	str	r2, [sp, #36]	@ 0x24
 800a026:	f89a 3000 	ldrb.w	r3, [sl]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	f000 809f 	beq.w	800a16e <_svfiprintf_r+0x1c6>
 800a030:	2300      	movs	r3, #0
 800a032:	f04f 32ff 	mov.w	r2, #4294967295
 800a036:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a03a:	f10a 0a01 	add.w	sl, sl, #1
 800a03e:	9304      	str	r3, [sp, #16]
 800a040:	9307      	str	r3, [sp, #28]
 800a042:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a046:	931a      	str	r3, [sp, #104]	@ 0x68
 800a048:	4654      	mov	r4, sl
 800a04a:	2205      	movs	r2, #5
 800a04c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a050:	484e      	ldr	r0, [pc, #312]	@ (800a18c <_svfiprintf_r+0x1e4>)
 800a052:	f7f6 f8ed 	bl	8000230 <memchr>
 800a056:	9a04      	ldr	r2, [sp, #16]
 800a058:	b9d8      	cbnz	r0, 800a092 <_svfiprintf_r+0xea>
 800a05a:	06d0      	lsls	r0, r2, #27
 800a05c:	bf44      	itt	mi
 800a05e:	2320      	movmi	r3, #32
 800a060:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a064:	0711      	lsls	r1, r2, #28
 800a066:	bf44      	itt	mi
 800a068:	232b      	movmi	r3, #43	@ 0x2b
 800a06a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a06e:	f89a 3000 	ldrb.w	r3, [sl]
 800a072:	2b2a      	cmp	r3, #42	@ 0x2a
 800a074:	d015      	beq.n	800a0a2 <_svfiprintf_r+0xfa>
 800a076:	9a07      	ldr	r2, [sp, #28]
 800a078:	4654      	mov	r4, sl
 800a07a:	2000      	movs	r0, #0
 800a07c:	f04f 0c0a 	mov.w	ip, #10
 800a080:	4621      	mov	r1, r4
 800a082:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a086:	3b30      	subs	r3, #48	@ 0x30
 800a088:	2b09      	cmp	r3, #9
 800a08a:	d94b      	bls.n	800a124 <_svfiprintf_r+0x17c>
 800a08c:	b1b0      	cbz	r0, 800a0bc <_svfiprintf_r+0x114>
 800a08e:	9207      	str	r2, [sp, #28]
 800a090:	e014      	b.n	800a0bc <_svfiprintf_r+0x114>
 800a092:	eba0 0308 	sub.w	r3, r0, r8
 800a096:	fa09 f303 	lsl.w	r3, r9, r3
 800a09a:	4313      	orrs	r3, r2
 800a09c:	9304      	str	r3, [sp, #16]
 800a09e:	46a2      	mov	sl, r4
 800a0a0:	e7d2      	b.n	800a048 <_svfiprintf_r+0xa0>
 800a0a2:	9b03      	ldr	r3, [sp, #12]
 800a0a4:	1d19      	adds	r1, r3, #4
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	9103      	str	r1, [sp, #12]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	bfbb      	ittet	lt
 800a0ae:	425b      	neglt	r3, r3
 800a0b0:	f042 0202 	orrlt.w	r2, r2, #2
 800a0b4:	9307      	strge	r3, [sp, #28]
 800a0b6:	9307      	strlt	r3, [sp, #28]
 800a0b8:	bfb8      	it	lt
 800a0ba:	9204      	strlt	r2, [sp, #16]
 800a0bc:	7823      	ldrb	r3, [r4, #0]
 800a0be:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0c0:	d10a      	bne.n	800a0d8 <_svfiprintf_r+0x130>
 800a0c2:	7863      	ldrb	r3, [r4, #1]
 800a0c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0c6:	d132      	bne.n	800a12e <_svfiprintf_r+0x186>
 800a0c8:	9b03      	ldr	r3, [sp, #12]
 800a0ca:	1d1a      	adds	r2, r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	9203      	str	r2, [sp, #12]
 800a0d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0d4:	3402      	adds	r4, #2
 800a0d6:	9305      	str	r3, [sp, #20]
 800a0d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a19c <_svfiprintf_r+0x1f4>
 800a0dc:	7821      	ldrb	r1, [r4, #0]
 800a0de:	2203      	movs	r2, #3
 800a0e0:	4650      	mov	r0, sl
 800a0e2:	f7f6 f8a5 	bl	8000230 <memchr>
 800a0e6:	b138      	cbz	r0, 800a0f8 <_svfiprintf_r+0x150>
 800a0e8:	9b04      	ldr	r3, [sp, #16]
 800a0ea:	eba0 000a 	sub.w	r0, r0, sl
 800a0ee:	2240      	movs	r2, #64	@ 0x40
 800a0f0:	4082      	lsls	r2, r0
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	3401      	adds	r4, #1
 800a0f6:	9304      	str	r3, [sp, #16]
 800a0f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0fc:	4824      	ldr	r0, [pc, #144]	@ (800a190 <_svfiprintf_r+0x1e8>)
 800a0fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a102:	2206      	movs	r2, #6
 800a104:	f7f6 f894 	bl	8000230 <memchr>
 800a108:	2800      	cmp	r0, #0
 800a10a:	d036      	beq.n	800a17a <_svfiprintf_r+0x1d2>
 800a10c:	4b21      	ldr	r3, [pc, #132]	@ (800a194 <_svfiprintf_r+0x1ec>)
 800a10e:	bb1b      	cbnz	r3, 800a158 <_svfiprintf_r+0x1b0>
 800a110:	9b03      	ldr	r3, [sp, #12]
 800a112:	3307      	adds	r3, #7
 800a114:	f023 0307 	bic.w	r3, r3, #7
 800a118:	3308      	adds	r3, #8
 800a11a:	9303      	str	r3, [sp, #12]
 800a11c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a11e:	4433      	add	r3, r6
 800a120:	9309      	str	r3, [sp, #36]	@ 0x24
 800a122:	e76a      	b.n	8009ffa <_svfiprintf_r+0x52>
 800a124:	fb0c 3202 	mla	r2, ip, r2, r3
 800a128:	460c      	mov	r4, r1
 800a12a:	2001      	movs	r0, #1
 800a12c:	e7a8      	b.n	800a080 <_svfiprintf_r+0xd8>
 800a12e:	2300      	movs	r3, #0
 800a130:	3401      	adds	r4, #1
 800a132:	9305      	str	r3, [sp, #20]
 800a134:	4619      	mov	r1, r3
 800a136:	f04f 0c0a 	mov.w	ip, #10
 800a13a:	4620      	mov	r0, r4
 800a13c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a140:	3a30      	subs	r2, #48	@ 0x30
 800a142:	2a09      	cmp	r2, #9
 800a144:	d903      	bls.n	800a14e <_svfiprintf_r+0x1a6>
 800a146:	2b00      	cmp	r3, #0
 800a148:	d0c6      	beq.n	800a0d8 <_svfiprintf_r+0x130>
 800a14a:	9105      	str	r1, [sp, #20]
 800a14c:	e7c4      	b.n	800a0d8 <_svfiprintf_r+0x130>
 800a14e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a152:	4604      	mov	r4, r0
 800a154:	2301      	movs	r3, #1
 800a156:	e7f0      	b.n	800a13a <_svfiprintf_r+0x192>
 800a158:	ab03      	add	r3, sp, #12
 800a15a:	9300      	str	r3, [sp, #0]
 800a15c:	462a      	mov	r2, r5
 800a15e:	4b0e      	ldr	r3, [pc, #56]	@ (800a198 <_svfiprintf_r+0x1f0>)
 800a160:	a904      	add	r1, sp, #16
 800a162:	4638      	mov	r0, r7
 800a164:	f3af 8000 	nop.w
 800a168:	1c42      	adds	r2, r0, #1
 800a16a:	4606      	mov	r6, r0
 800a16c:	d1d6      	bne.n	800a11c <_svfiprintf_r+0x174>
 800a16e:	89ab      	ldrh	r3, [r5, #12]
 800a170:	065b      	lsls	r3, r3, #25
 800a172:	f53f af2d 	bmi.w	8009fd0 <_svfiprintf_r+0x28>
 800a176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a178:	e72c      	b.n	8009fd4 <_svfiprintf_r+0x2c>
 800a17a:	ab03      	add	r3, sp, #12
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	462a      	mov	r2, r5
 800a180:	4b05      	ldr	r3, [pc, #20]	@ (800a198 <_svfiprintf_r+0x1f0>)
 800a182:	a904      	add	r1, sp, #16
 800a184:	4638      	mov	r0, r7
 800a186:	f000 fb87 	bl	800a898 <_printf_i>
 800a18a:	e7ed      	b.n	800a168 <_svfiprintf_r+0x1c0>
 800a18c:	0800b540 	.word	0x0800b540
 800a190:	0800b54a 	.word	0x0800b54a
 800a194:	00000000 	.word	0x00000000
 800a198:	08009ef1 	.word	0x08009ef1
 800a19c:	0800b546 	.word	0x0800b546

0800a1a0 <_sungetc_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	1c4b      	adds	r3, r1, #1
 800a1a4:	4614      	mov	r4, r2
 800a1a6:	d103      	bne.n	800a1b0 <_sungetc_r+0x10>
 800a1a8:	f04f 35ff 	mov.w	r5, #4294967295
 800a1ac:	4628      	mov	r0, r5
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	8993      	ldrh	r3, [r2, #12]
 800a1b2:	f023 0320 	bic.w	r3, r3, #32
 800a1b6:	8193      	strh	r3, [r2, #12]
 800a1b8:	6853      	ldr	r3, [r2, #4]
 800a1ba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a1bc:	b2cd      	uxtb	r5, r1
 800a1be:	b18a      	cbz	r2, 800a1e4 <_sungetc_r+0x44>
 800a1c0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	dd08      	ble.n	800a1d8 <_sungetc_r+0x38>
 800a1c6:	6823      	ldr	r3, [r4, #0]
 800a1c8:	1e5a      	subs	r2, r3, #1
 800a1ca:	6022      	str	r2, [r4, #0]
 800a1cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a1d0:	6863      	ldr	r3, [r4, #4]
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	6063      	str	r3, [r4, #4]
 800a1d6:	e7e9      	b.n	800a1ac <_sungetc_r+0xc>
 800a1d8:	4621      	mov	r1, r4
 800a1da:	f000 ff12 	bl	800b002 <__submore>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d0f1      	beq.n	800a1c6 <_sungetc_r+0x26>
 800a1e2:	e7e1      	b.n	800a1a8 <_sungetc_r+0x8>
 800a1e4:	6921      	ldr	r1, [r4, #16]
 800a1e6:	6822      	ldr	r2, [r4, #0]
 800a1e8:	b141      	cbz	r1, 800a1fc <_sungetc_r+0x5c>
 800a1ea:	4291      	cmp	r1, r2
 800a1ec:	d206      	bcs.n	800a1fc <_sungetc_r+0x5c>
 800a1ee:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800a1f2:	42a9      	cmp	r1, r5
 800a1f4:	d102      	bne.n	800a1fc <_sungetc_r+0x5c>
 800a1f6:	3a01      	subs	r2, #1
 800a1f8:	6022      	str	r2, [r4, #0]
 800a1fa:	e7ea      	b.n	800a1d2 <_sungetc_r+0x32>
 800a1fc:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800a200:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a204:	6363      	str	r3, [r4, #52]	@ 0x34
 800a206:	2303      	movs	r3, #3
 800a208:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a20a:	4623      	mov	r3, r4
 800a20c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a210:	6023      	str	r3, [r4, #0]
 800a212:	2301      	movs	r3, #1
 800a214:	e7de      	b.n	800a1d4 <_sungetc_r+0x34>

0800a216 <__ssrefill_r>:
 800a216:	b510      	push	{r4, lr}
 800a218:	460c      	mov	r4, r1
 800a21a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a21c:	b169      	cbz	r1, 800a23a <__ssrefill_r+0x24>
 800a21e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a222:	4299      	cmp	r1, r3
 800a224:	d001      	beq.n	800a22a <__ssrefill_r+0x14>
 800a226:	f7ff fd6b 	bl	8009d00 <_free_r>
 800a22a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a22c:	6063      	str	r3, [r4, #4]
 800a22e:	2000      	movs	r0, #0
 800a230:	6360      	str	r0, [r4, #52]	@ 0x34
 800a232:	b113      	cbz	r3, 800a23a <__ssrefill_r+0x24>
 800a234:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a236:	6023      	str	r3, [r4, #0]
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	6923      	ldr	r3, [r4, #16]
 800a23c:	6023      	str	r3, [r4, #0]
 800a23e:	2300      	movs	r3, #0
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	f043 0320 	orr.w	r3, r3, #32
 800a248:	81a3      	strh	r3, [r4, #12]
 800a24a:	f04f 30ff 	mov.w	r0, #4294967295
 800a24e:	e7f3      	b.n	800a238 <__ssrefill_r+0x22>

0800a250 <__ssvfiscanf_r>:
 800a250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a254:	460c      	mov	r4, r1
 800a256:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800a25a:	2100      	movs	r1, #0
 800a25c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a260:	49a5      	ldr	r1, [pc, #660]	@ (800a4f8 <__ssvfiscanf_r+0x2a8>)
 800a262:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a264:	f10d 0804 	add.w	r8, sp, #4
 800a268:	49a4      	ldr	r1, [pc, #656]	@ (800a4fc <__ssvfiscanf_r+0x2ac>)
 800a26a:	4fa5      	ldr	r7, [pc, #660]	@ (800a500 <__ssvfiscanf_r+0x2b0>)
 800a26c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a270:	4606      	mov	r6, r0
 800a272:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a274:	9300      	str	r3, [sp, #0]
 800a276:	7813      	ldrb	r3, [r2, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	f000 8158 	beq.w	800a52e <__ssvfiscanf_r+0x2de>
 800a27e:	5cf9      	ldrb	r1, [r7, r3]
 800a280:	f011 0108 	ands.w	r1, r1, #8
 800a284:	f102 0501 	add.w	r5, r2, #1
 800a288:	d019      	beq.n	800a2be <__ssvfiscanf_r+0x6e>
 800a28a:	6863      	ldr	r3, [r4, #4]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dd0f      	ble.n	800a2b0 <__ssvfiscanf_r+0x60>
 800a290:	6823      	ldr	r3, [r4, #0]
 800a292:	781a      	ldrb	r2, [r3, #0]
 800a294:	5cba      	ldrb	r2, [r7, r2]
 800a296:	0712      	lsls	r2, r2, #28
 800a298:	d401      	bmi.n	800a29e <__ssvfiscanf_r+0x4e>
 800a29a:	462a      	mov	r2, r5
 800a29c:	e7eb      	b.n	800a276 <__ssvfiscanf_r+0x26>
 800a29e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a2a0:	3201      	adds	r2, #1
 800a2a2:	9245      	str	r2, [sp, #276]	@ 0x114
 800a2a4:	6862      	ldr	r2, [r4, #4]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	3a01      	subs	r2, #1
 800a2aa:	6062      	str	r2, [r4, #4]
 800a2ac:	6023      	str	r3, [r4, #0]
 800a2ae:	e7ec      	b.n	800a28a <__ssvfiscanf_r+0x3a>
 800a2b0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a2b2:	4621      	mov	r1, r4
 800a2b4:	4630      	mov	r0, r6
 800a2b6:	4798      	blx	r3
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	d0e9      	beq.n	800a290 <__ssvfiscanf_r+0x40>
 800a2bc:	e7ed      	b.n	800a29a <__ssvfiscanf_r+0x4a>
 800a2be:	2b25      	cmp	r3, #37	@ 0x25
 800a2c0:	d012      	beq.n	800a2e8 <__ssvfiscanf_r+0x98>
 800a2c2:	4699      	mov	r9, r3
 800a2c4:	6863      	ldr	r3, [r4, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f340 8093 	ble.w	800a3f2 <__ssvfiscanf_r+0x1a2>
 800a2cc:	6822      	ldr	r2, [r4, #0]
 800a2ce:	7813      	ldrb	r3, [r2, #0]
 800a2d0:	454b      	cmp	r3, r9
 800a2d2:	f040 812c 	bne.w	800a52e <__ssvfiscanf_r+0x2de>
 800a2d6:	6863      	ldr	r3, [r4, #4]
 800a2d8:	3b01      	subs	r3, #1
 800a2da:	6063      	str	r3, [r4, #4]
 800a2dc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a2de:	3201      	adds	r2, #1
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	6022      	str	r2, [r4, #0]
 800a2e4:	9345      	str	r3, [sp, #276]	@ 0x114
 800a2e6:	e7d8      	b.n	800a29a <__ssvfiscanf_r+0x4a>
 800a2e8:	9141      	str	r1, [sp, #260]	@ 0x104
 800a2ea:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a2ec:	7853      	ldrb	r3, [r2, #1]
 800a2ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2f0:	bf02      	ittt	eq
 800a2f2:	2310      	moveq	r3, #16
 800a2f4:	1c95      	addeq	r5, r2, #2
 800a2f6:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a2f8:	220a      	movs	r2, #10
 800a2fa:	46a9      	mov	r9, r5
 800a2fc:	f819 1b01 	ldrb.w	r1, [r9], #1
 800a300:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a304:	2b09      	cmp	r3, #9
 800a306:	d91e      	bls.n	800a346 <__ssvfiscanf_r+0xf6>
 800a308:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800a504 <__ssvfiscanf_r+0x2b4>
 800a30c:	2203      	movs	r2, #3
 800a30e:	4650      	mov	r0, sl
 800a310:	f7f5 ff8e 	bl	8000230 <memchr>
 800a314:	b138      	cbz	r0, 800a326 <__ssvfiscanf_r+0xd6>
 800a316:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a318:	eba0 000a 	sub.w	r0, r0, sl
 800a31c:	2301      	movs	r3, #1
 800a31e:	4083      	lsls	r3, r0
 800a320:	4313      	orrs	r3, r2
 800a322:	9341      	str	r3, [sp, #260]	@ 0x104
 800a324:	464d      	mov	r5, r9
 800a326:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a32a:	2b78      	cmp	r3, #120	@ 0x78
 800a32c:	d806      	bhi.n	800a33c <__ssvfiscanf_r+0xec>
 800a32e:	2b57      	cmp	r3, #87	@ 0x57
 800a330:	d810      	bhi.n	800a354 <__ssvfiscanf_r+0x104>
 800a332:	2b25      	cmp	r3, #37	@ 0x25
 800a334:	d0c5      	beq.n	800a2c2 <__ssvfiscanf_r+0x72>
 800a336:	d857      	bhi.n	800a3e8 <__ssvfiscanf_r+0x198>
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d065      	beq.n	800a408 <__ssvfiscanf_r+0x1b8>
 800a33c:	2303      	movs	r3, #3
 800a33e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a340:	230a      	movs	r3, #10
 800a342:	9342      	str	r3, [sp, #264]	@ 0x108
 800a344:	e078      	b.n	800a438 <__ssvfiscanf_r+0x1e8>
 800a346:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a348:	fb02 1103 	mla	r1, r2, r3, r1
 800a34c:	3930      	subs	r1, #48	@ 0x30
 800a34e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a350:	464d      	mov	r5, r9
 800a352:	e7d2      	b.n	800a2fa <__ssvfiscanf_r+0xaa>
 800a354:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a358:	2a20      	cmp	r2, #32
 800a35a:	d8ef      	bhi.n	800a33c <__ssvfiscanf_r+0xec>
 800a35c:	a101      	add	r1, pc, #4	@ (adr r1, 800a364 <__ssvfiscanf_r+0x114>)
 800a35e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a362:	bf00      	nop
 800a364:	0800a417 	.word	0x0800a417
 800a368:	0800a33d 	.word	0x0800a33d
 800a36c:	0800a33d 	.word	0x0800a33d
 800a370:	0800a471 	.word	0x0800a471
 800a374:	0800a33d 	.word	0x0800a33d
 800a378:	0800a33d 	.word	0x0800a33d
 800a37c:	0800a33d 	.word	0x0800a33d
 800a380:	0800a33d 	.word	0x0800a33d
 800a384:	0800a33d 	.word	0x0800a33d
 800a388:	0800a33d 	.word	0x0800a33d
 800a38c:	0800a33d 	.word	0x0800a33d
 800a390:	0800a487 	.word	0x0800a487
 800a394:	0800a46d 	.word	0x0800a46d
 800a398:	0800a3ef 	.word	0x0800a3ef
 800a39c:	0800a3ef 	.word	0x0800a3ef
 800a3a0:	0800a3ef 	.word	0x0800a3ef
 800a3a4:	0800a33d 	.word	0x0800a33d
 800a3a8:	0800a429 	.word	0x0800a429
 800a3ac:	0800a33d 	.word	0x0800a33d
 800a3b0:	0800a33d 	.word	0x0800a33d
 800a3b4:	0800a33d 	.word	0x0800a33d
 800a3b8:	0800a33d 	.word	0x0800a33d
 800a3bc:	0800a497 	.word	0x0800a497
 800a3c0:	0800a431 	.word	0x0800a431
 800a3c4:	0800a40f 	.word	0x0800a40f
 800a3c8:	0800a33d 	.word	0x0800a33d
 800a3cc:	0800a33d 	.word	0x0800a33d
 800a3d0:	0800a493 	.word	0x0800a493
 800a3d4:	0800a33d 	.word	0x0800a33d
 800a3d8:	0800a46d 	.word	0x0800a46d
 800a3dc:	0800a33d 	.word	0x0800a33d
 800a3e0:	0800a33d 	.word	0x0800a33d
 800a3e4:	0800a417 	.word	0x0800a417
 800a3e8:	3b45      	subs	r3, #69	@ 0x45
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d8a6      	bhi.n	800a33c <__ssvfiscanf_r+0xec>
 800a3ee:	2305      	movs	r3, #5
 800a3f0:	e021      	b.n	800a436 <__ssvfiscanf_r+0x1e6>
 800a3f2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	4798      	blx	r3
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	f43f af66 	beq.w	800a2cc <__ssvfiscanf_r+0x7c>
 800a400:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a402:	2800      	cmp	r0, #0
 800a404:	f040 808b 	bne.w	800a51e <__ssvfiscanf_r+0x2ce>
 800a408:	f04f 30ff 	mov.w	r0, #4294967295
 800a40c:	e08b      	b.n	800a526 <__ssvfiscanf_r+0x2d6>
 800a40e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a410:	f042 0220 	orr.w	r2, r2, #32
 800a414:	9241      	str	r2, [sp, #260]	@ 0x104
 800a416:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a41c:	9241      	str	r2, [sp, #260]	@ 0x104
 800a41e:	2210      	movs	r2, #16
 800a420:	2b6e      	cmp	r3, #110	@ 0x6e
 800a422:	9242      	str	r2, [sp, #264]	@ 0x108
 800a424:	d902      	bls.n	800a42c <__ssvfiscanf_r+0x1dc>
 800a426:	e005      	b.n	800a434 <__ssvfiscanf_r+0x1e4>
 800a428:	2300      	movs	r3, #0
 800a42a:	9342      	str	r3, [sp, #264]	@ 0x108
 800a42c:	2303      	movs	r3, #3
 800a42e:	e002      	b.n	800a436 <__ssvfiscanf_r+0x1e6>
 800a430:	2308      	movs	r3, #8
 800a432:	9342      	str	r3, [sp, #264]	@ 0x108
 800a434:	2304      	movs	r3, #4
 800a436:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a438:	6863      	ldr	r3, [r4, #4]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	dd39      	ble.n	800a4b2 <__ssvfiscanf_r+0x262>
 800a43e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a440:	0659      	lsls	r1, r3, #25
 800a442:	d404      	bmi.n	800a44e <__ssvfiscanf_r+0x1fe>
 800a444:	6823      	ldr	r3, [r4, #0]
 800a446:	781a      	ldrb	r2, [r3, #0]
 800a448:	5cba      	ldrb	r2, [r7, r2]
 800a44a:	0712      	lsls	r2, r2, #28
 800a44c:	d438      	bmi.n	800a4c0 <__ssvfiscanf_r+0x270>
 800a44e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a450:	2b02      	cmp	r3, #2
 800a452:	dc47      	bgt.n	800a4e4 <__ssvfiscanf_r+0x294>
 800a454:	466b      	mov	r3, sp
 800a456:	4622      	mov	r2, r4
 800a458:	a941      	add	r1, sp, #260	@ 0x104
 800a45a:	4630      	mov	r0, r6
 800a45c:	f000 fb3c 	bl	800aad8 <_scanf_chars>
 800a460:	2801      	cmp	r0, #1
 800a462:	d064      	beq.n	800a52e <__ssvfiscanf_r+0x2de>
 800a464:	2802      	cmp	r0, #2
 800a466:	f47f af18 	bne.w	800a29a <__ssvfiscanf_r+0x4a>
 800a46a:	e7c9      	b.n	800a400 <__ssvfiscanf_r+0x1b0>
 800a46c:	220a      	movs	r2, #10
 800a46e:	e7d7      	b.n	800a420 <__ssvfiscanf_r+0x1d0>
 800a470:	4629      	mov	r1, r5
 800a472:	4640      	mov	r0, r8
 800a474:	f000 fd8c 	bl	800af90 <__sccl>
 800a478:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a47e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a480:	4605      	mov	r5, r0
 800a482:	2301      	movs	r3, #1
 800a484:	e7d7      	b.n	800a436 <__ssvfiscanf_r+0x1e6>
 800a486:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a488:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a48c:	9341      	str	r3, [sp, #260]	@ 0x104
 800a48e:	2300      	movs	r3, #0
 800a490:	e7d1      	b.n	800a436 <__ssvfiscanf_r+0x1e6>
 800a492:	2302      	movs	r3, #2
 800a494:	e7cf      	b.n	800a436 <__ssvfiscanf_r+0x1e6>
 800a496:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a498:	06c3      	lsls	r3, r0, #27
 800a49a:	f53f aefe 	bmi.w	800a29a <__ssvfiscanf_r+0x4a>
 800a49e:	9b00      	ldr	r3, [sp, #0]
 800a4a0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a4a2:	1d19      	adds	r1, r3, #4
 800a4a4:	9100      	str	r1, [sp, #0]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	07c0      	lsls	r0, r0, #31
 800a4aa:	bf4c      	ite	mi
 800a4ac:	801a      	strhmi	r2, [r3, #0]
 800a4ae:	601a      	strpl	r2, [r3, #0]
 800a4b0:	e6f3      	b.n	800a29a <__ssvfiscanf_r+0x4a>
 800a4b2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	4798      	blx	r3
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	d0bf      	beq.n	800a43e <__ssvfiscanf_r+0x1ee>
 800a4be:	e79f      	b.n	800a400 <__ssvfiscanf_r+0x1b0>
 800a4c0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a4c2:	3201      	adds	r2, #1
 800a4c4:	9245      	str	r2, [sp, #276]	@ 0x114
 800a4c6:	6862      	ldr	r2, [r4, #4]
 800a4c8:	3a01      	subs	r2, #1
 800a4ca:	2a00      	cmp	r2, #0
 800a4cc:	6062      	str	r2, [r4, #4]
 800a4ce:	dd02      	ble.n	800a4d6 <__ssvfiscanf_r+0x286>
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	6023      	str	r3, [r4, #0]
 800a4d4:	e7b6      	b.n	800a444 <__ssvfiscanf_r+0x1f4>
 800a4d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a4d8:	4621      	mov	r1, r4
 800a4da:	4630      	mov	r0, r6
 800a4dc:	4798      	blx	r3
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d0b0      	beq.n	800a444 <__ssvfiscanf_r+0x1f4>
 800a4e2:	e78d      	b.n	800a400 <__ssvfiscanf_r+0x1b0>
 800a4e4:	2b04      	cmp	r3, #4
 800a4e6:	dc0f      	bgt.n	800a508 <__ssvfiscanf_r+0x2b8>
 800a4e8:	466b      	mov	r3, sp
 800a4ea:	4622      	mov	r2, r4
 800a4ec:	a941      	add	r1, sp, #260	@ 0x104
 800a4ee:	4630      	mov	r0, r6
 800a4f0:	f000 fb4c 	bl	800ab8c <_scanf_i>
 800a4f4:	e7b4      	b.n	800a460 <__ssvfiscanf_r+0x210>
 800a4f6:	bf00      	nop
 800a4f8:	0800a1a1 	.word	0x0800a1a1
 800a4fc:	0800a217 	.word	0x0800a217
 800a500:	0800b58f 	.word	0x0800b58f
 800a504:	0800b546 	.word	0x0800b546
 800a508:	4b0a      	ldr	r3, [pc, #40]	@ (800a534 <__ssvfiscanf_r+0x2e4>)
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	f43f aec5 	beq.w	800a29a <__ssvfiscanf_r+0x4a>
 800a510:	466b      	mov	r3, sp
 800a512:	4622      	mov	r2, r4
 800a514:	a941      	add	r1, sp, #260	@ 0x104
 800a516:	4630      	mov	r0, r6
 800a518:	f3af 8000 	nop.w
 800a51c:	e7a0      	b.n	800a460 <__ssvfiscanf_r+0x210>
 800a51e:	89a3      	ldrh	r3, [r4, #12]
 800a520:	065b      	lsls	r3, r3, #25
 800a522:	f53f af71 	bmi.w	800a408 <__ssvfiscanf_r+0x1b8>
 800a526:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800a52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a52e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a530:	e7f9      	b.n	800a526 <__ssvfiscanf_r+0x2d6>
 800a532:	bf00      	nop
 800a534:	00000000 	.word	0x00000000

0800a538 <__sfputc_r>:
 800a538:	6893      	ldr	r3, [r2, #8]
 800a53a:	3b01      	subs	r3, #1
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	b410      	push	{r4}
 800a540:	6093      	str	r3, [r2, #8]
 800a542:	da08      	bge.n	800a556 <__sfputc_r+0x1e>
 800a544:	6994      	ldr	r4, [r2, #24]
 800a546:	42a3      	cmp	r3, r4
 800a548:	db01      	blt.n	800a54e <__sfputc_r+0x16>
 800a54a:	290a      	cmp	r1, #10
 800a54c:	d103      	bne.n	800a556 <__sfputc_r+0x1e>
 800a54e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a552:	f7ff bac4 	b.w	8009ade <__swbuf_r>
 800a556:	6813      	ldr	r3, [r2, #0]
 800a558:	1c58      	adds	r0, r3, #1
 800a55a:	6010      	str	r0, [r2, #0]
 800a55c:	7019      	strb	r1, [r3, #0]
 800a55e:	4608      	mov	r0, r1
 800a560:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a564:	4770      	bx	lr

0800a566 <__sfputs_r>:
 800a566:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a568:	4606      	mov	r6, r0
 800a56a:	460f      	mov	r7, r1
 800a56c:	4614      	mov	r4, r2
 800a56e:	18d5      	adds	r5, r2, r3
 800a570:	42ac      	cmp	r4, r5
 800a572:	d101      	bne.n	800a578 <__sfputs_r+0x12>
 800a574:	2000      	movs	r0, #0
 800a576:	e007      	b.n	800a588 <__sfputs_r+0x22>
 800a578:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a57c:	463a      	mov	r2, r7
 800a57e:	4630      	mov	r0, r6
 800a580:	f7ff ffda 	bl	800a538 <__sfputc_r>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d1f3      	bne.n	800a570 <__sfputs_r+0xa>
 800a588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a58c <_vfiprintf_r>:
 800a58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a590:	460d      	mov	r5, r1
 800a592:	b09d      	sub	sp, #116	@ 0x74
 800a594:	4614      	mov	r4, r2
 800a596:	4698      	mov	r8, r3
 800a598:	4606      	mov	r6, r0
 800a59a:	b118      	cbz	r0, 800a5a4 <_vfiprintf_r+0x18>
 800a59c:	6a03      	ldr	r3, [r0, #32]
 800a59e:	b90b      	cbnz	r3, 800a5a4 <_vfiprintf_r+0x18>
 800a5a0:	f7ff f968 	bl	8009874 <__sinit>
 800a5a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5a6:	07d9      	lsls	r1, r3, #31
 800a5a8:	d405      	bmi.n	800a5b6 <_vfiprintf_r+0x2a>
 800a5aa:	89ab      	ldrh	r3, [r5, #12]
 800a5ac:	059a      	lsls	r2, r3, #22
 800a5ae:	d402      	bmi.n	800a5b6 <_vfiprintf_r+0x2a>
 800a5b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5b2:	f7ff fba2 	bl	8009cfa <__retarget_lock_acquire_recursive>
 800a5b6:	89ab      	ldrh	r3, [r5, #12]
 800a5b8:	071b      	lsls	r3, r3, #28
 800a5ba:	d501      	bpl.n	800a5c0 <_vfiprintf_r+0x34>
 800a5bc:	692b      	ldr	r3, [r5, #16]
 800a5be:	b99b      	cbnz	r3, 800a5e8 <_vfiprintf_r+0x5c>
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	4630      	mov	r0, r6
 800a5c4:	f7ff faca 	bl	8009b5c <__swsetup_r>
 800a5c8:	b170      	cbz	r0, 800a5e8 <_vfiprintf_r+0x5c>
 800a5ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5cc:	07dc      	lsls	r4, r3, #31
 800a5ce:	d504      	bpl.n	800a5da <_vfiprintf_r+0x4e>
 800a5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d4:	b01d      	add	sp, #116	@ 0x74
 800a5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5da:	89ab      	ldrh	r3, [r5, #12]
 800a5dc:	0598      	lsls	r0, r3, #22
 800a5de:	d4f7      	bmi.n	800a5d0 <_vfiprintf_r+0x44>
 800a5e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5e2:	f7ff fb8b 	bl	8009cfc <__retarget_lock_release_recursive>
 800a5e6:	e7f3      	b.n	800a5d0 <_vfiprintf_r+0x44>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5ec:	2320      	movs	r3, #32
 800a5ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a5f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5f6:	2330      	movs	r3, #48	@ 0x30
 800a5f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a7a8 <_vfiprintf_r+0x21c>
 800a5fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a600:	f04f 0901 	mov.w	r9, #1
 800a604:	4623      	mov	r3, r4
 800a606:	469a      	mov	sl, r3
 800a608:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a60c:	b10a      	cbz	r2, 800a612 <_vfiprintf_r+0x86>
 800a60e:	2a25      	cmp	r2, #37	@ 0x25
 800a610:	d1f9      	bne.n	800a606 <_vfiprintf_r+0x7a>
 800a612:	ebba 0b04 	subs.w	fp, sl, r4
 800a616:	d00b      	beq.n	800a630 <_vfiprintf_r+0xa4>
 800a618:	465b      	mov	r3, fp
 800a61a:	4622      	mov	r2, r4
 800a61c:	4629      	mov	r1, r5
 800a61e:	4630      	mov	r0, r6
 800a620:	f7ff ffa1 	bl	800a566 <__sfputs_r>
 800a624:	3001      	adds	r0, #1
 800a626:	f000 80a7 	beq.w	800a778 <_vfiprintf_r+0x1ec>
 800a62a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a62c:	445a      	add	r2, fp
 800a62e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a630:	f89a 3000 	ldrb.w	r3, [sl]
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 809f 	beq.w	800a778 <_vfiprintf_r+0x1ec>
 800a63a:	2300      	movs	r3, #0
 800a63c:	f04f 32ff 	mov.w	r2, #4294967295
 800a640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a644:	f10a 0a01 	add.w	sl, sl, #1
 800a648:	9304      	str	r3, [sp, #16]
 800a64a:	9307      	str	r3, [sp, #28]
 800a64c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a650:	931a      	str	r3, [sp, #104]	@ 0x68
 800a652:	4654      	mov	r4, sl
 800a654:	2205      	movs	r2, #5
 800a656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65a:	4853      	ldr	r0, [pc, #332]	@ (800a7a8 <_vfiprintf_r+0x21c>)
 800a65c:	f7f5 fde8 	bl	8000230 <memchr>
 800a660:	9a04      	ldr	r2, [sp, #16]
 800a662:	b9d8      	cbnz	r0, 800a69c <_vfiprintf_r+0x110>
 800a664:	06d1      	lsls	r1, r2, #27
 800a666:	bf44      	itt	mi
 800a668:	2320      	movmi	r3, #32
 800a66a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a66e:	0713      	lsls	r3, r2, #28
 800a670:	bf44      	itt	mi
 800a672:	232b      	movmi	r3, #43	@ 0x2b
 800a674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a678:	f89a 3000 	ldrb.w	r3, [sl]
 800a67c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a67e:	d015      	beq.n	800a6ac <_vfiprintf_r+0x120>
 800a680:	9a07      	ldr	r2, [sp, #28]
 800a682:	4654      	mov	r4, sl
 800a684:	2000      	movs	r0, #0
 800a686:	f04f 0c0a 	mov.w	ip, #10
 800a68a:	4621      	mov	r1, r4
 800a68c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a690:	3b30      	subs	r3, #48	@ 0x30
 800a692:	2b09      	cmp	r3, #9
 800a694:	d94b      	bls.n	800a72e <_vfiprintf_r+0x1a2>
 800a696:	b1b0      	cbz	r0, 800a6c6 <_vfiprintf_r+0x13a>
 800a698:	9207      	str	r2, [sp, #28]
 800a69a:	e014      	b.n	800a6c6 <_vfiprintf_r+0x13a>
 800a69c:	eba0 0308 	sub.w	r3, r0, r8
 800a6a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	9304      	str	r3, [sp, #16]
 800a6a8:	46a2      	mov	sl, r4
 800a6aa:	e7d2      	b.n	800a652 <_vfiprintf_r+0xc6>
 800a6ac:	9b03      	ldr	r3, [sp, #12]
 800a6ae:	1d19      	adds	r1, r3, #4
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	9103      	str	r1, [sp, #12]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	bfbb      	ittet	lt
 800a6b8:	425b      	neglt	r3, r3
 800a6ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a6be:	9307      	strge	r3, [sp, #28]
 800a6c0:	9307      	strlt	r3, [sp, #28]
 800a6c2:	bfb8      	it	lt
 800a6c4:	9204      	strlt	r2, [sp, #16]
 800a6c6:	7823      	ldrb	r3, [r4, #0]
 800a6c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a6ca:	d10a      	bne.n	800a6e2 <_vfiprintf_r+0x156>
 800a6cc:	7863      	ldrb	r3, [r4, #1]
 800a6ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6d0:	d132      	bne.n	800a738 <_vfiprintf_r+0x1ac>
 800a6d2:	9b03      	ldr	r3, [sp, #12]
 800a6d4:	1d1a      	adds	r2, r3, #4
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	9203      	str	r2, [sp, #12]
 800a6da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a6de:	3402      	adds	r4, #2
 800a6e0:	9305      	str	r3, [sp, #20]
 800a6e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a7b8 <_vfiprintf_r+0x22c>
 800a6e6:	7821      	ldrb	r1, [r4, #0]
 800a6e8:	2203      	movs	r2, #3
 800a6ea:	4650      	mov	r0, sl
 800a6ec:	f7f5 fda0 	bl	8000230 <memchr>
 800a6f0:	b138      	cbz	r0, 800a702 <_vfiprintf_r+0x176>
 800a6f2:	9b04      	ldr	r3, [sp, #16]
 800a6f4:	eba0 000a 	sub.w	r0, r0, sl
 800a6f8:	2240      	movs	r2, #64	@ 0x40
 800a6fa:	4082      	lsls	r2, r0
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	3401      	adds	r4, #1
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a706:	4829      	ldr	r0, [pc, #164]	@ (800a7ac <_vfiprintf_r+0x220>)
 800a708:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a70c:	2206      	movs	r2, #6
 800a70e:	f7f5 fd8f 	bl	8000230 <memchr>
 800a712:	2800      	cmp	r0, #0
 800a714:	d03f      	beq.n	800a796 <_vfiprintf_r+0x20a>
 800a716:	4b26      	ldr	r3, [pc, #152]	@ (800a7b0 <_vfiprintf_r+0x224>)
 800a718:	bb1b      	cbnz	r3, 800a762 <_vfiprintf_r+0x1d6>
 800a71a:	9b03      	ldr	r3, [sp, #12]
 800a71c:	3307      	adds	r3, #7
 800a71e:	f023 0307 	bic.w	r3, r3, #7
 800a722:	3308      	adds	r3, #8
 800a724:	9303      	str	r3, [sp, #12]
 800a726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a728:	443b      	add	r3, r7
 800a72a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a72c:	e76a      	b.n	800a604 <_vfiprintf_r+0x78>
 800a72e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a732:	460c      	mov	r4, r1
 800a734:	2001      	movs	r0, #1
 800a736:	e7a8      	b.n	800a68a <_vfiprintf_r+0xfe>
 800a738:	2300      	movs	r3, #0
 800a73a:	3401      	adds	r4, #1
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	4619      	mov	r1, r3
 800a740:	f04f 0c0a 	mov.w	ip, #10
 800a744:	4620      	mov	r0, r4
 800a746:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a74a:	3a30      	subs	r2, #48	@ 0x30
 800a74c:	2a09      	cmp	r2, #9
 800a74e:	d903      	bls.n	800a758 <_vfiprintf_r+0x1cc>
 800a750:	2b00      	cmp	r3, #0
 800a752:	d0c6      	beq.n	800a6e2 <_vfiprintf_r+0x156>
 800a754:	9105      	str	r1, [sp, #20]
 800a756:	e7c4      	b.n	800a6e2 <_vfiprintf_r+0x156>
 800a758:	fb0c 2101 	mla	r1, ip, r1, r2
 800a75c:	4604      	mov	r4, r0
 800a75e:	2301      	movs	r3, #1
 800a760:	e7f0      	b.n	800a744 <_vfiprintf_r+0x1b8>
 800a762:	ab03      	add	r3, sp, #12
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	462a      	mov	r2, r5
 800a768:	4b12      	ldr	r3, [pc, #72]	@ (800a7b4 <_vfiprintf_r+0x228>)
 800a76a:	a904      	add	r1, sp, #16
 800a76c:	4630      	mov	r0, r6
 800a76e:	f3af 8000 	nop.w
 800a772:	4607      	mov	r7, r0
 800a774:	1c78      	adds	r0, r7, #1
 800a776:	d1d6      	bne.n	800a726 <_vfiprintf_r+0x19a>
 800a778:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a77a:	07d9      	lsls	r1, r3, #31
 800a77c:	d405      	bmi.n	800a78a <_vfiprintf_r+0x1fe>
 800a77e:	89ab      	ldrh	r3, [r5, #12]
 800a780:	059a      	lsls	r2, r3, #22
 800a782:	d402      	bmi.n	800a78a <_vfiprintf_r+0x1fe>
 800a784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a786:	f7ff fab9 	bl	8009cfc <__retarget_lock_release_recursive>
 800a78a:	89ab      	ldrh	r3, [r5, #12]
 800a78c:	065b      	lsls	r3, r3, #25
 800a78e:	f53f af1f 	bmi.w	800a5d0 <_vfiprintf_r+0x44>
 800a792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a794:	e71e      	b.n	800a5d4 <_vfiprintf_r+0x48>
 800a796:	ab03      	add	r3, sp, #12
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	462a      	mov	r2, r5
 800a79c:	4b05      	ldr	r3, [pc, #20]	@ (800a7b4 <_vfiprintf_r+0x228>)
 800a79e:	a904      	add	r1, sp, #16
 800a7a0:	4630      	mov	r0, r6
 800a7a2:	f000 f879 	bl	800a898 <_printf_i>
 800a7a6:	e7e4      	b.n	800a772 <_vfiprintf_r+0x1e6>
 800a7a8:	0800b540 	.word	0x0800b540
 800a7ac:	0800b54a 	.word	0x0800b54a
 800a7b0:	00000000 	.word	0x00000000
 800a7b4:	0800a567 	.word	0x0800a567
 800a7b8:	0800b546 	.word	0x0800b546

0800a7bc <_printf_common>:
 800a7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c0:	4616      	mov	r6, r2
 800a7c2:	4698      	mov	r8, r3
 800a7c4:	688a      	ldr	r2, [r1, #8]
 800a7c6:	690b      	ldr	r3, [r1, #16]
 800a7c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	bfb8      	it	lt
 800a7d0:	4613      	movlt	r3, r2
 800a7d2:	6033      	str	r3, [r6, #0]
 800a7d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a7d8:	4607      	mov	r7, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	b10a      	cbz	r2, 800a7e2 <_printf_common+0x26>
 800a7de:	3301      	adds	r3, #1
 800a7e0:	6033      	str	r3, [r6, #0]
 800a7e2:	6823      	ldr	r3, [r4, #0]
 800a7e4:	0699      	lsls	r1, r3, #26
 800a7e6:	bf42      	ittt	mi
 800a7e8:	6833      	ldrmi	r3, [r6, #0]
 800a7ea:	3302      	addmi	r3, #2
 800a7ec:	6033      	strmi	r3, [r6, #0]
 800a7ee:	6825      	ldr	r5, [r4, #0]
 800a7f0:	f015 0506 	ands.w	r5, r5, #6
 800a7f4:	d106      	bne.n	800a804 <_printf_common+0x48>
 800a7f6:	f104 0a19 	add.w	sl, r4, #25
 800a7fa:	68e3      	ldr	r3, [r4, #12]
 800a7fc:	6832      	ldr	r2, [r6, #0]
 800a7fe:	1a9b      	subs	r3, r3, r2
 800a800:	42ab      	cmp	r3, r5
 800a802:	dc26      	bgt.n	800a852 <_printf_common+0x96>
 800a804:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a808:	6822      	ldr	r2, [r4, #0]
 800a80a:	3b00      	subs	r3, #0
 800a80c:	bf18      	it	ne
 800a80e:	2301      	movne	r3, #1
 800a810:	0692      	lsls	r2, r2, #26
 800a812:	d42b      	bmi.n	800a86c <_printf_common+0xb0>
 800a814:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a818:	4641      	mov	r1, r8
 800a81a:	4638      	mov	r0, r7
 800a81c:	47c8      	blx	r9
 800a81e:	3001      	adds	r0, #1
 800a820:	d01e      	beq.n	800a860 <_printf_common+0xa4>
 800a822:	6823      	ldr	r3, [r4, #0]
 800a824:	6922      	ldr	r2, [r4, #16]
 800a826:	f003 0306 	and.w	r3, r3, #6
 800a82a:	2b04      	cmp	r3, #4
 800a82c:	bf02      	ittt	eq
 800a82e:	68e5      	ldreq	r5, [r4, #12]
 800a830:	6833      	ldreq	r3, [r6, #0]
 800a832:	1aed      	subeq	r5, r5, r3
 800a834:	68a3      	ldr	r3, [r4, #8]
 800a836:	bf0c      	ite	eq
 800a838:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a83c:	2500      	movne	r5, #0
 800a83e:	4293      	cmp	r3, r2
 800a840:	bfc4      	itt	gt
 800a842:	1a9b      	subgt	r3, r3, r2
 800a844:	18ed      	addgt	r5, r5, r3
 800a846:	2600      	movs	r6, #0
 800a848:	341a      	adds	r4, #26
 800a84a:	42b5      	cmp	r5, r6
 800a84c:	d11a      	bne.n	800a884 <_printf_common+0xc8>
 800a84e:	2000      	movs	r0, #0
 800a850:	e008      	b.n	800a864 <_printf_common+0xa8>
 800a852:	2301      	movs	r3, #1
 800a854:	4652      	mov	r2, sl
 800a856:	4641      	mov	r1, r8
 800a858:	4638      	mov	r0, r7
 800a85a:	47c8      	blx	r9
 800a85c:	3001      	adds	r0, #1
 800a85e:	d103      	bne.n	800a868 <_printf_common+0xac>
 800a860:	f04f 30ff 	mov.w	r0, #4294967295
 800a864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a868:	3501      	adds	r5, #1
 800a86a:	e7c6      	b.n	800a7fa <_printf_common+0x3e>
 800a86c:	18e1      	adds	r1, r4, r3
 800a86e:	1c5a      	adds	r2, r3, #1
 800a870:	2030      	movs	r0, #48	@ 0x30
 800a872:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a876:	4422      	add	r2, r4
 800a878:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a87c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a880:	3302      	adds	r3, #2
 800a882:	e7c7      	b.n	800a814 <_printf_common+0x58>
 800a884:	2301      	movs	r3, #1
 800a886:	4622      	mov	r2, r4
 800a888:	4641      	mov	r1, r8
 800a88a:	4638      	mov	r0, r7
 800a88c:	47c8      	blx	r9
 800a88e:	3001      	adds	r0, #1
 800a890:	d0e6      	beq.n	800a860 <_printf_common+0xa4>
 800a892:	3601      	adds	r6, #1
 800a894:	e7d9      	b.n	800a84a <_printf_common+0x8e>
	...

0800a898 <_printf_i>:
 800a898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a89c:	7e0f      	ldrb	r7, [r1, #24]
 800a89e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a8a0:	2f78      	cmp	r7, #120	@ 0x78
 800a8a2:	4691      	mov	r9, r2
 800a8a4:	4680      	mov	r8, r0
 800a8a6:	460c      	mov	r4, r1
 800a8a8:	469a      	mov	sl, r3
 800a8aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8ae:	d807      	bhi.n	800a8c0 <_printf_i+0x28>
 800a8b0:	2f62      	cmp	r7, #98	@ 0x62
 800a8b2:	d80a      	bhi.n	800a8ca <_printf_i+0x32>
 800a8b4:	2f00      	cmp	r7, #0
 800a8b6:	f000 80d2 	beq.w	800aa5e <_printf_i+0x1c6>
 800a8ba:	2f58      	cmp	r7, #88	@ 0x58
 800a8bc:	f000 80b9 	beq.w	800aa32 <_printf_i+0x19a>
 800a8c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8c8:	e03a      	b.n	800a940 <_printf_i+0xa8>
 800a8ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8ce:	2b15      	cmp	r3, #21
 800a8d0:	d8f6      	bhi.n	800a8c0 <_printf_i+0x28>
 800a8d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a8d8 <_printf_i+0x40>)
 800a8d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8d8:	0800a931 	.word	0x0800a931
 800a8dc:	0800a945 	.word	0x0800a945
 800a8e0:	0800a8c1 	.word	0x0800a8c1
 800a8e4:	0800a8c1 	.word	0x0800a8c1
 800a8e8:	0800a8c1 	.word	0x0800a8c1
 800a8ec:	0800a8c1 	.word	0x0800a8c1
 800a8f0:	0800a945 	.word	0x0800a945
 800a8f4:	0800a8c1 	.word	0x0800a8c1
 800a8f8:	0800a8c1 	.word	0x0800a8c1
 800a8fc:	0800a8c1 	.word	0x0800a8c1
 800a900:	0800a8c1 	.word	0x0800a8c1
 800a904:	0800aa45 	.word	0x0800aa45
 800a908:	0800a96f 	.word	0x0800a96f
 800a90c:	0800a9ff 	.word	0x0800a9ff
 800a910:	0800a8c1 	.word	0x0800a8c1
 800a914:	0800a8c1 	.word	0x0800a8c1
 800a918:	0800aa67 	.word	0x0800aa67
 800a91c:	0800a8c1 	.word	0x0800a8c1
 800a920:	0800a96f 	.word	0x0800a96f
 800a924:	0800a8c1 	.word	0x0800a8c1
 800a928:	0800a8c1 	.word	0x0800a8c1
 800a92c:	0800aa07 	.word	0x0800aa07
 800a930:	6833      	ldr	r3, [r6, #0]
 800a932:	1d1a      	adds	r2, r3, #4
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	6032      	str	r2, [r6, #0]
 800a938:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a93c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a940:	2301      	movs	r3, #1
 800a942:	e09d      	b.n	800aa80 <_printf_i+0x1e8>
 800a944:	6833      	ldr	r3, [r6, #0]
 800a946:	6820      	ldr	r0, [r4, #0]
 800a948:	1d19      	adds	r1, r3, #4
 800a94a:	6031      	str	r1, [r6, #0]
 800a94c:	0606      	lsls	r6, r0, #24
 800a94e:	d501      	bpl.n	800a954 <_printf_i+0xbc>
 800a950:	681d      	ldr	r5, [r3, #0]
 800a952:	e003      	b.n	800a95c <_printf_i+0xc4>
 800a954:	0645      	lsls	r5, r0, #25
 800a956:	d5fb      	bpl.n	800a950 <_printf_i+0xb8>
 800a958:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a95c:	2d00      	cmp	r5, #0
 800a95e:	da03      	bge.n	800a968 <_printf_i+0xd0>
 800a960:	232d      	movs	r3, #45	@ 0x2d
 800a962:	426d      	negs	r5, r5
 800a964:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a968:	4859      	ldr	r0, [pc, #356]	@ (800aad0 <_printf_i+0x238>)
 800a96a:	230a      	movs	r3, #10
 800a96c:	e011      	b.n	800a992 <_printf_i+0xfa>
 800a96e:	6821      	ldr	r1, [r4, #0]
 800a970:	6833      	ldr	r3, [r6, #0]
 800a972:	0608      	lsls	r0, r1, #24
 800a974:	f853 5b04 	ldr.w	r5, [r3], #4
 800a978:	d402      	bmi.n	800a980 <_printf_i+0xe8>
 800a97a:	0649      	lsls	r1, r1, #25
 800a97c:	bf48      	it	mi
 800a97e:	b2ad      	uxthmi	r5, r5
 800a980:	2f6f      	cmp	r7, #111	@ 0x6f
 800a982:	4853      	ldr	r0, [pc, #332]	@ (800aad0 <_printf_i+0x238>)
 800a984:	6033      	str	r3, [r6, #0]
 800a986:	bf14      	ite	ne
 800a988:	230a      	movne	r3, #10
 800a98a:	2308      	moveq	r3, #8
 800a98c:	2100      	movs	r1, #0
 800a98e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a992:	6866      	ldr	r6, [r4, #4]
 800a994:	60a6      	str	r6, [r4, #8]
 800a996:	2e00      	cmp	r6, #0
 800a998:	bfa2      	ittt	ge
 800a99a:	6821      	ldrge	r1, [r4, #0]
 800a99c:	f021 0104 	bicge.w	r1, r1, #4
 800a9a0:	6021      	strge	r1, [r4, #0]
 800a9a2:	b90d      	cbnz	r5, 800a9a8 <_printf_i+0x110>
 800a9a4:	2e00      	cmp	r6, #0
 800a9a6:	d04b      	beq.n	800aa40 <_printf_i+0x1a8>
 800a9a8:	4616      	mov	r6, r2
 800a9aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9ae:	fb03 5711 	mls	r7, r3, r1, r5
 800a9b2:	5dc7      	ldrb	r7, [r0, r7]
 800a9b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9b8:	462f      	mov	r7, r5
 800a9ba:	42bb      	cmp	r3, r7
 800a9bc:	460d      	mov	r5, r1
 800a9be:	d9f4      	bls.n	800a9aa <_printf_i+0x112>
 800a9c0:	2b08      	cmp	r3, #8
 800a9c2:	d10b      	bne.n	800a9dc <_printf_i+0x144>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	07df      	lsls	r7, r3, #31
 800a9c8:	d508      	bpl.n	800a9dc <_printf_i+0x144>
 800a9ca:	6923      	ldr	r3, [r4, #16]
 800a9cc:	6861      	ldr	r1, [r4, #4]
 800a9ce:	4299      	cmp	r1, r3
 800a9d0:	bfde      	ittt	le
 800a9d2:	2330      	movle	r3, #48	@ 0x30
 800a9d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9dc:	1b92      	subs	r2, r2, r6
 800a9de:	6122      	str	r2, [r4, #16]
 800a9e0:	f8cd a000 	str.w	sl, [sp]
 800a9e4:	464b      	mov	r3, r9
 800a9e6:	aa03      	add	r2, sp, #12
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	4640      	mov	r0, r8
 800a9ec:	f7ff fee6 	bl	800a7bc <_printf_common>
 800a9f0:	3001      	adds	r0, #1
 800a9f2:	d14a      	bne.n	800aa8a <_printf_i+0x1f2>
 800a9f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f8:	b004      	add	sp, #16
 800a9fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9fe:	6823      	ldr	r3, [r4, #0]
 800aa00:	f043 0320 	orr.w	r3, r3, #32
 800aa04:	6023      	str	r3, [r4, #0]
 800aa06:	4833      	ldr	r0, [pc, #204]	@ (800aad4 <_printf_i+0x23c>)
 800aa08:	2778      	movs	r7, #120	@ 0x78
 800aa0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	6831      	ldr	r1, [r6, #0]
 800aa12:	061f      	lsls	r7, r3, #24
 800aa14:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa18:	d402      	bmi.n	800aa20 <_printf_i+0x188>
 800aa1a:	065f      	lsls	r7, r3, #25
 800aa1c:	bf48      	it	mi
 800aa1e:	b2ad      	uxthmi	r5, r5
 800aa20:	6031      	str	r1, [r6, #0]
 800aa22:	07d9      	lsls	r1, r3, #31
 800aa24:	bf44      	itt	mi
 800aa26:	f043 0320 	orrmi.w	r3, r3, #32
 800aa2a:	6023      	strmi	r3, [r4, #0]
 800aa2c:	b11d      	cbz	r5, 800aa36 <_printf_i+0x19e>
 800aa2e:	2310      	movs	r3, #16
 800aa30:	e7ac      	b.n	800a98c <_printf_i+0xf4>
 800aa32:	4827      	ldr	r0, [pc, #156]	@ (800aad0 <_printf_i+0x238>)
 800aa34:	e7e9      	b.n	800aa0a <_printf_i+0x172>
 800aa36:	6823      	ldr	r3, [r4, #0]
 800aa38:	f023 0320 	bic.w	r3, r3, #32
 800aa3c:	6023      	str	r3, [r4, #0]
 800aa3e:	e7f6      	b.n	800aa2e <_printf_i+0x196>
 800aa40:	4616      	mov	r6, r2
 800aa42:	e7bd      	b.n	800a9c0 <_printf_i+0x128>
 800aa44:	6833      	ldr	r3, [r6, #0]
 800aa46:	6825      	ldr	r5, [r4, #0]
 800aa48:	6961      	ldr	r1, [r4, #20]
 800aa4a:	1d18      	adds	r0, r3, #4
 800aa4c:	6030      	str	r0, [r6, #0]
 800aa4e:	062e      	lsls	r6, r5, #24
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	d501      	bpl.n	800aa58 <_printf_i+0x1c0>
 800aa54:	6019      	str	r1, [r3, #0]
 800aa56:	e002      	b.n	800aa5e <_printf_i+0x1c6>
 800aa58:	0668      	lsls	r0, r5, #25
 800aa5a:	d5fb      	bpl.n	800aa54 <_printf_i+0x1bc>
 800aa5c:	8019      	strh	r1, [r3, #0]
 800aa5e:	2300      	movs	r3, #0
 800aa60:	6123      	str	r3, [r4, #16]
 800aa62:	4616      	mov	r6, r2
 800aa64:	e7bc      	b.n	800a9e0 <_printf_i+0x148>
 800aa66:	6833      	ldr	r3, [r6, #0]
 800aa68:	1d1a      	adds	r2, r3, #4
 800aa6a:	6032      	str	r2, [r6, #0]
 800aa6c:	681e      	ldr	r6, [r3, #0]
 800aa6e:	6862      	ldr	r2, [r4, #4]
 800aa70:	2100      	movs	r1, #0
 800aa72:	4630      	mov	r0, r6
 800aa74:	f7f5 fbdc 	bl	8000230 <memchr>
 800aa78:	b108      	cbz	r0, 800aa7e <_printf_i+0x1e6>
 800aa7a:	1b80      	subs	r0, r0, r6
 800aa7c:	6060      	str	r0, [r4, #4]
 800aa7e:	6863      	ldr	r3, [r4, #4]
 800aa80:	6123      	str	r3, [r4, #16]
 800aa82:	2300      	movs	r3, #0
 800aa84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa88:	e7aa      	b.n	800a9e0 <_printf_i+0x148>
 800aa8a:	6923      	ldr	r3, [r4, #16]
 800aa8c:	4632      	mov	r2, r6
 800aa8e:	4649      	mov	r1, r9
 800aa90:	4640      	mov	r0, r8
 800aa92:	47d0      	blx	sl
 800aa94:	3001      	adds	r0, #1
 800aa96:	d0ad      	beq.n	800a9f4 <_printf_i+0x15c>
 800aa98:	6823      	ldr	r3, [r4, #0]
 800aa9a:	079b      	lsls	r3, r3, #30
 800aa9c:	d413      	bmi.n	800aac6 <_printf_i+0x22e>
 800aa9e:	68e0      	ldr	r0, [r4, #12]
 800aaa0:	9b03      	ldr	r3, [sp, #12]
 800aaa2:	4298      	cmp	r0, r3
 800aaa4:	bfb8      	it	lt
 800aaa6:	4618      	movlt	r0, r3
 800aaa8:	e7a6      	b.n	800a9f8 <_printf_i+0x160>
 800aaaa:	2301      	movs	r3, #1
 800aaac:	4632      	mov	r2, r6
 800aaae:	4649      	mov	r1, r9
 800aab0:	4640      	mov	r0, r8
 800aab2:	47d0      	blx	sl
 800aab4:	3001      	adds	r0, #1
 800aab6:	d09d      	beq.n	800a9f4 <_printf_i+0x15c>
 800aab8:	3501      	adds	r5, #1
 800aaba:	68e3      	ldr	r3, [r4, #12]
 800aabc:	9903      	ldr	r1, [sp, #12]
 800aabe:	1a5b      	subs	r3, r3, r1
 800aac0:	42ab      	cmp	r3, r5
 800aac2:	dcf2      	bgt.n	800aaaa <_printf_i+0x212>
 800aac4:	e7eb      	b.n	800aa9e <_printf_i+0x206>
 800aac6:	2500      	movs	r5, #0
 800aac8:	f104 0619 	add.w	r6, r4, #25
 800aacc:	e7f5      	b.n	800aaba <_printf_i+0x222>
 800aace:	bf00      	nop
 800aad0:	0800b551 	.word	0x0800b551
 800aad4:	0800b562 	.word	0x0800b562

0800aad8 <_scanf_chars>:
 800aad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aadc:	4615      	mov	r5, r2
 800aade:	688a      	ldr	r2, [r1, #8]
 800aae0:	4680      	mov	r8, r0
 800aae2:	460c      	mov	r4, r1
 800aae4:	b932      	cbnz	r2, 800aaf4 <_scanf_chars+0x1c>
 800aae6:	698a      	ldr	r2, [r1, #24]
 800aae8:	2a00      	cmp	r2, #0
 800aaea:	bf14      	ite	ne
 800aaec:	f04f 32ff 	movne.w	r2, #4294967295
 800aaf0:	2201      	moveq	r2, #1
 800aaf2:	608a      	str	r2, [r1, #8]
 800aaf4:	6822      	ldr	r2, [r4, #0]
 800aaf6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ab88 <_scanf_chars+0xb0>
 800aafa:	06d1      	lsls	r1, r2, #27
 800aafc:	bf5f      	itttt	pl
 800aafe:	681a      	ldrpl	r2, [r3, #0]
 800ab00:	1d11      	addpl	r1, r2, #4
 800ab02:	6019      	strpl	r1, [r3, #0]
 800ab04:	6816      	ldrpl	r6, [r2, #0]
 800ab06:	2700      	movs	r7, #0
 800ab08:	69a0      	ldr	r0, [r4, #24]
 800ab0a:	b188      	cbz	r0, 800ab30 <_scanf_chars+0x58>
 800ab0c:	2801      	cmp	r0, #1
 800ab0e:	d107      	bne.n	800ab20 <_scanf_chars+0x48>
 800ab10:	682b      	ldr	r3, [r5, #0]
 800ab12:	781a      	ldrb	r2, [r3, #0]
 800ab14:	6963      	ldr	r3, [r4, #20]
 800ab16:	5c9b      	ldrb	r3, [r3, r2]
 800ab18:	b953      	cbnz	r3, 800ab30 <_scanf_chars+0x58>
 800ab1a:	2f00      	cmp	r7, #0
 800ab1c:	d031      	beq.n	800ab82 <_scanf_chars+0xaa>
 800ab1e:	e022      	b.n	800ab66 <_scanf_chars+0x8e>
 800ab20:	2802      	cmp	r0, #2
 800ab22:	d120      	bne.n	800ab66 <_scanf_chars+0x8e>
 800ab24:	682b      	ldr	r3, [r5, #0]
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ab2c:	071b      	lsls	r3, r3, #28
 800ab2e:	d41a      	bmi.n	800ab66 <_scanf_chars+0x8e>
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	06da      	lsls	r2, r3, #27
 800ab34:	bf5e      	ittt	pl
 800ab36:	682b      	ldrpl	r3, [r5, #0]
 800ab38:	781b      	ldrbpl	r3, [r3, #0]
 800ab3a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ab3e:	682a      	ldr	r2, [r5, #0]
 800ab40:	686b      	ldr	r3, [r5, #4]
 800ab42:	3201      	adds	r2, #1
 800ab44:	602a      	str	r2, [r5, #0]
 800ab46:	68a2      	ldr	r2, [r4, #8]
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	3a01      	subs	r2, #1
 800ab4c:	606b      	str	r3, [r5, #4]
 800ab4e:	3701      	adds	r7, #1
 800ab50:	60a2      	str	r2, [r4, #8]
 800ab52:	b142      	cbz	r2, 800ab66 <_scanf_chars+0x8e>
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	dcd7      	bgt.n	800ab08 <_scanf_chars+0x30>
 800ab58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	4640      	mov	r0, r8
 800ab60:	4798      	blx	r3
 800ab62:	2800      	cmp	r0, #0
 800ab64:	d0d0      	beq.n	800ab08 <_scanf_chars+0x30>
 800ab66:	6823      	ldr	r3, [r4, #0]
 800ab68:	f013 0310 	ands.w	r3, r3, #16
 800ab6c:	d105      	bne.n	800ab7a <_scanf_chars+0xa2>
 800ab6e:	68e2      	ldr	r2, [r4, #12]
 800ab70:	3201      	adds	r2, #1
 800ab72:	60e2      	str	r2, [r4, #12]
 800ab74:	69a2      	ldr	r2, [r4, #24]
 800ab76:	b102      	cbz	r2, 800ab7a <_scanf_chars+0xa2>
 800ab78:	7033      	strb	r3, [r6, #0]
 800ab7a:	6923      	ldr	r3, [r4, #16]
 800ab7c:	443b      	add	r3, r7
 800ab7e:	6123      	str	r3, [r4, #16]
 800ab80:	2000      	movs	r0, #0
 800ab82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab86:	bf00      	nop
 800ab88:	0800b58f 	.word	0x0800b58f

0800ab8c <_scanf_i>:
 800ab8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab90:	4698      	mov	r8, r3
 800ab92:	4b74      	ldr	r3, [pc, #464]	@ (800ad64 <_scanf_i+0x1d8>)
 800ab94:	460c      	mov	r4, r1
 800ab96:	4682      	mov	sl, r0
 800ab98:	4616      	mov	r6, r2
 800ab9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab9e:	b087      	sub	sp, #28
 800aba0:	ab03      	add	r3, sp, #12
 800aba2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800aba6:	4b70      	ldr	r3, [pc, #448]	@ (800ad68 <_scanf_i+0x1dc>)
 800aba8:	69a1      	ldr	r1, [r4, #24]
 800abaa:	4a70      	ldr	r2, [pc, #448]	@ (800ad6c <_scanf_i+0x1e0>)
 800abac:	2903      	cmp	r1, #3
 800abae:	bf08      	it	eq
 800abb0:	461a      	moveq	r2, r3
 800abb2:	68a3      	ldr	r3, [r4, #8]
 800abb4:	9201      	str	r2, [sp, #4]
 800abb6:	1e5a      	subs	r2, r3, #1
 800abb8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800abbc:	bf88      	it	hi
 800abbe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800abc2:	4627      	mov	r7, r4
 800abc4:	bf82      	ittt	hi
 800abc6:	eb03 0905 	addhi.w	r9, r3, r5
 800abca:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800abce:	60a3      	strhi	r3, [r4, #8]
 800abd0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800abd4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800abd8:	bf98      	it	ls
 800abda:	f04f 0900 	movls.w	r9, #0
 800abde:	6023      	str	r3, [r4, #0]
 800abe0:	463d      	mov	r5, r7
 800abe2:	f04f 0b00 	mov.w	fp, #0
 800abe6:	6831      	ldr	r1, [r6, #0]
 800abe8:	ab03      	add	r3, sp, #12
 800abea:	7809      	ldrb	r1, [r1, #0]
 800abec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800abf0:	2202      	movs	r2, #2
 800abf2:	f7f5 fb1d 	bl	8000230 <memchr>
 800abf6:	b328      	cbz	r0, 800ac44 <_scanf_i+0xb8>
 800abf8:	f1bb 0f01 	cmp.w	fp, #1
 800abfc:	d159      	bne.n	800acb2 <_scanf_i+0x126>
 800abfe:	6862      	ldr	r2, [r4, #4]
 800ac00:	b92a      	cbnz	r2, 800ac0e <_scanf_i+0x82>
 800ac02:	6822      	ldr	r2, [r4, #0]
 800ac04:	2108      	movs	r1, #8
 800ac06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ac0a:	6061      	str	r1, [r4, #4]
 800ac0c:	6022      	str	r2, [r4, #0]
 800ac0e:	6822      	ldr	r2, [r4, #0]
 800ac10:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ac14:	6022      	str	r2, [r4, #0]
 800ac16:	68a2      	ldr	r2, [r4, #8]
 800ac18:	1e51      	subs	r1, r2, #1
 800ac1a:	60a1      	str	r1, [r4, #8]
 800ac1c:	b192      	cbz	r2, 800ac44 <_scanf_i+0xb8>
 800ac1e:	6832      	ldr	r2, [r6, #0]
 800ac20:	1c51      	adds	r1, r2, #1
 800ac22:	6031      	str	r1, [r6, #0]
 800ac24:	7812      	ldrb	r2, [r2, #0]
 800ac26:	f805 2b01 	strb.w	r2, [r5], #1
 800ac2a:	6872      	ldr	r2, [r6, #4]
 800ac2c:	3a01      	subs	r2, #1
 800ac2e:	2a00      	cmp	r2, #0
 800ac30:	6072      	str	r2, [r6, #4]
 800ac32:	dc07      	bgt.n	800ac44 <_scanf_i+0xb8>
 800ac34:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ac38:	4631      	mov	r1, r6
 800ac3a:	4650      	mov	r0, sl
 800ac3c:	4790      	blx	r2
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	f040 8085 	bne.w	800ad4e <_scanf_i+0x1c2>
 800ac44:	f10b 0b01 	add.w	fp, fp, #1
 800ac48:	f1bb 0f03 	cmp.w	fp, #3
 800ac4c:	d1cb      	bne.n	800abe6 <_scanf_i+0x5a>
 800ac4e:	6863      	ldr	r3, [r4, #4]
 800ac50:	b90b      	cbnz	r3, 800ac56 <_scanf_i+0xca>
 800ac52:	230a      	movs	r3, #10
 800ac54:	6063      	str	r3, [r4, #4]
 800ac56:	6863      	ldr	r3, [r4, #4]
 800ac58:	4945      	ldr	r1, [pc, #276]	@ (800ad70 <_scanf_i+0x1e4>)
 800ac5a:	6960      	ldr	r0, [r4, #20]
 800ac5c:	1ac9      	subs	r1, r1, r3
 800ac5e:	f000 f997 	bl	800af90 <__sccl>
 800ac62:	f04f 0b00 	mov.w	fp, #0
 800ac66:	68a3      	ldr	r3, [r4, #8]
 800ac68:	6822      	ldr	r2, [r4, #0]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d03d      	beq.n	800acea <_scanf_i+0x15e>
 800ac6e:	6831      	ldr	r1, [r6, #0]
 800ac70:	6960      	ldr	r0, [r4, #20]
 800ac72:	f891 c000 	ldrb.w	ip, [r1]
 800ac76:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d035      	beq.n	800acea <_scanf_i+0x15e>
 800ac7e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ac82:	d124      	bne.n	800acce <_scanf_i+0x142>
 800ac84:	0510      	lsls	r0, r2, #20
 800ac86:	d522      	bpl.n	800acce <_scanf_i+0x142>
 800ac88:	f10b 0b01 	add.w	fp, fp, #1
 800ac8c:	f1b9 0f00 	cmp.w	r9, #0
 800ac90:	d003      	beq.n	800ac9a <_scanf_i+0x10e>
 800ac92:	3301      	adds	r3, #1
 800ac94:	f109 39ff 	add.w	r9, r9, #4294967295
 800ac98:	60a3      	str	r3, [r4, #8]
 800ac9a:	6873      	ldr	r3, [r6, #4]
 800ac9c:	3b01      	subs	r3, #1
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	6073      	str	r3, [r6, #4]
 800aca2:	dd1b      	ble.n	800acdc <_scanf_i+0x150>
 800aca4:	6833      	ldr	r3, [r6, #0]
 800aca6:	3301      	adds	r3, #1
 800aca8:	6033      	str	r3, [r6, #0]
 800acaa:	68a3      	ldr	r3, [r4, #8]
 800acac:	3b01      	subs	r3, #1
 800acae:	60a3      	str	r3, [r4, #8]
 800acb0:	e7d9      	b.n	800ac66 <_scanf_i+0xda>
 800acb2:	f1bb 0f02 	cmp.w	fp, #2
 800acb6:	d1ae      	bne.n	800ac16 <_scanf_i+0x8a>
 800acb8:	6822      	ldr	r2, [r4, #0]
 800acba:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800acbe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800acc2:	d1bf      	bne.n	800ac44 <_scanf_i+0xb8>
 800acc4:	2110      	movs	r1, #16
 800acc6:	6061      	str	r1, [r4, #4]
 800acc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800accc:	e7a2      	b.n	800ac14 <_scanf_i+0x88>
 800acce:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800acd2:	6022      	str	r2, [r4, #0]
 800acd4:	780b      	ldrb	r3, [r1, #0]
 800acd6:	f805 3b01 	strb.w	r3, [r5], #1
 800acda:	e7de      	b.n	800ac9a <_scanf_i+0x10e>
 800acdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ace0:	4631      	mov	r1, r6
 800ace2:	4650      	mov	r0, sl
 800ace4:	4798      	blx	r3
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d0df      	beq.n	800acaa <_scanf_i+0x11e>
 800acea:	6823      	ldr	r3, [r4, #0]
 800acec:	05d9      	lsls	r1, r3, #23
 800acee:	d50d      	bpl.n	800ad0c <_scanf_i+0x180>
 800acf0:	42bd      	cmp	r5, r7
 800acf2:	d909      	bls.n	800ad08 <_scanf_i+0x17c>
 800acf4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800acf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acfc:	4632      	mov	r2, r6
 800acfe:	4650      	mov	r0, sl
 800ad00:	4798      	blx	r3
 800ad02:	f105 39ff 	add.w	r9, r5, #4294967295
 800ad06:	464d      	mov	r5, r9
 800ad08:	42bd      	cmp	r5, r7
 800ad0a:	d028      	beq.n	800ad5e <_scanf_i+0x1d2>
 800ad0c:	6822      	ldr	r2, [r4, #0]
 800ad0e:	f012 0210 	ands.w	r2, r2, #16
 800ad12:	d113      	bne.n	800ad3c <_scanf_i+0x1b0>
 800ad14:	702a      	strb	r2, [r5, #0]
 800ad16:	6863      	ldr	r3, [r4, #4]
 800ad18:	9e01      	ldr	r6, [sp, #4]
 800ad1a:	4639      	mov	r1, r7
 800ad1c:	4650      	mov	r0, sl
 800ad1e:	47b0      	blx	r6
 800ad20:	f8d8 3000 	ldr.w	r3, [r8]
 800ad24:	6821      	ldr	r1, [r4, #0]
 800ad26:	1d1a      	adds	r2, r3, #4
 800ad28:	f8c8 2000 	str.w	r2, [r8]
 800ad2c:	f011 0f20 	tst.w	r1, #32
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	d00f      	beq.n	800ad54 <_scanf_i+0x1c8>
 800ad34:	6018      	str	r0, [r3, #0]
 800ad36:	68e3      	ldr	r3, [r4, #12]
 800ad38:	3301      	adds	r3, #1
 800ad3a:	60e3      	str	r3, [r4, #12]
 800ad3c:	6923      	ldr	r3, [r4, #16]
 800ad3e:	1bed      	subs	r5, r5, r7
 800ad40:	445d      	add	r5, fp
 800ad42:	442b      	add	r3, r5
 800ad44:	6123      	str	r3, [r4, #16]
 800ad46:	2000      	movs	r0, #0
 800ad48:	b007      	add	sp, #28
 800ad4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad4e:	f04f 0b00 	mov.w	fp, #0
 800ad52:	e7ca      	b.n	800acea <_scanf_i+0x15e>
 800ad54:	07ca      	lsls	r2, r1, #31
 800ad56:	bf4c      	ite	mi
 800ad58:	8018      	strhmi	r0, [r3, #0]
 800ad5a:	6018      	strpl	r0, [r3, #0]
 800ad5c:	e7eb      	b.n	800ad36 <_scanf_i+0x1aa>
 800ad5e:	2001      	movs	r0, #1
 800ad60:	e7f2      	b.n	800ad48 <_scanf_i+0x1bc>
 800ad62:	bf00      	nop
 800ad64:	0800b4f4 	.word	0x0800b4f4
 800ad68:	0800b27d 	.word	0x0800b27d
 800ad6c:	0800b35d 	.word	0x0800b35d
 800ad70:	0800b583 	.word	0x0800b583

0800ad74 <__sflush_r>:
 800ad74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ad78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad7c:	0716      	lsls	r6, r2, #28
 800ad7e:	4605      	mov	r5, r0
 800ad80:	460c      	mov	r4, r1
 800ad82:	d454      	bmi.n	800ae2e <__sflush_r+0xba>
 800ad84:	684b      	ldr	r3, [r1, #4]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	dc02      	bgt.n	800ad90 <__sflush_r+0x1c>
 800ad8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	dd48      	ble.n	800ae22 <__sflush_r+0xae>
 800ad90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad92:	2e00      	cmp	r6, #0
 800ad94:	d045      	beq.n	800ae22 <__sflush_r+0xae>
 800ad96:	2300      	movs	r3, #0
 800ad98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ad9c:	682f      	ldr	r7, [r5, #0]
 800ad9e:	6a21      	ldr	r1, [r4, #32]
 800ada0:	602b      	str	r3, [r5, #0]
 800ada2:	d030      	beq.n	800ae06 <__sflush_r+0x92>
 800ada4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ada6:	89a3      	ldrh	r3, [r4, #12]
 800ada8:	0759      	lsls	r1, r3, #29
 800adaa:	d505      	bpl.n	800adb8 <__sflush_r+0x44>
 800adac:	6863      	ldr	r3, [r4, #4]
 800adae:	1ad2      	subs	r2, r2, r3
 800adb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adb2:	b10b      	cbz	r3, 800adb8 <__sflush_r+0x44>
 800adb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800adb6:	1ad2      	subs	r2, r2, r3
 800adb8:	2300      	movs	r3, #0
 800adba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adbc:	6a21      	ldr	r1, [r4, #32]
 800adbe:	4628      	mov	r0, r5
 800adc0:	47b0      	blx	r6
 800adc2:	1c43      	adds	r3, r0, #1
 800adc4:	89a3      	ldrh	r3, [r4, #12]
 800adc6:	d106      	bne.n	800add6 <__sflush_r+0x62>
 800adc8:	6829      	ldr	r1, [r5, #0]
 800adca:	291d      	cmp	r1, #29
 800adcc:	d82b      	bhi.n	800ae26 <__sflush_r+0xb2>
 800adce:	4a2a      	ldr	r2, [pc, #168]	@ (800ae78 <__sflush_r+0x104>)
 800add0:	410a      	asrs	r2, r1
 800add2:	07d6      	lsls	r6, r2, #31
 800add4:	d427      	bmi.n	800ae26 <__sflush_r+0xb2>
 800add6:	2200      	movs	r2, #0
 800add8:	6062      	str	r2, [r4, #4]
 800adda:	04d9      	lsls	r1, r3, #19
 800addc:	6922      	ldr	r2, [r4, #16]
 800adde:	6022      	str	r2, [r4, #0]
 800ade0:	d504      	bpl.n	800adec <__sflush_r+0x78>
 800ade2:	1c42      	adds	r2, r0, #1
 800ade4:	d101      	bne.n	800adea <__sflush_r+0x76>
 800ade6:	682b      	ldr	r3, [r5, #0]
 800ade8:	b903      	cbnz	r3, 800adec <__sflush_r+0x78>
 800adea:	6560      	str	r0, [r4, #84]	@ 0x54
 800adec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adee:	602f      	str	r7, [r5, #0]
 800adf0:	b1b9      	cbz	r1, 800ae22 <__sflush_r+0xae>
 800adf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800adf6:	4299      	cmp	r1, r3
 800adf8:	d002      	beq.n	800ae00 <__sflush_r+0x8c>
 800adfa:	4628      	mov	r0, r5
 800adfc:	f7fe ff80 	bl	8009d00 <_free_r>
 800ae00:	2300      	movs	r3, #0
 800ae02:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae04:	e00d      	b.n	800ae22 <__sflush_r+0xae>
 800ae06:	2301      	movs	r3, #1
 800ae08:	4628      	mov	r0, r5
 800ae0a:	47b0      	blx	r6
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	1c50      	adds	r0, r2, #1
 800ae10:	d1c9      	bne.n	800ada6 <__sflush_r+0x32>
 800ae12:	682b      	ldr	r3, [r5, #0]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d0c6      	beq.n	800ada6 <__sflush_r+0x32>
 800ae18:	2b1d      	cmp	r3, #29
 800ae1a:	d001      	beq.n	800ae20 <__sflush_r+0xac>
 800ae1c:	2b16      	cmp	r3, #22
 800ae1e:	d11e      	bne.n	800ae5e <__sflush_r+0xea>
 800ae20:	602f      	str	r7, [r5, #0]
 800ae22:	2000      	movs	r0, #0
 800ae24:	e022      	b.n	800ae6c <__sflush_r+0xf8>
 800ae26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae2a:	b21b      	sxth	r3, r3
 800ae2c:	e01b      	b.n	800ae66 <__sflush_r+0xf2>
 800ae2e:	690f      	ldr	r7, [r1, #16]
 800ae30:	2f00      	cmp	r7, #0
 800ae32:	d0f6      	beq.n	800ae22 <__sflush_r+0xae>
 800ae34:	0793      	lsls	r3, r2, #30
 800ae36:	680e      	ldr	r6, [r1, #0]
 800ae38:	bf08      	it	eq
 800ae3a:	694b      	ldreq	r3, [r1, #20]
 800ae3c:	600f      	str	r7, [r1, #0]
 800ae3e:	bf18      	it	ne
 800ae40:	2300      	movne	r3, #0
 800ae42:	eba6 0807 	sub.w	r8, r6, r7
 800ae46:	608b      	str	r3, [r1, #8]
 800ae48:	f1b8 0f00 	cmp.w	r8, #0
 800ae4c:	dde9      	ble.n	800ae22 <__sflush_r+0xae>
 800ae4e:	6a21      	ldr	r1, [r4, #32]
 800ae50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ae52:	4643      	mov	r3, r8
 800ae54:	463a      	mov	r2, r7
 800ae56:	4628      	mov	r0, r5
 800ae58:	47b0      	blx	r6
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	dc08      	bgt.n	800ae70 <__sflush_r+0xfc>
 800ae5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae66:	81a3      	strh	r3, [r4, #12]
 800ae68:	f04f 30ff 	mov.w	r0, #4294967295
 800ae6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae70:	4407      	add	r7, r0
 800ae72:	eba8 0800 	sub.w	r8, r8, r0
 800ae76:	e7e7      	b.n	800ae48 <__sflush_r+0xd4>
 800ae78:	dfbffffe 	.word	0xdfbffffe

0800ae7c <_fflush_r>:
 800ae7c:	b538      	push	{r3, r4, r5, lr}
 800ae7e:	690b      	ldr	r3, [r1, #16]
 800ae80:	4605      	mov	r5, r0
 800ae82:	460c      	mov	r4, r1
 800ae84:	b913      	cbnz	r3, 800ae8c <_fflush_r+0x10>
 800ae86:	2500      	movs	r5, #0
 800ae88:	4628      	mov	r0, r5
 800ae8a:	bd38      	pop	{r3, r4, r5, pc}
 800ae8c:	b118      	cbz	r0, 800ae96 <_fflush_r+0x1a>
 800ae8e:	6a03      	ldr	r3, [r0, #32]
 800ae90:	b90b      	cbnz	r3, 800ae96 <_fflush_r+0x1a>
 800ae92:	f7fe fcef 	bl	8009874 <__sinit>
 800ae96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d0f3      	beq.n	800ae86 <_fflush_r+0xa>
 800ae9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aea0:	07d0      	lsls	r0, r2, #31
 800aea2:	d404      	bmi.n	800aeae <_fflush_r+0x32>
 800aea4:	0599      	lsls	r1, r3, #22
 800aea6:	d402      	bmi.n	800aeae <_fflush_r+0x32>
 800aea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aeaa:	f7fe ff26 	bl	8009cfa <__retarget_lock_acquire_recursive>
 800aeae:	4628      	mov	r0, r5
 800aeb0:	4621      	mov	r1, r4
 800aeb2:	f7ff ff5f 	bl	800ad74 <__sflush_r>
 800aeb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aeb8:	07da      	lsls	r2, r3, #31
 800aeba:	4605      	mov	r5, r0
 800aebc:	d4e4      	bmi.n	800ae88 <_fflush_r+0xc>
 800aebe:	89a3      	ldrh	r3, [r4, #12]
 800aec0:	059b      	lsls	r3, r3, #22
 800aec2:	d4e1      	bmi.n	800ae88 <_fflush_r+0xc>
 800aec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aec6:	f7fe ff19 	bl	8009cfc <__retarget_lock_release_recursive>
 800aeca:	e7dd      	b.n	800ae88 <_fflush_r+0xc>

0800aecc <__swhatbuf_r>:
 800aecc:	b570      	push	{r4, r5, r6, lr}
 800aece:	460c      	mov	r4, r1
 800aed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed4:	2900      	cmp	r1, #0
 800aed6:	b096      	sub	sp, #88	@ 0x58
 800aed8:	4615      	mov	r5, r2
 800aeda:	461e      	mov	r6, r3
 800aedc:	da0d      	bge.n	800aefa <__swhatbuf_r+0x2e>
 800aede:	89a3      	ldrh	r3, [r4, #12]
 800aee0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aee4:	f04f 0100 	mov.w	r1, #0
 800aee8:	bf14      	ite	ne
 800aeea:	2340      	movne	r3, #64	@ 0x40
 800aeec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aef0:	2000      	movs	r0, #0
 800aef2:	6031      	str	r1, [r6, #0]
 800aef4:	602b      	str	r3, [r5, #0]
 800aef6:	b016      	add	sp, #88	@ 0x58
 800aef8:	bd70      	pop	{r4, r5, r6, pc}
 800aefa:	466a      	mov	r2, sp
 800aefc:	f000 f8d6 	bl	800b0ac <_fstat_r>
 800af00:	2800      	cmp	r0, #0
 800af02:	dbec      	blt.n	800aede <__swhatbuf_r+0x12>
 800af04:	9901      	ldr	r1, [sp, #4]
 800af06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800af0e:	4259      	negs	r1, r3
 800af10:	4159      	adcs	r1, r3
 800af12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af16:	e7eb      	b.n	800aef0 <__swhatbuf_r+0x24>

0800af18 <__smakebuf_r>:
 800af18:	898b      	ldrh	r3, [r1, #12]
 800af1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af1c:	079d      	lsls	r5, r3, #30
 800af1e:	4606      	mov	r6, r0
 800af20:	460c      	mov	r4, r1
 800af22:	d507      	bpl.n	800af34 <__smakebuf_r+0x1c>
 800af24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800af28:	6023      	str	r3, [r4, #0]
 800af2a:	6123      	str	r3, [r4, #16]
 800af2c:	2301      	movs	r3, #1
 800af2e:	6163      	str	r3, [r4, #20]
 800af30:	b003      	add	sp, #12
 800af32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af34:	ab01      	add	r3, sp, #4
 800af36:	466a      	mov	r2, sp
 800af38:	f7ff ffc8 	bl	800aecc <__swhatbuf_r>
 800af3c:	9f00      	ldr	r7, [sp, #0]
 800af3e:	4605      	mov	r5, r0
 800af40:	4639      	mov	r1, r7
 800af42:	4630      	mov	r0, r6
 800af44:	f7fe ff48 	bl	8009dd8 <_malloc_r>
 800af48:	b948      	cbnz	r0, 800af5e <__smakebuf_r+0x46>
 800af4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af4e:	059a      	lsls	r2, r3, #22
 800af50:	d4ee      	bmi.n	800af30 <__smakebuf_r+0x18>
 800af52:	f023 0303 	bic.w	r3, r3, #3
 800af56:	f043 0302 	orr.w	r3, r3, #2
 800af5a:	81a3      	strh	r3, [r4, #12]
 800af5c:	e7e2      	b.n	800af24 <__smakebuf_r+0xc>
 800af5e:	89a3      	ldrh	r3, [r4, #12]
 800af60:	6020      	str	r0, [r4, #0]
 800af62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af66:	81a3      	strh	r3, [r4, #12]
 800af68:	9b01      	ldr	r3, [sp, #4]
 800af6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800af6e:	b15b      	cbz	r3, 800af88 <__smakebuf_r+0x70>
 800af70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af74:	4630      	mov	r0, r6
 800af76:	f000 f8ab 	bl	800b0d0 <_isatty_r>
 800af7a:	b128      	cbz	r0, 800af88 <__smakebuf_r+0x70>
 800af7c:	89a3      	ldrh	r3, [r4, #12]
 800af7e:	f023 0303 	bic.w	r3, r3, #3
 800af82:	f043 0301 	orr.w	r3, r3, #1
 800af86:	81a3      	strh	r3, [r4, #12]
 800af88:	89a3      	ldrh	r3, [r4, #12]
 800af8a:	431d      	orrs	r5, r3
 800af8c:	81a5      	strh	r5, [r4, #12]
 800af8e:	e7cf      	b.n	800af30 <__smakebuf_r+0x18>

0800af90 <__sccl>:
 800af90:	b570      	push	{r4, r5, r6, lr}
 800af92:	780b      	ldrb	r3, [r1, #0]
 800af94:	4604      	mov	r4, r0
 800af96:	2b5e      	cmp	r3, #94	@ 0x5e
 800af98:	bf0b      	itete	eq
 800af9a:	784b      	ldrbeq	r3, [r1, #1]
 800af9c:	1c4a      	addne	r2, r1, #1
 800af9e:	1c8a      	addeq	r2, r1, #2
 800afa0:	2100      	movne	r1, #0
 800afa2:	bf08      	it	eq
 800afa4:	2101      	moveq	r1, #1
 800afa6:	3801      	subs	r0, #1
 800afa8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800afac:	f800 1f01 	strb.w	r1, [r0, #1]!
 800afb0:	42a8      	cmp	r0, r5
 800afb2:	d1fb      	bne.n	800afac <__sccl+0x1c>
 800afb4:	b90b      	cbnz	r3, 800afba <__sccl+0x2a>
 800afb6:	1e50      	subs	r0, r2, #1
 800afb8:	bd70      	pop	{r4, r5, r6, pc}
 800afba:	f081 0101 	eor.w	r1, r1, #1
 800afbe:	54e1      	strb	r1, [r4, r3]
 800afc0:	4610      	mov	r0, r2
 800afc2:	4602      	mov	r2, r0
 800afc4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800afc8:	2d2d      	cmp	r5, #45	@ 0x2d
 800afca:	d005      	beq.n	800afd8 <__sccl+0x48>
 800afcc:	2d5d      	cmp	r5, #93	@ 0x5d
 800afce:	d016      	beq.n	800affe <__sccl+0x6e>
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	d0f1      	beq.n	800afb8 <__sccl+0x28>
 800afd4:	462b      	mov	r3, r5
 800afd6:	e7f2      	b.n	800afbe <__sccl+0x2e>
 800afd8:	7846      	ldrb	r6, [r0, #1]
 800afda:	2e5d      	cmp	r6, #93	@ 0x5d
 800afdc:	d0fa      	beq.n	800afd4 <__sccl+0x44>
 800afde:	42b3      	cmp	r3, r6
 800afe0:	dcf8      	bgt.n	800afd4 <__sccl+0x44>
 800afe2:	3002      	adds	r0, #2
 800afe4:	461a      	mov	r2, r3
 800afe6:	3201      	adds	r2, #1
 800afe8:	4296      	cmp	r6, r2
 800afea:	54a1      	strb	r1, [r4, r2]
 800afec:	dcfb      	bgt.n	800afe6 <__sccl+0x56>
 800afee:	1af2      	subs	r2, r6, r3
 800aff0:	3a01      	subs	r2, #1
 800aff2:	1c5d      	adds	r5, r3, #1
 800aff4:	42b3      	cmp	r3, r6
 800aff6:	bfa8      	it	ge
 800aff8:	2200      	movge	r2, #0
 800affa:	18ab      	adds	r3, r5, r2
 800affc:	e7e1      	b.n	800afc2 <__sccl+0x32>
 800affe:	4610      	mov	r0, r2
 800b000:	e7da      	b.n	800afb8 <__sccl+0x28>

0800b002 <__submore>:
 800b002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b006:	460c      	mov	r4, r1
 800b008:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800b00a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b00e:	4299      	cmp	r1, r3
 800b010:	d11d      	bne.n	800b04e <__submore+0x4c>
 800b012:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b016:	f7fe fedf 	bl	8009dd8 <_malloc_r>
 800b01a:	b918      	cbnz	r0, 800b024 <__submore+0x22>
 800b01c:	f04f 30ff 	mov.w	r0, #4294967295
 800b020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b024:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b028:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b02a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800b02e:	6360      	str	r0, [r4, #52]	@ 0x34
 800b030:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800b034:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b038:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800b03c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b040:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800b044:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800b048:	6020      	str	r0, [r4, #0]
 800b04a:	2000      	movs	r0, #0
 800b04c:	e7e8      	b.n	800b020 <__submore+0x1e>
 800b04e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800b050:	0077      	lsls	r7, r6, #1
 800b052:	463a      	mov	r2, r7
 800b054:	f000 f86a 	bl	800b12c <_realloc_r>
 800b058:	4605      	mov	r5, r0
 800b05a:	2800      	cmp	r0, #0
 800b05c:	d0de      	beq.n	800b01c <__submore+0x1a>
 800b05e:	eb00 0806 	add.w	r8, r0, r6
 800b062:	4601      	mov	r1, r0
 800b064:	4632      	mov	r2, r6
 800b066:	4640      	mov	r0, r8
 800b068:	f000 f852 	bl	800b110 <memcpy>
 800b06c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800b070:	f8c4 8000 	str.w	r8, [r4]
 800b074:	e7e9      	b.n	800b04a <__submore+0x48>

0800b076 <memmove>:
 800b076:	4288      	cmp	r0, r1
 800b078:	b510      	push	{r4, lr}
 800b07a:	eb01 0402 	add.w	r4, r1, r2
 800b07e:	d902      	bls.n	800b086 <memmove+0x10>
 800b080:	4284      	cmp	r4, r0
 800b082:	4623      	mov	r3, r4
 800b084:	d807      	bhi.n	800b096 <memmove+0x20>
 800b086:	1e43      	subs	r3, r0, #1
 800b088:	42a1      	cmp	r1, r4
 800b08a:	d008      	beq.n	800b09e <memmove+0x28>
 800b08c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b090:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b094:	e7f8      	b.n	800b088 <memmove+0x12>
 800b096:	4402      	add	r2, r0
 800b098:	4601      	mov	r1, r0
 800b09a:	428a      	cmp	r2, r1
 800b09c:	d100      	bne.n	800b0a0 <memmove+0x2a>
 800b09e:	bd10      	pop	{r4, pc}
 800b0a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0a8:	e7f7      	b.n	800b09a <memmove+0x24>
	...

0800b0ac <_fstat_r>:
 800b0ac:	b538      	push	{r3, r4, r5, lr}
 800b0ae:	4d07      	ldr	r5, [pc, #28]	@ (800b0cc <_fstat_r+0x20>)
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	4604      	mov	r4, r0
 800b0b4:	4608      	mov	r0, r1
 800b0b6:	4611      	mov	r1, r2
 800b0b8:	602b      	str	r3, [r5, #0]
 800b0ba:	f7f6 fa56 	bl	800156a <_fstat>
 800b0be:	1c43      	adds	r3, r0, #1
 800b0c0:	d102      	bne.n	800b0c8 <_fstat_r+0x1c>
 800b0c2:	682b      	ldr	r3, [r5, #0]
 800b0c4:	b103      	cbz	r3, 800b0c8 <_fstat_r+0x1c>
 800b0c6:	6023      	str	r3, [r4, #0]
 800b0c8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ca:	bf00      	nop
 800b0cc:	20002034 	.word	0x20002034

0800b0d0 <_isatty_r>:
 800b0d0:	b538      	push	{r3, r4, r5, lr}
 800b0d2:	4d06      	ldr	r5, [pc, #24]	@ (800b0ec <_isatty_r+0x1c>)
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	4608      	mov	r0, r1
 800b0da:	602b      	str	r3, [r5, #0]
 800b0dc:	f7f6 fa55 	bl	800158a <_isatty>
 800b0e0:	1c43      	adds	r3, r0, #1
 800b0e2:	d102      	bne.n	800b0ea <_isatty_r+0x1a>
 800b0e4:	682b      	ldr	r3, [r5, #0]
 800b0e6:	b103      	cbz	r3, 800b0ea <_isatty_r+0x1a>
 800b0e8:	6023      	str	r3, [r4, #0]
 800b0ea:	bd38      	pop	{r3, r4, r5, pc}
 800b0ec:	20002034 	.word	0x20002034

0800b0f0 <_sbrk_r>:
 800b0f0:	b538      	push	{r3, r4, r5, lr}
 800b0f2:	4d06      	ldr	r5, [pc, #24]	@ (800b10c <_sbrk_r+0x1c>)
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	4604      	mov	r4, r0
 800b0f8:	4608      	mov	r0, r1
 800b0fa:	602b      	str	r3, [r5, #0]
 800b0fc:	f7f6 fa5e 	bl	80015bc <_sbrk>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_sbrk_r+0x1a>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_sbrk_r+0x1a>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20002034 	.word	0x20002034

0800b110 <memcpy>:
 800b110:	440a      	add	r2, r1
 800b112:	4291      	cmp	r1, r2
 800b114:	f100 33ff 	add.w	r3, r0, #4294967295
 800b118:	d100      	bne.n	800b11c <memcpy+0xc>
 800b11a:	4770      	bx	lr
 800b11c:	b510      	push	{r4, lr}
 800b11e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b122:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b126:	4291      	cmp	r1, r2
 800b128:	d1f9      	bne.n	800b11e <memcpy+0xe>
 800b12a:	bd10      	pop	{r4, pc}

0800b12c <_realloc_r>:
 800b12c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b130:	4680      	mov	r8, r0
 800b132:	4615      	mov	r5, r2
 800b134:	460c      	mov	r4, r1
 800b136:	b921      	cbnz	r1, 800b142 <_realloc_r+0x16>
 800b138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b13c:	4611      	mov	r1, r2
 800b13e:	f7fe be4b 	b.w	8009dd8 <_malloc_r>
 800b142:	b92a      	cbnz	r2, 800b150 <_realloc_r+0x24>
 800b144:	f7fe fddc 	bl	8009d00 <_free_r>
 800b148:	2400      	movs	r4, #0
 800b14a:	4620      	mov	r0, r4
 800b14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b150:	f000 f906 	bl	800b360 <_malloc_usable_size_r>
 800b154:	4285      	cmp	r5, r0
 800b156:	4606      	mov	r6, r0
 800b158:	d802      	bhi.n	800b160 <_realloc_r+0x34>
 800b15a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b15e:	d8f4      	bhi.n	800b14a <_realloc_r+0x1e>
 800b160:	4629      	mov	r1, r5
 800b162:	4640      	mov	r0, r8
 800b164:	f7fe fe38 	bl	8009dd8 <_malloc_r>
 800b168:	4607      	mov	r7, r0
 800b16a:	2800      	cmp	r0, #0
 800b16c:	d0ec      	beq.n	800b148 <_realloc_r+0x1c>
 800b16e:	42b5      	cmp	r5, r6
 800b170:	462a      	mov	r2, r5
 800b172:	4621      	mov	r1, r4
 800b174:	bf28      	it	cs
 800b176:	4632      	movcs	r2, r6
 800b178:	f7ff ffca 	bl	800b110 <memcpy>
 800b17c:	4621      	mov	r1, r4
 800b17e:	4640      	mov	r0, r8
 800b180:	f7fe fdbe 	bl	8009d00 <_free_r>
 800b184:	463c      	mov	r4, r7
 800b186:	e7e0      	b.n	800b14a <_realloc_r+0x1e>

0800b188 <_strtol_l.constprop.0>:
 800b188:	2b24      	cmp	r3, #36	@ 0x24
 800b18a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b18e:	4686      	mov	lr, r0
 800b190:	4690      	mov	r8, r2
 800b192:	d801      	bhi.n	800b198 <_strtol_l.constprop.0+0x10>
 800b194:	2b01      	cmp	r3, #1
 800b196:	d106      	bne.n	800b1a6 <_strtol_l.constprop.0+0x1e>
 800b198:	f7fe fd84 	bl	8009ca4 <__errno>
 800b19c:	2316      	movs	r3, #22
 800b19e:	6003      	str	r3, [r0, #0]
 800b1a0:	2000      	movs	r0, #0
 800b1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a6:	4834      	ldr	r0, [pc, #208]	@ (800b278 <_strtol_l.constprop.0+0xf0>)
 800b1a8:	460d      	mov	r5, r1
 800b1aa:	462a      	mov	r2, r5
 800b1ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1b0:	5d06      	ldrb	r6, [r0, r4]
 800b1b2:	f016 0608 	ands.w	r6, r6, #8
 800b1b6:	d1f8      	bne.n	800b1aa <_strtol_l.constprop.0+0x22>
 800b1b8:	2c2d      	cmp	r4, #45	@ 0x2d
 800b1ba:	d12d      	bne.n	800b218 <_strtol_l.constprop.0+0x90>
 800b1bc:	782c      	ldrb	r4, [r5, #0]
 800b1be:	2601      	movs	r6, #1
 800b1c0:	1c95      	adds	r5, r2, #2
 800b1c2:	f033 0210 	bics.w	r2, r3, #16
 800b1c6:	d109      	bne.n	800b1dc <_strtol_l.constprop.0+0x54>
 800b1c8:	2c30      	cmp	r4, #48	@ 0x30
 800b1ca:	d12a      	bne.n	800b222 <_strtol_l.constprop.0+0x9a>
 800b1cc:	782a      	ldrb	r2, [r5, #0]
 800b1ce:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b1d2:	2a58      	cmp	r2, #88	@ 0x58
 800b1d4:	d125      	bne.n	800b222 <_strtol_l.constprop.0+0x9a>
 800b1d6:	786c      	ldrb	r4, [r5, #1]
 800b1d8:	2310      	movs	r3, #16
 800b1da:	3502      	adds	r5, #2
 800b1dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b1e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	fbbc f9f3 	udiv	r9, ip, r3
 800b1ea:	4610      	mov	r0, r2
 800b1ec:	fb03 ca19 	mls	sl, r3, r9, ip
 800b1f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b1f4:	2f09      	cmp	r7, #9
 800b1f6:	d81b      	bhi.n	800b230 <_strtol_l.constprop.0+0xa8>
 800b1f8:	463c      	mov	r4, r7
 800b1fa:	42a3      	cmp	r3, r4
 800b1fc:	dd27      	ble.n	800b24e <_strtol_l.constprop.0+0xc6>
 800b1fe:	1c57      	adds	r7, r2, #1
 800b200:	d007      	beq.n	800b212 <_strtol_l.constprop.0+0x8a>
 800b202:	4581      	cmp	r9, r0
 800b204:	d320      	bcc.n	800b248 <_strtol_l.constprop.0+0xc0>
 800b206:	d101      	bne.n	800b20c <_strtol_l.constprop.0+0x84>
 800b208:	45a2      	cmp	sl, r4
 800b20a:	db1d      	blt.n	800b248 <_strtol_l.constprop.0+0xc0>
 800b20c:	fb00 4003 	mla	r0, r0, r3, r4
 800b210:	2201      	movs	r2, #1
 800b212:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b216:	e7eb      	b.n	800b1f0 <_strtol_l.constprop.0+0x68>
 800b218:	2c2b      	cmp	r4, #43	@ 0x2b
 800b21a:	bf04      	itt	eq
 800b21c:	782c      	ldrbeq	r4, [r5, #0]
 800b21e:	1c95      	addeq	r5, r2, #2
 800b220:	e7cf      	b.n	800b1c2 <_strtol_l.constprop.0+0x3a>
 800b222:	2b00      	cmp	r3, #0
 800b224:	d1da      	bne.n	800b1dc <_strtol_l.constprop.0+0x54>
 800b226:	2c30      	cmp	r4, #48	@ 0x30
 800b228:	bf0c      	ite	eq
 800b22a:	2308      	moveq	r3, #8
 800b22c:	230a      	movne	r3, #10
 800b22e:	e7d5      	b.n	800b1dc <_strtol_l.constprop.0+0x54>
 800b230:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b234:	2f19      	cmp	r7, #25
 800b236:	d801      	bhi.n	800b23c <_strtol_l.constprop.0+0xb4>
 800b238:	3c37      	subs	r4, #55	@ 0x37
 800b23a:	e7de      	b.n	800b1fa <_strtol_l.constprop.0+0x72>
 800b23c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b240:	2f19      	cmp	r7, #25
 800b242:	d804      	bhi.n	800b24e <_strtol_l.constprop.0+0xc6>
 800b244:	3c57      	subs	r4, #87	@ 0x57
 800b246:	e7d8      	b.n	800b1fa <_strtol_l.constprop.0+0x72>
 800b248:	f04f 32ff 	mov.w	r2, #4294967295
 800b24c:	e7e1      	b.n	800b212 <_strtol_l.constprop.0+0x8a>
 800b24e:	1c53      	adds	r3, r2, #1
 800b250:	d108      	bne.n	800b264 <_strtol_l.constprop.0+0xdc>
 800b252:	2322      	movs	r3, #34	@ 0x22
 800b254:	f8ce 3000 	str.w	r3, [lr]
 800b258:	4660      	mov	r0, ip
 800b25a:	f1b8 0f00 	cmp.w	r8, #0
 800b25e:	d0a0      	beq.n	800b1a2 <_strtol_l.constprop.0+0x1a>
 800b260:	1e69      	subs	r1, r5, #1
 800b262:	e006      	b.n	800b272 <_strtol_l.constprop.0+0xea>
 800b264:	b106      	cbz	r6, 800b268 <_strtol_l.constprop.0+0xe0>
 800b266:	4240      	negs	r0, r0
 800b268:	f1b8 0f00 	cmp.w	r8, #0
 800b26c:	d099      	beq.n	800b1a2 <_strtol_l.constprop.0+0x1a>
 800b26e:	2a00      	cmp	r2, #0
 800b270:	d1f6      	bne.n	800b260 <_strtol_l.constprop.0+0xd8>
 800b272:	f8c8 1000 	str.w	r1, [r8]
 800b276:	e794      	b.n	800b1a2 <_strtol_l.constprop.0+0x1a>
 800b278:	0800b58f 	.word	0x0800b58f

0800b27c <_strtol_r>:
 800b27c:	f7ff bf84 	b.w	800b188 <_strtol_l.constprop.0>

0800b280 <_strtoul_l.constprop.0>:
 800b280:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b284:	4e34      	ldr	r6, [pc, #208]	@ (800b358 <_strtoul_l.constprop.0+0xd8>)
 800b286:	4686      	mov	lr, r0
 800b288:	460d      	mov	r5, r1
 800b28a:	4628      	mov	r0, r5
 800b28c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b290:	5d37      	ldrb	r7, [r6, r4]
 800b292:	f017 0708 	ands.w	r7, r7, #8
 800b296:	d1f8      	bne.n	800b28a <_strtoul_l.constprop.0+0xa>
 800b298:	2c2d      	cmp	r4, #45	@ 0x2d
 800b29a:	d12f      	bne.n	800b2fc <_strtoul_l.constprop.0+0x7c>
 800b29c:	782c      	ldrb	r4, [r5, #0]
 800b29e:	2701      	movs	r7, #1
 800b2a0:	1c85      	adds	r5, r0, #2
 800b2a2:	f033 0010 	bics.w	r0, r3, #16
 800b2a6:	d109      	bne.n	800b2bc <_strtoul_l.constprop.0+0x3c>
 800b2a8:	2c30      	cmp	r4, #48	@ 0x30
 800b2aa:	d12c      	bne.n	800b306 <_strtoul_l.constprop.0+0x86>
 800b2ac:	7828      	ldrb	r0, [r5, #0]
 800b2ae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800b2b2:	2858      	cmp	r0, #88	@ 0x58
 800b2b4:	d127      	bne.n	800b306 <_strtoul_l.constprop.0+0x86>
 800b2b6:	786c      	ldrb	r4, [r5, #1]
 800b2b8:	2310      	movs	r3, #16
 800b2ba:	3502      	adds	r5, #2
 800b2bc:	f04f 38ff 	mov.w	r8, #4294967295
 800b2c0:	2600      	movs	r6, #0
 800b2c2:	fbb8 f8f3 	udiv	r8, r8, r3
 800b2c6:	fb03 f908 	mul.w	r9, r3, r8
 800b2ca:	ea6f 0909 	mvn.w	r9, r9
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800b2d4:	f1bc 0f09 	cmp.w	ip, #9
 800b2d8:	d81c      	bhi.n	800b314 <_strtoul_l.constprop.0+0x94>
 800b2da:	4664      	mov	r4, ip
 800b2dc:	42a3      	cmp	r3, r4
 800b2de:	dd2a      	ble.n	800b336 <_strtoul_l.constprop.0+0xb6>
 800b2e0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b2e4:	d007      	beq.n	800b2f6 <_strtoul_l.constprop.0+0x76>
 800b2e6:	4580      	cmp	r8, r0
 800b2e8:	d322      	bcc.n	800b330 <_strtoul_l.constprop.0+0xb0>
 800b2ea:	d101      	bne.n	800b2f0 <_strtoul_l.constprop.0+0x70>
 800b2ec:	45a1      	cmp	r9, r4
 800b2ee:	db1f      	blt.n	800b330 <_strtoul_l.constprop.0+0xb0>
 800b2f0:	fb00 4003 	mla	r0, r0, r3, r4
 800b2f4:	2601      	movs	r6, #1
 800b2f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2fa:	e7e9      	b.n	800b2d0 <_strtoul_l.constprop.0+0x50>
 800b2fc:	2c2b      	cmp	r4, #43	@ 0x2b
 800b2fe:	bf04      	itt	eq
 800b300:	782c      	ldrbeq	r4, [r5, #0]
 800b302:	1c85      	addeq	r5, r0, #2
 800b304:	e7cd      	b.n	800b2a2 <_strtoul_l.constprop.0+0x22>
 800b306:	2b00      	cmp	r3, #0
 800b308:	d1d8      	bne.n	800b2bc <_strtoul_l.constprop.0+0x3c>
 800b30a:	2c30      	cmp	r4, #48	@ 0x30
 800b30c:	bf0c      	ite	eq
 800b30e:	2308      	moveq	r3, #8
 800b310:	230a      	movne	r3, #10
 800b312:	e7d3      	b.n	800b2bc <_strtoul_l.constprop.0+0x3c>
 800b314:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800b318:	f1bc 0f19 	cmp.w	ip, #25
 800b31c:	d801      	bhi.n	800b322 <_strtoul_l.constprop.0+0xa2>
 800b31e:	3c37      	subs	r4, #55	@ 0x37
 800b320:	e7dc      	b.n	800b2dc <_strtoul_l.constprop.0+0x5c>
 800b322:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800b326:	f1bc 0f19 	cmp.w	ip, #25
 800b32a:	d804      	bhi.n	800b336 <_strtoul_l.constprop.0+0xb6>
 800b32c:	3c57      	subs	r4, #87	@ 0x57
 800b32e:	e7d5      	b.n	800b2dc <_strtoul_l.constprop.0+0x5c>
 800b330:	f04f 36ff 	mov.w	r6, #4294967295
 800b334:	e7df      	b.n	800b2f6 <_strtoul_l.constprop.0+0x76>
 800b336:	1c73      	adds	r3, r6, #1
 800b338:	d106      	bne.n	800b348 <_strtoul_l.constprop.0+0xc8>
 800b33a:	2322      	movs	r3, #34	@ 0x22
 800b33c:	f8ce 3000 	str.w	r3, [lr]
 800b340:	4630      	mov	r0, r6
 800b342:	b932      	cbnz	r2, 800b352 <_strtoul_l.constprop.0+0xd2>
 800b344:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b348:	b107      	cbz	r7, 800b34c <_strtoul_l.constprop.0+0xcc>
 800b34a:	4240      	negs	r0, r0
 800b34c:	2a00      	cmp	r2, #0
 800b34e:	d0f9      	beq.n	800b344 <_strtoul_l.constprop.0+0xc4>
 800b350:	b106      	cbz	r6, 800b354 <_strtoul_l.constprop.0+0xd4>
 800b352:	1e69      	subs	r1, r5, #1
 800b354:	6011      	str	r1, [r2, #0]
 800b356:	e7f5      	b.n	800b344 <_strtoul_l.constprop.0+0xc4>
 800b358:	0800b58f 	.word	0x0800b58f

0800b35c <_strtoul_r>:
 800b35c:	f7ff bf90 	b.w	800b280 <_strtoul_l.constprop.0>

0800b360 <_malloc_usable_size_r>:
 800b360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b364:	1f18      	subs	r0, r3, #4
 800b366:	2b00      	cmp	r3, #0
 800b368:	bfbc      	itt	lt
 800b36a:	580b      	ldrlt	r3, [r1, r0]
 800b36c:	18c0      	addlt	r0, r0, r3
 800b36e:	4770      	bx	lr

0800b370 <_init>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr

0800b37c <_fini>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	bf00      	nop
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr
