Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 427AB27AA80
	for <lists+amd-gfx@lfdr.de>; Mon, 28 Sep 2020 11:16:07 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id C249F89E1D;
	Mon, 28 Sep 2020 09:16:05 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM02-CY1-obe.outbound.protection.outlook.com
 (mail-eopbgr760042.outbound.protection.outlook.com [40.107.76.42])
 by gabe.freedesktop.org (Postfix) with ESMTPS id D0F9A89E1D
 for <amd-gfx@lists.freedesktop.org>; Mon, 28 Sep 2020 09:16:03 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=cEqdbWJBRfsoJSU8YX+jeGPqoMLeSxDCWGxO3oddApamcYy5ShrOp5fw7GhcbmbFZ+fioOKztkuZ5FoI8/+jKBxE4x0Mlo/IRp70zG9iBetLdiAJ0YX5JPzMd+XKKBVeimgLBkknHeo/QKOjjKeP8RPFXyUpVqGzhLSQyJZaDE5jDv3gAKzvfc3/9nH+TMM36gxqE0hxK0qixDdvoIfWynKvwydXtbKphqowxf7dSxGu4XYgv/w6Arb7giIWnkZcwrP9Fdb3hSmkBXYuPUYjMMtNPNY+tqw8uzHuDyqvJEyHR0jT+CqPAtnb32WZgpfBEcKMW/vQUgFiOWITTMBtag==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=2KM5ZxZNDUFQJu7xFFA1xmeLahxQ7flDeB5S4rZJWEY=;
 b=fKw8Zl2LCjFKAy+371zEbNJ1VzVaFzzBM4ypAtnwEeaL+c2pJm4J2V0GAzDdE9i2qGXUggsdj4fMmAeKujfVagcwvi37elGVXbAqNliHFk/dhJLiTQ6kz2iZqILIGrvv+xFM3e15eiLrOlwqtTVoV8jHBRWegFA4uQzWEf2spm+pslp7EYyv/QxztWwd0pHpBbdr/WDA4FYmkC9hMPWR8R08nz7apxULdxIos1xgTXhv7645AxsVSrGsd5FSaxyhfdUFsjYSPTCkLL54Wx9/UyzO5jVTeo7CkOcY4vC9ZIu3jcgDN1RUjRuxGp/wsj2Iqo1+Ckp3aW0Z3ueUo3LkWQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=2KM5ZxZNDUFQJu7xFFA1xmeLahxQ7flDeB5S4rZJWEY=;
 b=OgDKc4Vkk942mJwlpahOfUmVfgbnT6J66j8Wk/0WFxBTQMXi+3wgvqA4rvZRYXUzAl3UqxH7f6bV9tGAjosgUuiP1wMeigSZcs8bEf3KU4mrlU1bdNGgTpMIuZpfPpVA34tUsNwkhXPJZljvWFhpvK1e+CJ0/LMD8FRqfigBRPQ=
Authentication-Results: amd.com; dkim=none (message not signed)
 header.d=none;amd.com; dmarc=none action=none header.from=amd.com;
Received: from MWHPR12MB1248.namprd12.prod.outlook.com (2603:10b6:300:12::21)
 by MWHPR12MB1182.namprd12.prod.outlook.com (2603:10b6:300:b::21) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3412.23; Mon, 28 Sep
 2020 09:16:00 +0000
Received: from MWHPR12MB1248.namprd12.prod.outlook.com
 ([fe80::b885:8b56:a460:4624]) by MWHPR12MB1248.namprd12.prod.outlook.com
 ([fe80::b885:8b56:a460:4624%11]) with mapi id 15.20.3412.029; Mon, 28 Sep
 2020 09:16:00 +0000
Date: Mon, 28 Sep 2020 17:15:56 +0800
From: Huang Rui <ray.huang@amd.com>
To: "Du, Xiaojian" <Xiaojian.Du@amd.com>
Subject: Re: [PATCH] drm/amd/powerplay: add one sysfs file --
 "pp_od_clk_voltage" to support the feature to modify gfx engine clock(Mhz
 units) on Raven/Raven2/Picasso APU.
Message-ID: <20200928091556.GC1194561@hr-amd>
References: <20200928071530.20244-1-xiaojian.du@amd.com>
Content-Disposition: inline
In-Reply-To: <20200928071530.20244-1-xiaojian.du@amd.com>
X-Originating-IP: [58.247.170.245]
X-ClientProxiedBy: HKAPR04CA0009.apcprd04.prod.outlook.com
 (2603:1096:203:d0::19) To MWHPR12MB1248.namprd12.prod.outlook.com
 (2603:10b6:300:12::21)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from hr-amd (58.247.170.245) by
 HKAPR04CA0009.apcprd04.prod.outlook.com (2603:1096:203:d0::19) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.3412.24 via Frontend Transport; Mon, 28 Sep 2020 09:15:58 +0000
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: b73cec64-5635-430d-6368-08d8638f1d83
X-MS-TrafficTypeDiagnostic: MWHPR12MB1182:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <MWHPR12MB11828FC853F1721033C9D305EC350@MWHPR12MB1182.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:1169;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: tZzlmkS65BULrChmeOQ2YB6SVILvk1L+HIM7uwozf0Xv79hOoMhFVekpNpQd5A1azOwFIvv8BGp1VS4lIESuL+4Znq8HiYoF2Hy6zoxjkD/WWTjUOT2Mdh0ruRiLW+ksSvlZHa8TltxOLy1RFybkScqW6E8IyepueUysOZvyp5JkHBkcPa8A/QCAWTmHrNVgsFbvhAshByNgmPqxJuhuHZZAgZBDzGgkDBtsWZmX3giiXrx6mlRJLa/jWRBC4CMsX1E+qkxU1RU3PftsxxWqUjROBkHbhKiOOS3KIJKfU4DKq5V6Mcqq4SEbaz+P/v/12AbvlCSz2gtv5ZMScUVe01V5AS7SPdK08MwVwR1ucmqgh1vlUD+n5KBbD6skWWfE
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:MWHPR12MB1248.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(136003)(366004)(346002)(39860400002)(376002)(396003)(19627235002)(55016002)(478600001)(52116002)(66556008)(66476007)(316002)(6636002)(6496006)(2906002)(54906003)(83380400001)(9686003)(66946007)(26005)(5660300002)(8936002)(30864003)(8676002)(86362001)(4326008)(186003)(16526019)(6862004)(1076003)(33656002)(956004)(33716001);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData: AqVMGWNToDxDMUA4gBrDJfsEsM8kVU3Pybg40XVKdrkk6mwgMKOJaln7x8aTU5f1hRwLrIqWGbcpCvBOmQH8bjR509/h4T67ABPNTucmtONQgmW7XVp7+6QBMSaxNwksx6r7qRuQvWsr8E3HAE04V+DvrgkeQzfjKF1JbPH8tScI4a0SwIQEXcUrTPduxi0J8vtuk4vi/eLsaSxny6OvTYfBL5sVkTm6/siubZ5Zs5nvZ4Rg++DWK78jONDzWA0DORvcCtOf/7JIMsttHMPSUJlJU80U/MjY5pB2TAe96PHSCSjli5REQZ2CmaTWk8GDEO1ukl2f/vt6cz4peZYKWt+YM22S4yAyipu5vQmYGasM99aP4cRPuZjn0j3vSdJ9puCILTA08vM20H2EmuCuEWsoE2z0x26WedcnaizKOHUTzMUuPifsMMjH6HjPMqbCk72oBzz3ewQF9EKXUUz5MiFQA7S1OLSo1ev8xtRmmHFbTGqbOm1N6GESN68NvkEo7Mb6t9uJiyv1jfgVbkri3/g4I6hOOBbQ3LhTre290XCJJgJ5MzlmCKDwGxzF9RIEdP5mNEd1RuPUge6Q3QmD4uRJ2gD+yjNoVv7czKYSzhFcNMA7R+VCd0zQegjXqoNNzi752b7EP7sBQIQRgm9Wew==
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: b73cec64-5635-430d-6368-08d8638f1d83
X-MS-Exchange-CrossTenant-AuthSource: MWHPR12MB1248.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Sep 2020 09:16:00.3876 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: i+cYcsqZJOQzEM7USZLHO8UTt7C/C9CJzW2zTcedbNtIyasKBQWc+hKPuGoEqvdZecAgUvopeyQueQBQcUXhhQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR12MB1182
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>, "Huang,
 Shimmer" <Xinmei.Huang@amd.com>, "Wang, Kevin\(Yang\)" <Kevin1.Wang@amd.com>,
 "Quan, Evan" <Evan.Quan@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Mon, Sep 28, 2020 at 03:15:30PM +0800, Du, Xiaojian wrote:
> From: Xiaojian Du <xiaojian.du@amd.com>
> 
> From: Xiaojian Du <Xiaojian.Du@amd.com>
> 
> This patch is to add one sysfs file -- "pp_od_clk_voltage" for
> Raven/Raven2/Picasso APU, which is only used by dGPU like VEGA10.
> This sysfs file supports the feature to modify gfx engine clock(Mhz units), it can
> be used to configure the min value and the max value for gfx clock limited in the
> safe range.
> 
> Command guide:
> echo "s level clock" > pp_od_clk_voltage
> 	s - adjust teh sclk level
> 	level - 0 or 1, "0" represents the min value, "1" represents the max value
> 	clock - the clock value(Mhz units), like 400, 800 or 1200, the value must be within the
>                 OD_RANGE limits.
> Example:
> $ cat pp_od_clk_voltage
> OD_SCLK:
> 0:        200Mhz
> 1:       1400Mhz
> OD_RANGE:
> SCLK:     200MHz       1400MHz
> 
> $ echo "s 0 600" > pp_od_clk_voltage
> $ echo "s 1 1000" > pp_od_clk_voltage
> $ cat pp_od_clk_voltage
> OD_SCLK:
> 0:        600Mhz
> 1:       1000Mhz
> OD_RANGE:
> SCLK:     200MHz       1400MHz
> 
> Signed-off-by: Xiaojian Du <Xiaojian.Du@amd.com>

Reviewed-by: Huang Rui <ray.huang@amd.com>

> ---
>  .../gpu/drm/amd/include/kgd_pp_interface.h    |  1 +
>  drivers/gpu/drm/amd/pm/amdgpu_pm.c            | 12 +++
>  drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h       |  4 +
>  drivers/gpu/drm/amd/pm/inc/hwmgr.h            |  5 ++
>  .../gpu/drm/amd/pm/powerplay/amd_powerplay.c  | 17 +++-
>  .../drm/amd/pm/powerplay/hwmgr/smu10_hwmgr.c  | 79 +++++++++++++++++++
>  6 files changed, 117 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/gpu/drm/amd/include/kgd_pp_interface.h b/drivers/gpu/drm/amd/include/kgd_pp_interface.h
> index 0aec28fda058..94132c70d7af 100644
> --- a/drivers/gpu/drm/amd/include/kgd_pp_interface.h
> +++ b/drivers/gpu/drm/amd/include/kgd_pp_interface.h
> @@ -281,6 +281,7 @@ struct amd_pm_funcs {
>  	int (*get_power_limit)(void *handle, uint32_t *limit, bool default_limit);
>  	int (*get_power_profile_mode)(void *handle, char *buf);
>  	int (*set_power_profile_mode)(void *handle, long *input, uint32_t size);
> +	int (*set_fine_grain_clk_vol)(void *handle, uint32_t type, long *input, uint32_t size);
>  	int (*odn_edit_dpm_table)(void *handle, uint32_t type, long *input, uint32_t size);
>  	int (*set_mp1_state)(void *handle, enum pp_mp1_state mp1_state);
>  	int (*smu_i2c_bus_access)(void *handle, bool acquire);
> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> index b5d2f30043ad..fe0de00f56e2 100644
> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> @@ -827,6 +827,18 @@ static ssize_t amdgpu_set_pp_od_clk_voltage(struct device *dev,
>  			return -EINVAL;
>  		}
>  	} else {
> +
> +		if (adev->powerplay.pp_funcs->set_fine_grain_clk_vol) {
> +			ret = amdgpu_dpm_set_fine_grain_clk_vol(adev, type,
> +								parameter,
> +								parameter_size);
> +			if (ret) {
> +				pm_runtime_mark_last_busy(ddev->dev);
> +				pm_runtime_put_autosuspend(ddev->dev);
> +				return -EINVAL;
> +			}
> +		}
> +
>  		if (adev->powerplay.pp_funcs->odn_edit_dpm_table) {
>  			ret = amdgpu_dpm_odn_edit_dpm_table(adev, type,
>  						parameter, parameter_size);
> diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h b/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h
> index dff4a5f99bb0..f6e0e7d8a007 100644
> --- a/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h
> +++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h
> @@ -349,6 +349,10 @@ enum amdgpu_pcie_gen {
>  		((adev)->powerplay.pp_funcs->set_power_profile_mode(\
>  			(adev)->powerplay.pp_handle, parameter, size))
>  
> +#define amdgpu_dpm_set_fine_grain_clk_vol(adev, type, parameter, size) \
> +		((adev)->powerplay.pp_funcs->set_fine_grain_clk_vol(\
> +			(adev)->powerplay.pp_handle, type, parameter, size))
> +
>  #define amdgpu_dpm_odn_edit_dpm_table(adev, type, parameter, size) \
>  		((adev)->powerplay.pp_funcs->odn_edit_dpm_table(\
>  			(adev)->powerplay.pp_handle, type, parameter, size))
> diff --git a/drivers/gpu/drm/amd/pm/inc/hwmgr.h b/drivers/gpu/drm/amd/pm/inc/hwmgr.h
> index 1b3529efc91e..3898a95ec28b 100644
> --- a/drivers/gpu/drm/amd/pm/inc/hwmgr.h
> +++ b/drivers/gpu/drm/amd/pm/inc/hwmgr.h
> @@ -340,6 +340,9 @@ struct pp_hwmgr_func {
>  	int (*odn_edit_dpm_table)(struct pp_hwmgr *hwmgr,
>  					enum PP_OD_DPM_TABLE_COMMAND type,
>  					long *input, uint32_t size);
> +	int (*set_fine_grain_clk_vol)(struct pp_hwmgr *hwmgr,
> +				      enum PP_OD_DPM_TABLE_COMMAND type,
> +				      long *input, uint32_t size);
>  	int (*set_power_limit)(struct pp_hwmgr *hwmgr, uint32_t n);
>  	int (*powergate_mmhub)(struct pp_hwmgr *hwmgr);
>  	int (*smus_notify_pwe)(struct pp_hwmgr *hwmgr);
> @@ -347,6 +350,8 @@ struct pp_hwmgr_func {
>  	int (*enable_mgpu_fan_boost)(struct pp_hwmgr *hwmgr);
>  	int (*set_hard_min_dcefclk_by_freq)(struct pp_hwmgr *hwmgr, uint32_t clock);
>  	int (*set_hard_min_fclk_by_freq)(struct pp_hwmgr *hwmgr, uint32_t clock);
> +	int (*set_hard_min_gfxclk_by_freq)(struct pp_hwmgr *hwmgr, uint32_t clock);
> +	int (*set_soft_max_gfxclk_by_freq)(struct pp_hwmgr *hwmgr, uint32_t clock);
>  	int (*get_asic_baco_capability)(struct pp_hwmgr *hwmgr, bool *cap);
>  	int (*get_asic_baco_state)(struct pp_hwmgr *hwmgr, enum BACO_STATE *state);
>  	int (*set_asic_baco_state)(struct pp_hwmgr *hwmgr, enum BACO_STATE state);
> diff --git a/drivers/gpu/drm/amd/pm/powerplay/amd_powerplay.c b/drivers/gpu/drm/amd/pm/powerplay/amd_powerplay.c
> index a6321f2063c1..bb8d077d3f05 100644
> --- a/drivers/gpu/drm/amd/pm/powerplay/amd_powerplay.c
> +++ b/drivers/gpu/drm/amd/pm/powerplay/amd_powerplay.c
> @@ -911,6 +911,20 @@ static int pp_set_power_profile_mode(void *handle, long *input, uint32_t size)
>  	return ret;
>  }
>  
> +static int pp_set_fine_grain_clk_vol(void *handle, uint32_t type, long *input, uint32_t size)
> +{
> +	struct pp_hwmgr *hwmgr = handle;
> +
> +	if (!hwmgr || !hwmgr->pm_en)
> +		return -EINVAL;
> +
> +	if (hwmgr->hwmgr_func->set_fine_grain_clk_vol == NULL) {
> +		return 0;
> +	}
> +
> +	return hwmgr->hwmgr_func->set_fine_grain_clk_vol(hwmgr, type, input, size);
> +}
> +
>  static int pp_odn_edit_dpm_table(void *handle, uint32_t type, long *input, uint32_t size)
>  {
>  	struct pp_hwmgr *hwmgr = handle;
> @@ -920,7 +934,7 @@ static int pp_odn_edit_dpm_table(void *handle, uint32_t type, long *input, uint3
>  
>  	if (hwmgr->hwmgr_func->odn_edit_dpm_table == NULL) {
>  		pr_info_ratelimited("%s was not implemented.\n", __func__);
> -		return -EINVAL;
> +		return 0;
>  	}
>  
>  	return hwmgr->hwmgr_func->odn_edit_dpm_table(hwmgr, type, input, size);
> @@ -1645,6 +1659,7 @@ static const struct amd_pm_funcs pp_dpm_funcs = {
>  	.set_powergating_by_smu = pp_set_powergating_by_smu,
>  	.get_power_profile_mode = pp_get_power_profile_mode,
>  	.set_power_profile_mode = pp_set_power_profile_mode,
> +	.set_fine_grain_clk_vol = pp_set_fine_grain_clk_vol,
>  	.odn_edit_dpm_table = pp_odn_edit_dpm_table,
>  	.set_mp1_state = pp_dpm_set_mp1_state,
>  	.set_power_limit = pp_set_power_limit,
> diff --git a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu10_hwmgr.c b/drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu10_hwmgr.c
> index 9ee8cf8267c8..791db107d51a 100644
> --- a/drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu10_hwmgr.c
> +++ b/drivers/gpu/drm/amd/pm/powerplay/hwmgr/smu10_hwmgr.c
> @@ -242,6 +242,34 @@ static int smu10_set_hard_min_fclk_by_freq(struct pp_hwmgr *hwmgr, uint32_t cloc
>  	return 0;
>  }
>  
> +static int smu10_set_hard_min_gfxclk_by_freq(struct pp_hwmgr *hwmgr, uint32_t clock)
> +{
> +	struct smu10_hwmgr *smu10_data = (struct smu10_hwmgr *)(hwmgr->backend);
> +
> +	if (clock && smu10_data->gfx_actual_soft_min_freq != clock) {
> +		smu10_data->gfx_actual_soft_min_freq = clock;
> +		smum_send_msg_to_smc_with_parameter(hwmgr,
> +					PPSMC_MSG_SetHardMinGfxClk,
> +					smu10_data->gfx_actual_soft_min_freq,
> +					NULL);
> +	}
> +	return 0;
> +}
> +
> +static int smu10_set_soft_max_gfxclk_by_freq(struct pp_hwmgr *hwmgr, uint32_t clock)
> +{
> +	struct smu10_hwmgr *smu10_data = (struct smu10_hwmgr *)(hwmgr->backend);
> +
> +	if (clock && smu10_data->gfx_max_freq_limit != (clock * 100))  {
> +		smu10_data->gfx_max_freq_limit = clock * 100;
> +		smum_send_msg_to_smc_with_parameter(hwmgr,
> +					PPSMC_MSG_SetSoftMaxGfxClk,
> +					clock,
> +					NULL);
> +	}
> +	return 0;
> +}
> +
>  static int smu10_set_active_display_count(struct pp_hwmgr *hwmgr, uint32_t count)
>  {
>  	struct smu10_hwmgr *smu10_data = (struct smu10_hwmgr *)(hwmgr->backend);
> @@ -527,6 +555,8 @@ static int smu10_hwmgr_backend_init(struct pp_hwmgr *hwmgr)
>  	hwmgr->pstate_sclk = SMU10_UMD_PSTATE_GFXCLK * 100;
>  	hwmgr->pstate_mclk = SMU10_UMD_PSTATE_FCLK * 100;
>  
> +	hwmgr->od_enabled = 1; /*enable the pp_od_clk_voltage sysfs file*/
> +
>  	return result;
>  }
>  
> @@ -947,6 +977,26 @@ static int smu10_print_clock_levels(struct pp_hwmgr *hwmgr,
>  					((mclk_table->entries[i].clk / 100)
>  					 == now) ? "*" : "");
>  		break;
> +	case OD_SCLK:
> +		if (hwmgr->od_enabled) {
> +			size = sprintf(buf, "%s:\n", "OD_SCLK");
> +
> +			size += sprintf(buf + size, "0: %10uMhz\n",
> +			(data->gfx_actual_soft_min_freq > 0) ? data->gfx_actual_soft_min_freq : data->gfx_min_freq_limit/100);
> +			size += sprintf(buf + size, "1: %10uMhz\n", data->gfx_max_freq_limit/100);
> +		}
> +		break;
> +	case OD_RANGE:
> +		if (hwmgr->od_enabled) {
> +			uint32_t min_freq, max_freq = 0;
> +			smum_send_msg_to_smc(hwmgr, PPSMC_MSG_GetMinGfxclkFrequency, &min_freq);
> +			smum_send_msg_to_smc(hwmgr, PPSMC_MSG_GetMaxGfxclkFrequency, &max_freq);
> +
> +			size = sprintf(buf, "%s:\n", "OD_RANGE");
> +			size += sprintf(buf + size, "SCLK: %7uMHz %10uMHz\n",
> +				min_freq, max_freq);
> +		}
> +		break;
>  	default:
>  		break;
>  	}
> @@ -1348,6 +1398,32 @@ static int smu10_asic_reset(struct pp_hwmgr *hwmgr, enum SMU_ASIC_RESET_MODE mod
>  						   NULL);
>  }
>  
> +static int smu10_set_fine_grain_clk_vol(struct pp_hwmgr *hwmgr,
> +					enum PP_OD_DPM_TABLE_COMMAND type,
> +					long *input, uint32_t size)
> +{
> +	if (!hwmgr->od_enabled) {
> +		pr_err("Fine grain not support\n");
> +		return -EINVAL;
> +	}
> +
> +	if (size != 2) {
> +		pr_err("Input parameter number not correct\n");
> +		return -EINVAL;
> +	}
> +
> +	if (type == PP_OD_EDIT_SCLK_VDDC_TABLE) {
> +		if (input[0] == 0)
> +			smu10_set_hard_min_gfxclk_by_freq(hwmgr, input[1]);
> +		else if (input[0] == 1)
> +			smu10_set_soft_max_gfxclk_by_freq(hwmgr, input[1]);
> +		else
> +			return -EINVAL;
> +	}
> +
> +	return 0;
> +}
> +
>  static const struct pp_hwmgr_func smu10_hwmgr_funcs = {
>  	.backend_init = smu10_hwmgr_backend_init,
>  	.backend_fini = smu10_hwmgr_backend_fini,
> @@ -1388,9 +1464,12 @@ static const struct pp_hwmgr_func smu10_hwmgr_funcs = {
>  	.powergate_sdma = smu10_powergate_sdma,
>  	.set_hard_min_dcefclk_by_freq = smu10_set_hard_min_dcefclk_by_freq,
>  	.set_hard_min_fclk_by_freq = smu10_set_hard_min_fclk_by_freq,
> +	.set_hard_min_gfxclk_by_freq = smu10_set_hard_min_gfxclk_by_freq,
> +	.set_soft_max_gfxclk_by_freq = smu10_set_soft_max_gfxclk_by_freq,
>  	.get_power_profile_mode = smu10_get_power_profile_mode,
>  	.set_power_profile_mode = smu10_set_power_profile_mode,
>  	.asic_reset = smu10_asic_reset,
> +	.set_fine_grain_clk_vol = smu10_set_fine_grain_clk_vol,
>  };
>  
>  int smu10_init_function_pointers(struct pp_hwmgr *hwmgr)
> -- 
> 2.17.1
> 
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
