C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src\InitDevice.OBJ
COMPILER INVOKED BY: C:\SiliconLabs\SimplicityStudio\v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe C:\miclab\05\01\
                    -src\InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1
                    -) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:\miclab\05\01\inc;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1/
                    -/Device/shared/si8051Base;C:/SiliconLabs/SimplicityStudio/v5/developer/sdks/8051/v4.2.1//Device/EFM8BB1/inc) PRINT(.\src
                    -\InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_1_enter_DefaultMode_from_RESET ();
  28   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  29   1        ADC_0_enter_DefaultMode_from_RESET ();
  30   1        VREF_0_enter_DefaultMode_from_RESET ();
  31   1        TIMER16_2_enter_DefaultMode_from_RESET ();
  32   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  33   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  34   1        // [Config Calls]$
  35   1      
  36   1      }
  37          
  38          extern void
  39          WDT_0_enter_DefaultMode_from_RESET (void)
  40          {
  41   1        // $[Watchdog Timer Init Variable Declarations]
  42   1        uint32_t i;
  43   1        bool ea;
  44   1        // [Watchdog Timer Init Variable Declarations]$
  45   1      
  46   1        // $[WDTCN - Watchdog Timer Control]
  47   1        // Deprecated
  48   1        // [WDTCN - Watchdog Timer Control]$
  49   1      
  50   1        // $[WDTCN_2 - Watchdog Timer Control]
  51   1      
  52   1        // Feed WDT timer before disabling (Erratum WDT_E102)
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 2   

  53   1        WDTCN = 0xA5;
  54   1      
  55   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  56   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
  57   1          {
  58   2            NOP ();
  59   2          }
  60   1      
  61   1        // Disable WDT
  62   1        ea = IE_EA;
  63   1        IE_EA = 0;
  64   1        WDTCN = 0xDE;
  65   1        WDTCN = 0xAD;
  66   1        IE_EA = ea;
  67   1      
  68   1        // [WDTCN_2 - Watchdog Timer Control]$
  69   1      
  70   1      }
  71          
  72          extern void
  73          PBCFG_0_enter_DefaultMode_from_RESET (void)
  74          {
  75   1        // $[XBR2 - Port I/O Crossbar 2]
  76   1        /***********************************************************************
  77   1         - Weak Pullups enabled 
  78   1         - Crossbar enabled
  79   1         ***********************************************************************/
  80   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
  81   1        // [XBR2 - Port I/O Crossbar 2]$
  82   1      
  83   1        // $[PRTDRV - Port Drive Strength]
  84   1        // [PRTDRV - Port Drive Strength]$
  85   1      
  86   1        // $[XBR0 - Port I/O Crossbar 0]
  87   1        // [XBR0 - Port I/O Crossbar 0]$
  88   1      
  89   1        // $[XBR1 - Port I/O Crossbar 1]
  90   1        // [XBR1 - Port I/O Crossbar 1]$
  91   1      
  92   1      }
  93          
  94          extern void
  95          ADC_0_enter_DefaultMode_from_RESET (void)
  96          {
  97   1        // $[ADC0CN1 - ADC0 Control 1]
  98   1        // [ADC0CN1 - ADC0 Control 1]$
  99   1      
 100   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 101   1        /***********************************************************************
 102   1         - Select ADC0.11
 103   1         ***********************************************************************/
 104   1        ADC0MX = ADC0MX_ADC0MX__ADC0P11;
 105   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 106   1      
 107   1        // $[ADC0CF - ADC0 Configuration]
 108   1        /***********************************************************************
 109   1         - SAR Clock Divider = 0x01
 110   1         - ADC0 operates in 10-bit or 12-bit mode 
 111   1         - The on-chip PGA gain is 1
 112   1         - Normal Track Mode
 113   1         ***********************************************************************/
 114   1        ADC0CF = (0x01 << ADC0CF_ADSC__SHIFT) | ADC0CF_AD8BE__NORMAL
 115   1            | ADC0CF_ADGN__GAIN_1 | ADC0CF_ADTM__TRACK_NORMAL;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 3   

 116   1        // [ADC0CF - ADC0 Configuration]$
 117   1      
 118   1        // $[ADC0AC - ADC0 Accumulator Configuration]
 119   1        /***********************************************************************
 120   1         - Right justified. No shifting applied
 121   1         - Enable 12-bit mode
 122   1         - ADC0H:ADC0L contain the result of the latest conversion when Burst
 123   1         Mode is disabled
 124   1         - Perform and Accumulate 4 conversions 
 125   1         ***********************************************************************/
 126   1        ADC0AC = ADC0AC_ADSJST__RIGHT_NO_SHIFT | ADC0AC_AD12BE__12_BIT_ENABLED
 127   1            | ADC0AC_ADAE__ACC_DISABLED | ADC0AC_ADRPT__ACC_4;
 128   1        // [ADC0AC - ADC0 Accumulator Configuration]$
 129   1      
 130   1        // $[ADC0TK - ADC0 Burst Mode Track Time]
 131   1        // [ADC0TK - ADC0 Burst Mode Track Time]$
 132   1      
 133   1        // $[ADC0PWR - ADC0 Power Control]
 134   1        // [ADC0PWR - ADC0 Power Control]$
 135   1      
 136   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 137   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 138   1      
 139   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 140   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 141   1      
 142   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 143   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 144   1      
 145   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 146   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 147   1      
 148   1        // $[ADC0CN0 - ADC0 Control 0]
 149   1        /***********************************************************************
 150   1         - Enable ADC0 
 151   1         - Enable ADC0 burst mode
 152   1         - ADC0 conversion initiated on overflow of Timer 2
 153   1         ***********************************************************************/
 154   1        ADC0CN0 &= ~ADC0CN0_ADCM__FMASK;
 155   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED | ADC0CN0_ADBMEN__BURST_ENABLED
 156   1            | ADC0CN0_ADCM__TIMER2;
 157   1        // [ADC0CN0 - ADC0 Control 0]$
 158   1      
 159   1      }
 160          
 161          extern void
 162          VREF_0_enter_DefaultMode_from_RESET (void)
 163          {
 164   1        // $[REF0CN - Voltage Reference Control]
 165   1        /***********************************************************************
 166   1         - Disable the Temperature Sensor
 167   1         - The ADC0 ground reference is the GND pin
 168   1         - The internal reference operates at 1.65 V nominal
 169   1         - The ADC0 voltage reference is the VDD pin
 170   1         ***********************************************************************/
 171   1        REF0CN = REF0CN_TEMPE__TEMP_DISABLED | REF0CN_GNDSL__GND_PIN
 172   1            | REF0CN_IREFLVL__1P65 | REF0CN_REFSL__VDD_PIN;
 173   1        // [REF0CN - Voltage Reference Control]$
 174   1      
 175   1      }
 176          
 177          extern void
 178          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 4   

 179          {
 180   1        // $[EIE1 - Extended Interrupt Enable 1]
 181   1        /***********************************************************************
 182   1         - Enable interrupt requests generated by the ADINT flag
 183   1         - Disable ADC0 Window Comparison interrupt
 184   1         - Disable CP0 interrupts
 185   1         - Disable CP1 interrupts
 186   1         - Disable all Port Match interrupts
 187   1         - Disable all PCA0 interrupts
 188   1         - Disable all SMB0 interrupts
 189   1         - Disable Timer 3 interrupts
 190   1         ***********************************************************************/
 191   1        EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
 192   1            | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
 193   1            | EIE1_ESMB0__DISABLED | EIE1_ET3__DISABLED;
 194   1        // [EIE1 - Extended Interrupt Enable 1]$
 195   1      
 196   1        // $[EIP1 - Extended Interrupt Priority 1]
 197   1        // [EIP1 - Extended Interrupt Priority 1]$
 198   1      
 199   1        // $[IE - Interrupt Enable]
 200   1        /***********************************************************************
 201   1         - Enable each interrupt according to its individual mask setting
 202   1         - Disable external interrupt 0
 203   1         - Disable external interrupt 1
 204   1         - Disable all SPI0 interrupts
 205   1         - Disable all Timer 0 interrupt
 206   1         - Disable all Timer 1 interrupt
 207   1         - Disable Timer 2 interrupt
 208   1         - Disable UART0 interrupt
 209   1         ***********************************************************************/
 210   1        IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 211   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 212   1            | IE_ES0__DISABLED;
 213   1        // [IE - Interrupt Enable]$
 214   1      
 215   1        // $[IP - Interrupt Priority]
 216   1        // [IP - Interrupt Priority]$
 217   1      
 218   1      }
 219          
 220          extern void
 221          PORTS_1_enter_DefaultMode_from_RESET (void)
 222          {
 223   1        // $[P1 - Port 1 Pin Latch]
 224   1        // [P1 - Port 1 Pin Latch]$
 225   1      
 226   1        // $[P1MDOUT - Port 1 Output Mode]
 227   1        // [P1MDOUT - Port 1 Output Mode]$
 228   1      
 229   1        // $[P1MDIN - Port 1 Input Mode]
 230   1        /***********************************************************************
 231   1         - P1.0 pin is configured for digital mode
 232   1         - P1.1 pin is configured for digital mode
 233   1         - P1.2 pin is configured for digital mode
 234   1         - P1.3 pin is configured for analog mode
 235   1         - P1.4 pin is configured for digital mode
 236   1         - P1.5 pin is configured for digital mode
 237   1         - P1.6 pin is configured for digital mode
 238   1         - P1.7 pin is configured for digital mode
 239   1         ***********************************************************************/
 240   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 241   1            | P1MDIN_B3__ANALOG | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 5   

 242   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 243   1        // [P1MDIN - Port 1 Input Mode]$
 244   1      
 245   1        // $[P1SKIP - Port 1 Skip]
 246   1        /***********************************************************************
 247   1         - P1.0 pin is not skipped by the crossbar
 248   1         - P1.1 pin is not skipped by the crossbar
 249   1         - P1.2 pin is not skipped by the crossbar
 250   1         - P1.3 pin is skipped by the crossbar
 251   1         - P1.4 pin is not skipped by the crossbar
 252   1         - P1.5 pin is not skipped by the crossbar
 253   1         - P1.6 pin is not skipped by the crossbar
 254   1         - P1.7 pin is not skipped by the crossbar
 255   1         ***********************************************************************/
 256   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
 257   1            | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED
 258   1            | P1SKIP_B5__NOT_SKIPPED | P1SKIP_B6__NOT_SKIPPED
 259   1            | P1SKIP_B7__NOT_SKIPPED;
 260   1        // [P1SKIP - Port 1 Skip]$
 261   1      
 262   1        // $[P1MASK - Port 1 Mask]
 263   1        // [P1MASK - Port 1 Mask]$
 264   1      
 265   1        // $[P1MAT - Port 1 Match]
 266   1        // [P1MAT - Port 1 Match]$
 267   1      
 268   1      }
 269          
 270          extern void
 271          TIMER16_2_enter_DefaultMode_from_RESET (void)
 272          {
 273   1        // $[Timer Initialization]
 274   1        // Save Timer Configuration
 275   1        uint8_t TMR2CN0_TR2_save;
 276   1        TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 277   1        // Stop Timer
 278   1        TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 279   1        // [Timer Initialization]$
 280   1      
 281   1        // $[TMR2CN0 - Timer 2 Control]
 282   1        // [TMR2CN0 - Timer 2 Control]$
 283   1      
 284   1        // $[TMR2H - Timer 2 High Byte]
 285   1        // [TMR2H - Timer 2 High Byte]$
 286   1      
 287   1        // $[TMR2L - Timer 2 Low Byte]
 288   1        // [TMR2L - Timer 2 Low Byte]$
 289   1      
 290   1        // $[TMR2RLH - Timer 2 Reload High Byte]
 291   1        /***********************************************************************
 292   1         - Timer 2 Reload High Byte = 0xF4
 293   1         ***********************************************************************/
 294   1        TMR2RLH = (0xF4 << TMR2RLH_TMR2RLH__SHIFT);
 295   1        // [TMR2RLH - Timer 2 Reload High Byte]$
 296   1      
 297   1        // $[TMR2RLL - Timer 2 Reload Low Byte]
 298   1        /***********************************************************************
 299   1         - Timer 2 Reload Low Byte = 0x0A
 300   1         ***********************************************************************/
 301   1        TMR2RLL = (0x0A << TMR2RLL_TMR2RLL__SHIFT);
 302   1        // [TMR2RLL - Timer 2 Reload Low Byte]$
 303   1      
 304   1        // $[TMR2CN0]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        10/05/2021 15:05:37 PAGE 6   

 305   1        /***********************************************************************
 306   1         - Start Timer 2 running
 307   1         ***********************************************************************/
 308   1        TMR2CN0 |= TMR2CN0_TR2__RUN;
 309   1        // [TMR2CN0]$
 310   1      
 311   1        // $[Timer Restoration]
 312   1        // Restore Timer Configuration
 313   1        TMR2CN0 |= TMR2CN0_TR2_save;
 314   1        // [Timer Restoration]$
 315   1      
 316   1      }
 317          
 318          extern void
 319          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 320          {
 321   1        // $[CKCON0 - Clock Control 0]
 322   1        /***********************************************************************
 323   1         - System clock divided by 12
 324   1         - Counter/Timer 0 uses the clock defined by the prescale field, SCA
 325   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 326   1         - Timer 2 low byte uses the system clock
 327   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 328   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 329   1         - Timer 1 uses the clock defined by the prescale field, SCA
 330   1         ***********************************************************************/
 331   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__PRESCALE
 332   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__SYSCLK
 333   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 334   1            | CKCON0_T1M__PRESCALE;
 335   1        // [CKCON0 - Clock Control 0]$
 336   1      
 337   1        // $[TMOD - Timer 0/1 Mode]
 338   1        // [TMOD - Timer 0/1 Mode]$
 339   1      
 340   1        // $[TCON - Timer 0/1 Control]
 341   1        // [TCON - Timer 0/1 Control]$
 342   1      
 343   1      }
 344          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    158    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
