

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_zoh_fill'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1029|     1029|  3.427 us|  3.427 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- zoh_fill  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [chan_est.cpp:266]   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln266 = store i11 0, i11 %k" [chan_est.cpp:266]   --->   Operation 9 'store' 'store_ln266' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_269_3"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [chan_est.cpp:266]   --->   Operation 11 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%icmp_ln266 = icmp_eq  i11 %k_1, i11 1024" [chan_est.cpp:266]   --->   Operation 12 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%add_ln266 = add i11 %k_1, i11 1" [chan_est.cpp:266]   --->   Operation 13 'add' 'add_ln266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %VITIS_LOOP_269_3.split, void %for.body109.preheader.exitStub" [chan_est.cpp:266]   --->   Operation 14 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i11 %k_1" [chan_est.cpp:266]   --->   Operation 15 'zext' 'zext_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%PILOT_FOR_K_addr = getelementptr i8 %PILOT_FOR_K, i64 0, i64 %zext_ln266" [chan_est.cpp:268]   --->   Operation 16 'getelementptr' 'PILOT_FOR_K_addr' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%m = load i10 %PILOT_FOR_K_addr" [chan_est.cpp:268]   --->   Operation 17 'load' 'm' <Predicate = (!icmp_ln266)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln266 = store i11 %add_ln266, i11 %k" [chan_est.cpp:266]   --->   Operation 18 'store' 'store_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 19 [1/2] (1.23ns)   --->   "%m = load i10 %PILOT_FOR_K_addr" [chan_est.cpp:268]   --->   Operation 19 'load' 'm' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom79 = zext i8 %m" [chan_est.cpp:268]   --->   Operation 20 'zext' 'idxprom79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %idxprom79" [chan_est.cpp:273]   --->   Operation 21 'getelementptr' 'pilot_h_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (1.23ns)   --->   "%pilot_h_re_load = load i8 %pilot_h_re_addr" [chan_est.cpp:273]   --->   Operation 22 'load' 'pilot_h_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %idxprom79" [chan_est.cpp:274]   --->   Operation 23 'getelementptr' 'pilot_h_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %idxprom79" [chan_est.cpp:273]   --->   Operation 24 'getelementptr' 'pilot_h_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.23ns)   --->   "%pilot_h_re_1_load = load i8 %pilot_h_re_1_addr" [chan_est.cpp:273]   --->   Operation 25 'load' 'pilot_h_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %idxprom79" [chan_est.cpp:274]   --->   Operation 26 'getelementptr' 'pilot_h_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.23ns)   --->   "%pilot_h_im_load = load i8 %pilot_h_im_addr" [chan_est.cpp:274]   --->   Operation 27 'load' 'pilot_h_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 28 [2/2] (1.23ns)   --->   "%pilot_h_im_1_load = load i8 %pilot_h_im_1_addr" [chan_est.cpp:274]   --->   Operation 28 'load' 'pilot_h_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 29 [1/2] (1.23ns)   --->   "%pilot_h_re_load = load i8 %pilot_h_re_addr" [chan_est.cpp:273]   --->   Operation 29 'load' 'pilot_h_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 30 [1/2] (1.23ns)   --->   "%pilot_h_re_1_load = load i8 %pilot_h_re_1_addr" [chan_est.cpp:273]   --->   Operation 30 'load' 'pilot_h_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 31 [1/2] (1.23ns)   --->   "%pilot_h_im_load = load i8 %pilot_h_im_addr" [chan_est.cpp:274]   --->   Operation 31 'load' 'pilot_h_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 32 [1/2] (1.23ns)   --->   "%pilot_h_im_1_load = load i8 %pilot_h_im_1_addr" [chan_est.cpp:274]   --->   Operation 32 'load' 'pilot_h_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln266)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln267 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:267]   --->   Operation 33 'specpipeline' 'specpipeline_ln267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln266 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [chan_est.cpp:266]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [chan_est.cpp:266]   --->   Operation 35 'specloopname' 'specloopname_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%w_re_addr = getelementptr i16 %w_re, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 36 'getelementptr' 'w_re_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%w_im_addr = getelementptr i16 %w_im, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 37 'getelementptr' 'w_im_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%w_re_1_addr = getelementptr i16 %w_re_1, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 38 'getelementptr' 'w_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%w_im_1_addr = getelementptr i16 %w_im_1, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 39 'getelementptr' 'w_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%w_re_2_addr = getelementptr i16 %w_re_2, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 40 'getelementptr' 'w_re_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%w_im_2_addr = getelementptr i16 %w_im_2, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 41 'getelementptr' 'w_im_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%w_re_3_addr = getelementptr i16 %w_re_3, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 42 'getelementptr' 'w_re_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_addr" [chan_est.cpp:273]   --->   Operation 43 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_1_addr" [chan_est.cpp:273]   --->   Operation 44 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_2_addr" [chan_est.cpp:273]   --->   Operation 45 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_3_addr" [chan_est.cpp:273]   --->   Operation 46 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%w_im_3_addr = getelementptr i16 %w_im_3, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 47 'getelementptr' 'w_im_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_addr" [chan_est.cpp:274]   --->   Operation 48 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_1_addr" [chan_est.cpp:274]   --->   Operation 49 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_2_addr" [chan_est.cpp:274]   --->   Operation 50 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_3_addr" [chan_est.cpp:274]   --->   Operation 51 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln266 = br void %VITIS_LOOP_269_3" [chan_est.cpp:266]   --->   Operation 52 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln266', chan_est.cpp:266) of constant 0 on local variable 'k', chan_est.cpp:266 [15]  (0.427 ns)
	'load' operation 11 bit ('k', chan_est.cpp:266) on local variable 'k', chan_est.cpp:266 [18]  (0.000 ns)
	'getelementptr' operation 10 bit ('PILOT_FOR_K_addr', chan_est.cpp:268) [27]  (0.000 ns)
	'load' operation 8 bit ('m', chan_est.cpp:268) on array 'PILOT_FOR_K' [28]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 8 bit ('m', chan_est.cpp:268) on array 'PILOT_FOR_K' [28]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('pilot_h_re_addr', chan_est.cpp:273) [30]  (0.000 ns)
	'load' operation 16 bit ('pilot_h_re_load', chan_est.cpp:273) on array 'pilot_h_re' [32]  (1.237 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation 16 bit ('pilot_h_re_load', chan_est.cpp:273) on array 'pilot_h_re' [32]  (1.237 ns)

 <State 5>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('w_re_addr', chan_est.cpp:273) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln273', chan_est.cpp:273) of variable 'pilot_h_re_load', chan_est.cpp:273 on array 'w_re' [45]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
