<stg><name>pu_kernel.1_Pipeline_VITIS_LOOP_199_2</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="30" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i30 0, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc70.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
for.inc70.i:0 %j_5 = load i30 %j

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc70.i:1 %icmp_ln199 = icmp_eq  i30 %j_5, i30 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc70.i:2 %add_ln199 = add i30 %j_5, i30 1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc70.i:3 %br_ln199 = br i1 %icmp_ln199, void %for.inc70.split.i, void %for.inc99.i.loopexit178.exitStub

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="30">
<![CDATA[
for.inc70.split.i:0 %zext_ln199 = zext i30 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split.i:3 %resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="resA_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:4 %resA_load = load i16 %resA_addr

]]></Node>
<StgValue><ssdm name="resA_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split.i:5 %resB_addr = getelementptr i32 %resB, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="resB_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:6 %resB_load = load i16 %resB_addr

]]></Node>
<StgValue><ssdm name="resB_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc70.split.i:8 %AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="AU0_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="30" op_1_bw="30" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70.split.i:12 %store_ln199 = store i30 %add_ln199, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:4 %resA_load = load i16 %resA_addr

]]></Node>
<StgValue><ssdm name="resA_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:6 %resB_load = load i16 %resB_addr

]]></Node>
<StgValue><ssdm name="resB_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="42" st_id="8" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:9 %AU0_load = load i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="AU0_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="44" st_id="9" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:7 %add_i = fadd i32 %resA_load, i32 %resB_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="16">
<![CDATA[
for.inc70.split.i:9 %AU0_load = load i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="AU0_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="46" st_id="10" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="47" st_id="11" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="48" st_id="12" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="49" st_id="13" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="50" st_id="14" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="51" st_id="15" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="52" st_id="16" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc70.split.i:10 %add3_i = fadd i32 %AU0_load, i32 %add_i

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="57" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.inc99.i.loopexit178.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="53" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc70.split.i:1 %specpipeline_ln200 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln200"/></StgValue>
</operation>

<operation id="54" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc70.split.i:2 %specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln199"/></StgValue>
</operation>

<operation id="55" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc70.split.i:11 %store_ln201 = store i32 %add3_i, i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="56" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc70.split.i:13 %br_ln199 = br void %for.inc70.i

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
