// Seed: 2753582527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2[(1'b0)] = 'b0;
  wire id_3;
  module_0(
      id_3, id_3, id_1, id_3
  );
  generate
    if (id_2) id_4(.id_0(1), .id_1(id_1));
    else begin
      assign id_4 = id_4;
    end
  endgenerate
endmodule
