INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/data_mem.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/regfile.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/mux_2x1_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/riscv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/imm_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
