// Seed: 3581870792
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    output supply1 id_4
    , id_15,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    output tri1 id_10,
    output tri module_0,
    output wand id_12,
    output supply1 id_13
);
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_20 = 32'd28,
    parameter id_40 = 32'd71
) (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri0 id_3 id_42,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    output wor id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12,
    input wire id_13,
    output tri id_14,
    output tri0 id_15,
    input tri1 id_16,
    output uwire id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 _id_20,
    input tri id_21
    , id_43,
    input supply0 id_22,
    input uwire id_23,
    output supply0 id_24,
    input wor id_25,
    input wand id_26,
    output supply1 id_27,
    output uwire id_28,
    output wor id_29,
    input wire id_30,
    output uwire id_31,
    input supply0 id_32
    , id_44,
    output wire id_33,
    input wand id_34,
    input supply0 id_35,
    input tri0 id_36,
    input tri0 id_37,
    output uwire id_38,
    inout uwire id_39,
    input tri0 _id_40
);
  wire [id_40 : id_20] id_45;
  module_0 modCall_1 (
      id_36,
      id_24,
      id_28,
      id_22,
      id_27,
      id_15,
      id_28,
      id_18,
      id_26,
      id_9,
      id_29,
      id_15,
      id_39,
      id_29
  );
  assign modCall_1.id_11 = 0;
endmodule
