<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5938764 - Apparatus for improved storage of computer system configuration information - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_4ff636b3d23669b7103f3b3a3a18b4cd/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_4ff636b3d23669b7103f3b3a3a18b4cd__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Apparatus for improved storage of computer system configuration information"><meta name="DC.contributor" content="Dean A. Klein" scheme="inventor"><meta name="DC.contributor" content="Micron Electronics, Inc." scheme="assignee"><meta name="DC.date" content="1996-10-23" scheme="dateSubmitted"><meta name="DC.description" content="A computer system and method is described for improved storage of computer system configuration information. A ROM module includes both a BIOS ROM portion and a configuration ROM portion. The configuration ROM includes a backup copy of the system configuration parameters stored in a battery-powered configuration CMOS RAM. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are used to configure the computer system. If the contents of the configuration ROM are also invalid, default configuration values are provided by the BIOS ROM. User modification of the default values may be effected through a setup utility program, and the configuration ROM then programmed accordingly."><meta name="DC.date" content="1999-8-17" scheme="issued"><meta name="DC.relation" content="US:5269022" scheme="references"><meta name="DC.relation" content="US:5307497" scheme="references"><meta name="DC.relation" content="US:5327531" scheme="references"><meta name="DC.relation" content="US:5388267" scheme="references"><meta name="DC.relation" content="US:5657448" scheme="references"><meta name="DC.relation" content="US:5664194" scheme="references"><meta name="citation_reference" content="Compaq Computer Corporation; Phoenix Technologies Ltd.; and Intel Corporation &quot;Plug and Play BIOS Specification, Version 1.0A&quot; 56pp, May 5, 1994."><meta name="citation_reference" content="Compaq Computer Corporation; Phoenix Technologies Ltd.; and Intel Corporation Plug and Play BIOS Specification, Version 1.0A 56pp, May 5, 1994."><meta name="citation_reference" content="Intel Corporation; Microsoft Corporation &quot;Plug and Play ISA Specification, Version 1.0a&quot; 66pp, May 5, 1994."><meta name="citation_reference" content="Intel Corporation; Microsoft Corporation Plug and Play ISA Specification, Version 1.0a 66pp, May 5, 1994."><meta name="citation_reference" content="Shanley, Tom/Anderson, Don, Chap. VII, &quot;The Power-Up Sequence,&quot; pp. 113-117; Chap. XV, &quot;ROM Memory,&quot; pp. 315-332; Chap. XXI, &quot;RTC and Configuration RAM,&quot; pp. 441-447, ISA System Architecture, 3rd Edition, Addison-Wesley Publishing Co., U.S., 1995."><meta name="citation_reference" content="Shanley, Tom/Anderson, Don, Chap. VII, The Power Up Sequence, pp. 113 117; Chap. XV, ROM Memory, pp. 315 332; Chap. XXI, RTC and Configuration RAM, pp. 441 447, ISA System Architecture, 3 rd Edition, Addison Wesley Publishing Co., U.S., 1995."><meta name="citation_patent_number" content="US:5938764"><meta name="citation_patent_application_number" content="US:08/735,729"><link rel="canonical" href="http://www.google.com/patents/US5938764"/><meta property="og:url" content="http://www.google.com/patents/US5938764"/><meta name="title" content="Patent US5938764 - Apparatus for improved storage of computer system configuration information"/><meta name="description" content="A computer system and method is described for improved storage of computer system configuration information. A ROM module includes both a BIOS ROM portion and a configuration ROM portion. The configuration ROM includes a backup copy of the system configuration parameters stored in a battery-powered configuration CMOS RAM. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are used to configure the computer system. If the contents of the configuration ROM are also invalid, default configuration values are provided by the BIOS ROM. User modification of the default values may be effected through a setup utility program, and the configuration ROM then programmed accordingly."/><meta property="og:title" content="Patent US5938764 - Apparatus for improved storage of computer system configuration information"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("tVvpU7eeHqO_sQS9kIHwBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407464522.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("tVvpU7eeHqO_sQS9kIHwBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407464522.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5938764?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5938764"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=C4JLBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5938764&amp;usg=AFQjCNGUDE9RH7IsHc8T1ROaNqdKNo34iQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5938764.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5938764.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5938764" style="display:none"><span itemprop="description">A computer system and method is described for improved storage of computer system configuration information. A ROM module includes both a BIOS ROM portion and a configuration ROM portion. The configuration ROM includes a backup copy of the system configuration parameters stored in a battery-powered configuration...</span><span itemprop="url">http://www.google.com/patents/US5938764?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5938764 - Apparatus for improved storage of computer system configuration information</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5938764 - Apparatus for improved storage of computer system configuration information" title="Patent US5938764 - Apparatus for improved storage of computer system configuration information"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5938764 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/735,729</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 17, 1999</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Oct 23, 1996</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Oct 23, 1996</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6282640">US6282640</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08735729, </span><span class="patent-bibdata-value">735729, </span><span class="patent-bibdata-value">US 5938764 A, </span><span class="patent-bibdata-value">US 5938764A, </span><span class="patent-bibdata-value">US-A-5938764, </span><span class="patent-bibdata-value">US5938764 A, </span><span class="patent-bibdata-value">US5938764A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dean+A.+Klein%22">Dean A. Klein</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Micron+Electronics,+Inc.%22">Micron Electronics, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5938764.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5938764.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5938764.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (6),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (6),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (97),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (17),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5938764&usg=AFQjCNEy2SlxK2W6no2a2txsWW8eYjNxOg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5938764&usg=AFQjCNFlx7WC7uTmhwJQsWDlXvgCDX0AQQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5938764A%26KC%3DA%26FT%3DD&usg=AFQjCNHsnU7iv_AAeCou1YQwOxAoNpHyTA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54464284" lang="EN" load-source="patent-office">Apparatus for improved storage of computer system configuration information</invention-title></span><br><span class="patent-number">US 5938764 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37946546" lang="EN" load-source="patent-office"> <div class="abstract">A computer system and method is described for improved storage of computer system configuration information. A ROM module includes both a BIOS ROM portion and a configuration ROM portion. The configuration ROM includes a backup copy of the system configuration parameters stored in a battery-powered configuration CMOS RAM. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are used to configure the computer system. If the contents of the configuration ROM are also invalid, default configuration values are provided by the BIOS ROM. User modification of the default values may be effected through a setup utility program, and the configuration ROM then programmed accordingly.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(3)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5938764-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5938764-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5938764-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5938764-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5938764-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5938764-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(13)</span></span></div><div class="patent-text"><div mxw-id="PCLM5429244" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>I claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A computer system, comprising:<div class="claim-text">a first non-volatile memory operable to store system start-up routines;</div> <div class="claim-text">a second non-volatile memory operable to store custom system configuration parameters, each corresponding with one of a plurality of selected system components; and</div> <div class="claim-text">a microprocessor coupled with first and second non-volatile memories and operable to execute the system start-up routines to initialize the system components in accordance with the custom system configuration parameters.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The computer system of claim 1 wherein the first and second non-volatile memories are first and second portions, respectively of a single non-volatile memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The computer system of claim 1, further comprising a volatile memory coupled with the microprocessor and operable to store the custom system configuration parameters.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The computer system of claim 3 wherein the microprocessor initializes the system components in accordance with the custom system configuration parameters stored in the volatile memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The computer system of claim 3 wherein the microprocessor is operable to test data validity of the custom system configuration parameters stored in the volatile memory and, in the case of data invalidity, to initialize the system components in accordance with the custom system configuration parameters stored in the non-volatile memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The computer system of claim 3 wherein the microprocessor is operable to test data validity of the custom system configuration parameters stored in the volatile memory and, in the case of data invalidity, to copy the custom system configuration parameters stored in the second non-volatile memory into the volatile memory for storage therein.</div>
    </div>
    </div> <div class="claim"> <div num="7" class="claim">
      <div class="claim-text">7. A configuration data storage system for a computer system having a microprocessor and a plurality of I/O devices coupled with the microprocessor, the configuration data storage system comprising:<div class="claim-text">a volatile memory storing a plurality of custom configuration data, the microprocessor being operable to initialize each of the I/O devices according to the custom configuration data;</div> <div class="claim-text">a first non-volatile memory storing a backup copy of the custom configuration data, the microprocessor being operable to copy the backup copy into the volatile memory in the event the custom configuration data stored in the volatile memory are corrupted; and</div> <div class="claim-text">a second non-volatile memory storing a plurality of default configuration data, the microprocessor being operable to initialize each of the I/O devices according to the default configuration data in the event both the custom configuration data stored in the volatile memory and the backup copy stored in the first non-volatile memory are corrupted.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The configuration data storage system of claim 7 wherein the first and second non-volatile memories are first and second portions, respectively, of a single non-volatile memory.</div>
    </div>
    </div> <div class="claim"> <div num="9" class="claim">
      <div class="claim-text">9. A configuration data storage system for a computer system having a microprocessor and a plurality of selected I/O devices, the microprocessor initializing each of the I/O devices in accordance with a plurality of configuration data stored in the configuration data storage system, the configuration data storage system comprising:<div class="claim-text">volatile memory means for storing a first copy of a plurality of configuration data customized to the selected I/O devices; and</div> <div class="claim-text">non-volatile memory means for storing a second copy of the customized configuration data, the non-volatile memory means also for storing a plurality of default configuration data, the microprocessor initializing each of the I/O devices in accordance with default configuration data only in the event that both the first and second copies of the customized configuration data are invalid.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The configuration data storage system of claim 9 wherein, if the first copy of the customized configuration data is valid, the microprocessor initializes each of the I/O devices in accordance with the first copy of the customized configuration data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The configuration data storage system of claim 9 wherein, if the second copy of the customized configuration data is valid, the microprocessor initializes each of the I/O devices in accordance with the second copy of the customized configuration data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The configuration data storage system of claim 9 wherein, if the first copy of the customized configuration data is invalid and the second copy of the customized configuration data is valid, the microprocessor initializes each of the I/O devices in accordance with the second copy of the customized configuration data.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The configuration data storage system of claim 9 wherein, if the first copy of the customized configuration data is invalid and the second copy of the customized configuration data is valid, the microprocessor replaces the first copy of the customized configuration data stored in the volatile memory means with the second copy of the customized configuration data stored in the non-volatile memory means.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67321198" lang="EN" load-source="patent-office" class="description">
    <heading>TECHNICAL FIELD</heading> <p>This invention relates generally to computer systems, and more particularly, to storage of system configuration information used in computer systems.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>The use of computers, especially personal computers (PCs), is widespread. The computing power of the PC, whether coupled to a network or operating as a stand-alone device, has increased significantly as new computer designs move into production. Central processing units have become faster and more complex with each new generation of PC. Memory chips have increased in both capacity and speed. A wide variety of input/output (I/O) devices with various performance capabilities may be included in a PC. Examples of I/O devices include keyboards, pointing devices, scanners, disk drives, CD-ROM drives, printers, display monitors, local area network (LAN) adapters, FAX/modem boards, sound boards, etc. I/O devices are produced by many different manufacturers and come in various models with varying operational characteristics. The number of distinct combinations of components in a PC is very large.</p>
    <p>In order for the components of a PC to function together properly and optimally, computer system configuration information is provided to a microprocessor during the power-on self-test (POST) and system initialization routines executed when a PC is first powered-up or reset. The system configuration information is used by the microprocessor to initialize the various components of the PC. Device registers are set, device parameters are loaded, interrupt vectors are created, etc. Computer operating system and/or other system management software is then configured in accordance with the system configuration information.</p>
    <p>Because of the wide variety of system components available in today's PCs, a battery-powered complementary metal oxide semiconductor (CMOS) random access memory (RAM) is included to retain the computer system configuration information when the PC is powered-down. Typically, the CMOS RAM is part of the computer system's real-time clock and calendar chip. In the event the system configuration information stored in the CMOS RAM is lost, certain configuration default values are provided by the read-only memory (ROM) basic input/output service (BIOS) chip. However, unlike configuration information stored in the CMOS RAM, these default values are not customized to the particular configuration of the PC. The PC then functions poorly, and a user must reprogram the configuration CMOS RAM. Properly reprogramming the CMOS RAM with the lost system configuration parameters can be difficult, especially for individuals with little or no technical background.</p>
    <p>Manufacturers have attempted to overcome the problems associated with lost computer system configuration information by providing highly reliable batteries to power the volatile CMOS RAM. Additionally, certain components, such as peripheral add-ins with plug-and-play capability, include a non-volatile ROM memory for storing that particular component's configuration parameters. However, it can be appreciated that there is a significant need for an improved method and apparatus for storage of computer system configuration information.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>The present invention is embodied in a method and apparatus for improved storage of computer system configuration information. A computer system includes a ROM module having a BIOS ROM portion and a configuration ROM portion. The system also includes a battery-powered configuration CMOS RAM for storing system configuration parameters required to initialize various computer system components. The configuration ROM includes a backup copy of the system configuration parameters. If the configuration CMOS RAM fails to provide valid configuration data, the contents of the configuration ROM are then used to configure and initialize the computer system. Basic system default configuration values are provided by the BIOS ROM only in the event the contents of the configuration ROM are also invalid. A user may then modify the system configuration default values and reprogram the configuration ROM accordingly.</p>
    <p>In one embodiment, a computer system includes a first non-volatile memory for storing system start-up routines executable by a microprocessor. A second non-volatile memory stores system configuration parameters, each corresponding with one of a plurality of selected system components. The first and second non-volatile memories may be first and second reserved portions of a single non-volatile memory. The microprocessor executes the system start-up routines to initialize each of the system components according to the system configuration parameters.</p>
    <p>In a second embodiment, a computer system includes a microprocessor, a plurality of I/O devices coupled with the microprocessor, and a configuration data storage system. The configuration data storage system includes a volatile memory for storing a plurality of custom configuration data, which the microprocessor uses to initialize each of the I/O devices. The configuration data storage system also includes first and second non-volatile memories. The first non-volatile memory stores a back-up copy of the custom configuration data, and the microprocessor copies this back-up copy into the volatile memory in the event the data stored in the volatile memory is corrupted. The second non-volatile memory stores default configuration data, and the microprocessor initializes each of the I/O devices according to the default configuration data in the event that both the data stored in the volatile memory and in the first non-volatile memory are corrupted.</p>
    <p>A method of operating a computer system includes programming a first non-volatile memory with a set of system initialization routines executable by a microprocessor. The first non-volatile memory is also programmed with a set of basic system configuration default parameters. A second non-volatile memory is programmed with a plurality of customized computer configuration parameters corresponding with selected computer system components. The customized computer configuration parameters are tested for errors. If an error is indicated, the system initialization routines are executed to initialize each of the selected computer system components in accordance with the default parameters. If, however, no error is indicated, the system initialization routines are executed to initialize each of the computer system components in accordance with the customized computer configuration parameters.</p>
    <p>A method is provided for configuring a computer system which includes a processor coupled with a non-volatile memory, a volatile memory, and a plurality of I/O devices. Both default system configuration data and customized system configuration data are stored in the non-volatile memory. The customized system configuration data is also stored in the volatile memory. A first validity status is checked for the customized system configuration data stored in the volatile memory. If this first status is valid, each of the I/O devices is initialized in accordance with the data stored in the volatile memory. If the first status is invalid, a second validity status is checked for the customized system configuration data stored in the non-volatile memory. If this second status is valid, the customized system configuration data stored in the non-volatile memory is copied into the volatile memory.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a functional block diagram of a preferred embodiment of a computer system having a configuration ROM according to the present invention.</p>
    <p>FIGS. 2A and 2B are flowcharts depicting a method of operating the computer system of FIG. 1.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>Embodiments of a novel computer system and a method are described for improved storage of computer system configuration information. In the following description, specific details are set forth in order to provide a sufficient understanding of the present invention. It will be clear, however, to one skilled in the art that the present invention may be practiced without these details. In other instances, well-known circuits, control signals and software operations have not been shown in detail in order not to unnecessarily obscure the invention.</p>
    <p>FIG. 1 shows a computer system 10, such as an IBM-compatible PC, according to the present invention. A microprocessor 12, such as the Pentium™ processor, is connected to a processor bus 14 which carries address, data and control signals. The processor bus 14 is in turn connected to a system controller 16 and a cache memory 18, such as a static random access memory (SRAM) array. The system controller 16 acts as a memory controller accessing a main memory, such as a system dynamic random access memory (DRAM) 20, via a memory address and control bus 22. A data portion of the processor bus 14 is coupled with the system DRAM 20 by a memory data bus 24. The system DRAM 20 can include any of various known memory devices, such as DRAM devices manufactured by Micron Technology, Inc.</p>
    <p>The system controller 16 also serves as a bridge circuit between the processor bus 14 and a system bus, such as I/O bus 26. The I/O bus 26 may itself be a combination of one or more bus systems with associated interface circuitry (e.g., PCI bus with connected SCSI and ISA bus systems). Connected to the I/O bus 26 are multiple I/O devices 28-32. One or more data input devices 28, such as a keyboard, mouse, etc., are coupled to the I/O bus 26. Also, one or more data output devices 30, such as visual display devices, printers, etc., are coupled to the I/O bus 26. Additionally, one or more data storage devices 32, such as disk drives, tape drives, CD-ROM drives, etc., are coupled to the I/O bus 26. Also coupled to the I/O bus 26 are expansion slots 34 to provide future accommodation of other I/O devices not selected during the original design of the computer system.</p>
    <p>As in prior art computer systems, the computer system 10 includes a volatile configuration CMOS RAM 36 which is powered by a battery 38. The configuration CMOS RAM 36 is programmed in a conventional manner to store those computer system configuration parameters customized to the particular components employed in the computer system 10. These customized system configuration parameters are required to initialize the computer system 10 for proper and optimal operation. Unlike prior art PCs, the computer system 10 includes a non-volatile ROM module 40 having a BIOS ROM portion 42 and a configuration ROM portion 44. The ROM module 40 is preferably a flash electrically erasable programmable read-only memory (flash EEPROM). The BIOS ROM portion 42 and the configuration ROM portion 44 are preferably included in a single ROM chip; however, separate BIOS ROM and configuration ROM chips are acceptable.</p>
    <p>The BIOS ROM 42 is programmed in a conventional manner to include various well-known instruction sets controlling the operation of the microprocessor 12. Included are system start-up routines, such as POST, system configuration initialization, and disk boot (in which a computer operating system program is located and instructions therefrom executed by the microprocessor 12). The BIOS ROM 42 also includes hardware interrupt handling and program service request handling routines. The program service request handling routines attend to the details of interacting with I/O devices and service those requests initiated by software programs to, for example, read information from a hard drive, clear a display screen, or write information to a printer. The hardware interrupt handling routines handle requests initiated by hardware components of the computer system, such as when a key is pressed on a keyboard.</p>
    <p>Under control of the system initialization routines provided by the BIOS ROM 42, the microprocessor 12 initializes various system components by checking for system configuration information stored in the battery-powered configuration CMOS RAM 36 and by electronically interrogating certain of the system components and checking for a response. Also stored in the BIOS ROM 42 is a novel start-up routine which the processor executes in the event the configuration CMOS RAM 36 has failed to properly store the system configuration parameters. This new start-up routine is described in detail below in connection with FIGS. 2A and 2B.</p>
    <p>The configuration ROM 44 is programmed to store a copy of the system configuration parameters contained in the configuration CMOS RAM 36. In the event the configuration CMOS RAM 36 fails, the necessary system configuration information may be retrieved from the configuration ROM 44. A system management utility program then allows copying the contents of the configuration ROM 44 to the configuration CMOS RAM 36, once the conditions causing the failure of the configuration CMOS RAM have been corrected. System management utility programs for reading data in one location and writing that data to another location in a computer system are well known to those skilled in the art and need not be described in detail. Even if the failure of the configuration CMOS RAM 36 has not been corrected, system configuration parameters can be obtained directly from the configuration ROM 44 by rerouting data access operations from the configuration CMOS RAM to the configuration ROM. Such data access operation rerouting can be accomplished by well-known means and need not be described in detail. In effect, the prior art provision of certain basic system configuration default values has been replaced by a back-up copy of the customized system configuration values.</p>
    <p>For purposes of compatibility with present day computer systems, the battery-powered configuration CMOS RAM 36 is included in the preferred embodiment of the present invention. However, those skilled in the art will appreciate that the configuration CMOS RAM 36 may be eliminated and replaced entirely by the configuration ROM 44. Maintaining real-time clock and calendar functionality is then provided either by continued use of a battery or by relying on the presence of AC power to maintain the clock under normal circumstances. A capacitor could power the real-time clock during those most typical power outages that are of short duration. Alternatively, real-time clock and calendar functions can be provided by computer network servers and need not be included in individual PCs.</p>
    <p>FIGS. 2A and 2B depict a computer system start-up software routine 50 executed by the microprocessor 12 and stored in the BIOS ROM 42 of the computer system 10 shown in FIG. 1. Upon receipt of a reset vector in a step 52, the microprocessor 12 begins execution of the start-up routine 50. In the event the reset vector is associated with a warm start (in which case POST and system initialization routines are skipped), the microprocessor 12 is routed to a conventional set of warm start instructions 54 via a conditional branch step 56. If a warm start is not indicated, a CMOS RAM status bit is checked in a step 58. The CMOS RAM status bit is well known to those skilled in the art, and when set to zero indicates that the battery has failed or been disconnected. A conditional branch step 60 then routes the program sequence dependent upon the results of the step 58. In the event the battery has not failed, the data validity of the configuration CMOS RAM 36 is tested in a step 62, typically by performing a checksum operation. If the CMOS RAM contents are valid, the microprocessor 12 is directed to a sequence of conventional operations 64 by a conditional branch step 66. The sequence of operations 64 continues system boot in a conventional manner.</p>
    <p>If either the battery has failed or the results of the checksum operation indicate invalid data, the microprocessor 12 then executes a step 68 in which the data content of the configuration ROM 44 is tested. Preferably, this test would also employ a checksum operation, as in the step 62, although any of a variety of well-known error testing operations is acceptable. If the contents of the configuration ROM 44 are valid, a conditional branch step 70 directs the microprocessor 12 to a step 74 in which the contents of the configuration ROM 44 are written to the configuration CMOS RAM 36. Time and date information must then be obtained from a user, a network, modem, etc., in a step 76. A status message may be displayed to the user in a step 78, and the sequence of operations 64 associated with continued system boot is then executed in a conventional manner.</p>
    <p>If, however, the contents of the configuration ROM 44 are not valid, the conditional branch in the step 70 directs the microprocessor 12 to a sequence of operations depicted in FIG. 2B. As in prior art computer systems, the microprocessor 12 must then rely on basic system configuration default values stored in the BIOS ROM 42, and the configuration CMOS RAM 36 is written with these default values in a step 80. If certain of the system components respond to auto-identification commands, additional configuration default values may be computed and stored in the configuration CMOS RAM 36 in a step 82. Time and calendar information is then obtained in a step 84 from the user, network, modem, etc., and a status message to the user may be displayed in a step 86.</p>
    <p>The user may then choose to change certain of the default configuration values or to continue system boot with the BIOS default values via a conditional branch step 88. If the user wishes to continue system boot with the BIOS default values, the conditional branch step 88 directs the microprocessor 12 to the sequence of operations 64. If, however, the user wishes to modify certain of the default values prior to continued system boot, the user may effect such modification in a step 90 by using a conventional setup utility program. A conditional branch step 92 then allows the user to determine whether to program the configuration ROM 44 with the modified parameters contained in the configuration CMOS RAM 36. If so, the contents of the configuration CMOS RAM 36 are written to the configuration ROM 44 in a step 94, and the system boot is continued with the sequence of operations 64. If the user does not wish to program the configuration ROM 44, the conditional branch step 92 then directs the microprocessor 12 to the sequence of operations 64 continuing system boot.</p>
    <p>As described above, the preferred embodiment of a computer system 10 according to the present invention includes a configuration CMOS RAM 36 for reasons of maintaining compatibility with present day computer systems and computer operating systems and/or other system management software routines. However, those skilled in the art will appreciate that the configuration CMOS RAM 36 can be eliminated and the computer system start-up routine 50 depicted in FIGS. 2A and 2B modified accordingly. In such a case, the steps 58-68 are eliminated and the conditional branch step 56 directs the microprocessor 12 to the step 70 if no warm start is indicated. Also, the steps 74-78 are eliminated and the conditional branch step 70 directs the microprocessor to the continued system boot operations 64 if the contents of the configuration ROM 44 are valid. The modification and saving of basic system configuration default values, shown in FIG. 2B, is also changed similarly.</p>
    <p>Those skilled in the art will appreciate that many of the individual steps depicted in FIGS. 2A and 2B and described above are in fact each a sequence of operations which are well known in the art. One skilled in the art would be able to program such operations in the described sequence to practice the present invention. The various operations associated with each of the steps depicted in FIGS. 2A and 2B are not part of, nor critical to, the invention. Therefore, a detailed description of these operations is not required. Similarly, each of the circuits whose function and interconnection is described above in connection with FIG. 1 is of a type known in the art, and one skilled in the art would be able to use such circuits in the described combination to practice the present invention. The internal details of these particular circuits are not part of, nor critical to, the invention, and a detailed description of the internal circuit operation need not be provided.</p>
    <p>It will be appreciated that, although an embodiment of the invention has been described above for purposes of illustration, numerous variations may be made without deviating from the spirit and scope of the invention. Those skilled in the art will appreciate that any number of well-known processor and bus types could be employed according to the present invention. Additionally, variations on the sequence of operations described in connection with FIGS. 2A and 2B is contemplated within the scope of the present invention. Accordingly, the invention is not limited except as by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5269022">US5269022</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 22, 1991</td><td class="patent-data-table-td patent-date-value">Dec 7, 1993</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Method and apparatus for booting a computer system by restoring the main memory from a backup memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5307497">US5307497</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1990</td><td class="patent-data-table-td patent-date-value">Apr 26, 1994</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Disk operating system loadable from read only memory using installable file system interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5327531">US5327531</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 21, 1992</td><td class="patent-data-table-td patent-date-value">Jul 5, 1994</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Data processing system including corrupt flash ROM recovery</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5388267">US5388267</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 29, 1991</td><td class="patent-data-table-td patent-date-value">Feb 7, 1995</td><td class="patent-data-table-td ">Dell Usa, L.P.</td><td class="patent-data-table-td ">Method booting of a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5657448">US5657448</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1992</td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">System for an interactive network board remotely configurable by selecting from a plurality of functionality defining software, such as a printer server stored in prom</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5664194">US5664194</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 1995</td><td class="patent-data-table-td patent-date-value">Sep 2, 1997</td><td class="patent-data-table-td ">Metricom, Inc.</td><td class="patent-data-table-td ">Method for autonomously transferring code to a computer without accessing local memory by the central processing unit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Compaq Computer Corporation; Phoenix Technologies Ltd.; and Intel Corporation "<a href='http://scholar.google.com/scholar?q="Plug+and+Play+BIOS+Specification%2C+Version+1.0A"'>Plug and Play BIOS Specification, Version 1.0A</a>" 56pp, May 5, 1994.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Compaq Computer Corporation; Phoenix Technologies Ltd.; and Intel Corporation Plug and Play BIOS Specification, Version 1.0A 56pp, May 5, 1994.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Corporation; Microsoft Corporation "<a href='http://scholar.google.com/scholar?q="Plug+and+Play+ISA+Specification%2C+Version+1.0a"'>Plug and Play ISA Specification, Version 1.0a</a>" 66pp, May 5, 1994.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Intel Corporation; Microsoft Corporation Plug and Play ISA Specification, Version 1.0a 66pp, May 5, 1994.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Shanley, Tom/Anderson, Don, Chap. VII, "<a href='http://scholar.google.com/scholar?q="The+Power-Up+Sequence%2C%22+pp.+113-117%3B+Chap.+XV%2C+%22ROM+Memory%2C%22+pp.+315-332%3B+Chap.+XXI%2C+%22RTC+and+Configuration+RAM%2C"'>The Power-Up Sequence," pp. 113-117; Chap. XV, "ROM Memory," pp. 315-332; Chap. XXI, "RTC and Configuration RAM,</a>" pp. 441-447, ISA System Architecture, 3rd Edition, Addison-Wesley Publishing Co., U.S., 1995.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Shanley, Tom/Anderson, Don, Chap. VII, The Power Up Sequence, pp. 113 117; Chap. XV, ROM Memory, pp. 315 332; Chap. XXI, RTC and Configuration RAM, pp. 441 447, ISA System Architecture, 3 rd Edition, Addison Wesley Publishing Co., U.S., 1995.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6119192">US6119192</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 21, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">Integrated Technology Express, Inc.</td><td class="patent-data-table-td ">Circuit and method for configuring a bus bridge using parameters from a supplemental parameter memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6332117">US6332117</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 22, 1998</td><td class="patent-data-table-td patent-date-value">Dec 18, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">General event stamping scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6367007">US6367007</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 22, 1999</td><td class="patent-data-table-td patent-date-value">Apr 2, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Using system configuration data to customize bios during the boot-up process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6434697">US6434697</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 6, 1999</td><td class="patent-data-table-td patent-date-value">Aug 13, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Apparatus for savings system configuration information to shorten computer system initialization time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6438687">US6438687</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2001</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for improved storage of computer system configuration information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6449686">US6449686</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 20, 1997</td><td class="patent-data-table-td patent-date-value">Sep 10, 2002</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method and apparatus for determining removable magnetic media types in a computer after detection of a read error condition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6507879">US6507879</a></td><td class="patent-data-table-td patent-date-value">Feb 11, 1999</td><td class="patent-data-table-td patent-date-value">Jan 14, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Apparatus for configuration devices on a communications channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6549963">US6549963</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 1999</td><td class="patent-data-table-td patent-date-value">Apr 15, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of configuring devices on a communications channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6618750">US6618750</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td patent-date-value">Sep 9, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for determining communication paths</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6618785">US6618785</a></td><td class="patent-data-table-td patent-date-value">Apr 21, 2000</td><td class="patent-data-table-td patent-date-value">Sep 9, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for automatic detection and healing of signal pair crossover on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6622243">US6622243</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 1999</td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method for securing CMOS configuration information in non-volatile memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6628607">US6628607</a></td><td class="patent-data-table-td patent-date-value">Jul 9, 1999</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for loop breaking on a serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6631426">US6631426</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Automatic ID allocation for AV/C entities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6631427">US6631427</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 18, 1997</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Data recording apparatus and method including control data invalidating function</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6636914">US6636914</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 1999</td><td class="patent-data-table-td patent-date-value">Oct 21, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for arbitration and fairness on a full-duplex bus using dual phases</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6639918">US6639918</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2000</td><td class="patent-data-table-td patent-date-value">Oct 28, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6640316">US6640316</a></td><td class="patent-data-table-td patent-date-value">May 23, 2000</td><td class="patent-data-table-td patent-date-value">Oct 28, 2003</td><td class="patent-data-table-td ">Dell Products L.P.</td><td class="patent-data-table-td ">Boot recovery of simple boot BIOS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6671768">US6671768</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 1, 1999</td><td class="patent-data-table-td patent-date-value">Dec 30, 2003</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">System and method for providing dynamic configuration ROM using double image buffers for use with serial bus devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6704865">US6704865</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 1999</td><td class="patent-data-table-td patent-date-value">Mar 9, 2004</td><td class="patent-data-table-td ">Delphi Technologies, Inc.</td><td class="patent-data-table-td ">Microprocessor conditional deterministic reset vector method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6718497">US6718497</a></td><td class="patent-data-table-td patent-date-value">Apr 21, 2000</td><td class="patent-data-table-td patent-date-value">Apr 6, 2004</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating jitter test patterns on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6721881">US6721881</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2000</td><td class="patent-data-table-td patent-date-value">Apr 13, 2004</td><td class="patent-data-table-td ">Dell Products L.P.</td><td class="patent-data-table-td ">System and method for determining if a display device configuration has changed by comparing a current indicator with a previously saved indicator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6738833">US6738833</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2002</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Network device having a flexible EEPROM for setting configuration settings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6813663">US6813663</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td patent-date-value">Nov 2, 2004</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for supporting and presenting multiple serial bus nodes using distinct configuration ROM images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6831928">US6831928</a></td><td class="patent-data-table-td patent-date-value">Feb 17, 2000</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for ensuring compatibility on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6839791">US6839791</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2002</td><td class="patent-data-table-td patent-date-value">Jan 4, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for accelerating detection of serial bus device speed signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6842805">US6842805</a></td><td class="patent-data-table-td patent-date-value">Mar 17, 2003</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for preventing loops in a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6865632">US6865632</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2003</td><td class="patent-data-table-td patent-date-value">Mar 8, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for arbitration and fairness on a full-duplex bus using dual phases</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6891848">US6891848</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td patent-date-value">May 10, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6944705">US6944705</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2003</td><td class="patent-data-table-td patent-date-value">Sep 13, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for automatic detection and healing of signal pair crossover on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6959343">US6959343</a></td><td class="patent-data-table-td patent-date-value">Nov 1, 1999</td><td class="patent-data-table-td patent-date-value">Oct 25, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for dynamic link driver configuration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6977887">US6977887</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2003</td><td class="patent-data-table-td patent-date-value">Dec 20, 2005</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for loop breaking on a serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6985981">US6985981</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2002</td><td class="patent-data-table-td patent-date-value">Jan 10, 2006</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for preventing loops in a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003590">US7003590</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2003</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Automatic ID allocation for AV/C entities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7050453">US7050453</a></td><td class="patent-data-table-td patent-date-value">Nov 8, 2004</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for ensuring compatibility on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7058872">US7058872</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2004</td><td class="patent-data-table-td patent-date-value">Jun 6, 2006</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating jitter test patterns on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7080246">US7080246</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 9, 2002</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Firmware override handling system with default selection of a platform specific group or a customized group of hardware settings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7096302">US7096302</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td patent-date-value">Aug 22, 2006</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for accelerating detection of serial bus device speed signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7191266">US7191266</a></td><td class="patent-data-table-td patent-date-value">Sep 15, 2004</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for supporting and presenting multiple serial bus nodes using distinct configuration ROM images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7194564">US7194564</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td patent-date-value">Mar 20, 2007</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Method and apparatus for preventing loops in a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7213139">US7213139</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 22, 2001</td><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">Legend (Beijing) Limited</td><td class="patent-data-table-td ">System for gathering and storing internal and peripheral components configuration and initialization information for subsequent fast start-up during first execution of fast start-up</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7237135">US7237135</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2003</td><td class="patent-data-table-td patent-date-value">Jun 26, 2007</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Cyclemaster synchronization in a distributed bridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7266617">US7266617</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td patent-date-value">Sep 4, 2007</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7280490">US7280490</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td patent-date-value">Oct 9, 2007</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7308517">US7308517</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2003</td><td class="patent-data-table-td patent-date-value">Dec 11, 2007</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Gap count analysis for a high speed serialized bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7317694">US7317694</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td patent-date-value">Jan 8, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7352708">US7352708</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2003</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7353284">US7353284</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2003</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Synchronized transmission of audio and video data from a computer to a client via an interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7353322">US7353322</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td patent-date-value">Apr 1, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">System and method for providing dynamic configuration ROM using double image buffers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7376761">US7376761</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 2004</td><td class="patent-data-table-td patent-date-value">May 20, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Configuration data management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7376870">US7376870</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2004</td><td class="patent-data-table-td patent-date-value">May 20, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Self-monitoring and updating of firmware over a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7389371">US7389371</a></td><td class="patent-data-table-td patent-date-value">Mar 19, 2007</td><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for loop breaking in a data bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7401173">US7401173</a></td><td class="patent-data-table-td patent-date-value">May 27, 2005</td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for automatic detection and healing of signal pair crossover on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7415545">US7415545</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for dynamic link driver configuration</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7417973">US7417973</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method, apparatus and computer program product for ensuring node participation in a network bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7421507">US7421507</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2006</td><td class="patent-data-table-td patent-date-value">Sep 2, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Transmission of AV/C transactions over multiple transports method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7457302">US7457302</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td patent-date-value">Nov 25, 2008</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Enhancement to loop healing for malconfigured bus prevention</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7484013">US7484013</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2005</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Automatic ID allocation for AV/C entities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7490174">US7490174</a></td><td class="patent-data-table-td patent-date-value">Nov 16, 2006</td><td class="patent-data-table-td patent-date-value">Feb 10, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7502338">US7502338</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2003</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">De-emphasis training on a point-to-point connection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7506088">US7506088</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2007</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for supporting and presenting multiple serial bus nodes using distinct configuration ROM images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7506097">US7506097</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 25, 2001</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Caterpillar, Inc.</td><td class="patent-data-table-td ">Method and apparatus for installing data in a memory on a work machine</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7574650">US7574650</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 2003</td><td class="patent-data-table-td patent-date-value">Aug 11, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">General purpose data container method and apparatus for implementing AV/C descriptors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7583656">US7583656</a></td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for loop breaking on a serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7650452">US7650452</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2004</td><td class="patent-data-table-td patent-date-value">Jan 19, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for arbitration and fairness on a full-duplex bus using dual phases</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7668099">US7668099</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2003</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Synthesis of vertical blanking signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7701966">US7701966</a></td><td class="patent-data-table-td patent-date-value">Nov 21, 2005</td><td class="patent-data-table-td patent-date-value">Apr 20, 2010</td><td class="patent-data-table-td ">Apple Inc</td><td class="patent-data-table-td ">Method and apparatus for ensuring compatibility on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7721014">US7721014</a></td><td class="patent-data-table-td patent-date-value">Mar 22, 2004</td><td class="patent-data-table-td patent-date-value">May 18, 2010</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Network device having a flexible EEPROM for setting configuration settings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7734855">US7734855</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2007</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Gap count analysis for the P1394a BUS</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7765409">US7765409</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 2007</td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Modular BIOS update mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788416">US7788416</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 17, 2003</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Encapsulated hardware configuration/control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788567">US7788567</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2003</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Symbol encoding for tolerance to single byte errors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7822898">US7822898</a></td><td class="patent-data-table-td patent-date-value">Aug 27, 2007</td><td class="patent-data-table-td patent-date-value">Oct 26, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for border node behavior on a full-duplex bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7861025">US7861025</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 2008</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for automatic detection and healing of signal pair crossover on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7970926">US7970926</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2008</td><td class="patent-data-table-td patent-date-value">Jun 28, 2011</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Synchronized transmission of audio and video data from a computer to a client via an interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7975201">US7975201</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2010</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Symbol encoding for tolerance to single byte error</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7987381">US7987381</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td patent-date-value">Jul 26, 2011</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Cyclemaster synchronization in a distributed bridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7995606">US7995606</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2003</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Fly-by and ack-accelerated arbitration for broadcast packets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8001369">US8001369</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 28, 2008</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Universal Entertainment Corporation</td><td class="patent-data-table-td ">Information processing unit for automatically copying system information</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8140729">US8140729</a></td><td class="patent-data-table-td patent-date-value">Jan 19, 2010</td><td class="patent-data-table-td patent-date-value">Mar 20, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for arbitration on a full-duplex bus using dual phases</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8250100">US8250100</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2009</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">General purpose data container method and apparatus for implementing AV/C descriptors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8275910">US8275910</a></td><td class="patent-data-table-td patent-date-value">Jul 2, 2003</td><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Source packet bridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8280930">US8280930</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 2008</td><td class="patent-data-table-td patent-date-value">Oct 2, 2012</td><td class="patent-data-table-td ">Emc Corporation</td><td class="patent-data-table-td ">Obtaining configuration information from host devices which store data into and load data from a data storage array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8295302">US8295302</a></td><td class="patent-data-table-td patent-date-value">Apr 19, 2010</td><td class="patent-data-table-td patent-date-value">Oct 23, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Methods and apparatus for ensuring compatibility on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8321748">US8321748</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2011</td><td class="patent-data-table-td patent-date-value">Nov 27, 2012</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Symbol encoding for tolerance to single byte errors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8392742">US8392742</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2011</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Cyclemaster synchronization in a distributed bridge</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8407535">US8407535</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2006</td><td class="patent-data-table-td patent-date-value">Mar 26, 2013</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating jitter test patterns on a high performance serial bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8473660">US8473660</a></td><td class="patent-data-table-td patent-date-value">Mar 19, 2012</td><td class="patent-data-table-td patent-date-value">Jun 25, 2013</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Method and apparatus for arbitration on a data bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8483108">US8483108</a></td><td class="patent-data-table-td patent-date-value">Jul 24, 2007</td><td class="patent-data-table-td patent-date-value">Jul 9, 2013</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Apparatus and methods for de-emphasis training on a point-to-point connection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8607117">US8607117</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 2012</td><td class="patent-data-table-td patent-date-value">Dec 10, 2013</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Symbol encoding for tolerance to single byte errors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8645222">US8645222</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 2011</td><td class="patent-data-table-td patent-date-value">Feb 4, 2014</td><td class="patent-data-table-td ">Jpmorgan Chase Bank, N.A.</td><td class="patent-data-table-td ">System and methods for mobile ordering and payment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8667023">US8667023</a></td><td class="patent-data-table-td patent-date-value">Aug 20, 2012</td><td class="patent-data-table-td patent-date-value">Mar 4, 2014</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">General purpose data container method and apparatus for implementing AV/C descriptors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8762446">US8762446</a></td><td class="patent-data-table-td patent-date-value">Nov 2, 1999</td><td class="patent-data-table-td patent-date-value">Jun 24, 2014</td><td class="patent-data-table-td ">Apple Inc.</td><td class="patent-data-table-td ">Bridged distributed device control over multiple transports method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100461128C?cl=en">CN100461128C</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2005</td><td class="patent-data-table-td patent-date-value">Feb 11, 2009</td><td class="patent-data-table-td ">英特尔公司</td><td class="patent-data-table-td ">Self-monitoring and updating of firmware over a network</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1199636A2?cl=en">EP1199636A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 2001</td><td class="patent-data-table-td patent-date-value">Apr 24, 2002</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Self-repairing operating system for computer entities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1256057A2?cl=en">EP1256057A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 7, 2001</td><td class="patent-data-table-td patent-date-value">Nov 13, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Modular bios update mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP1617328A2?cl=en">EP1617328A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 7, 2001</td><td class="patent-data-table-td patent-date-value">Jan 18, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Modular BIOS update mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2006039593A2?cl=en">WO2006039593A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 2005</td><td class="patent-data-table-td patent-date-value">Apr 13, 2006</td><td class="patent-data-table-td ">Intel Corp</td><td class="patent-data-table-td ">Self-monitoring and updating of firmware over a network</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S001000">713/1</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11099">714/E11.099</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11150">714/E11.15</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714SE11133">714/E11.133</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011140000">G06F11/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011220000">G06F11/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0009445000">G06F9/445</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011200000">G06F11/20</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/20">G06F11/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/1666">G06F11/1666</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/1417">G06F11/1417</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/4411">G06F9/4411</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=C4JLBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/2289">G06F11/2289</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F11/22Q</span>, <span class="nested-value">G06F9/44A4</span>, <span class="nested-value">G06F11/14A8B</span>, <span class="nested-value">G06F11/16M</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 9-13 IS CONFIRMED.CLAIMS 1-7 ARE CANCELLED.CLAIM 8 IS DETERMINED TO BE PATENTABLE AS AMENDED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 25, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120814</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 21, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 4, 2010</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ROUND ROCK RESEARCH, LLC,NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:23786/416</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20091223</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:23786/416</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ROUND ROCK RESEARCH, LLC, NEW YORK</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 26, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 30, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MEI CALIFORNIA, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:011658/0956</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010322</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MEI CALIFORNIA, INC. 1545 BARBER LANE MILPITAS CAL</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 27, 1997</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ROLLS-ROYCE PLC, A BRITISH COMPANY, ENGLAND</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MANSFIELD, LEE;REEL/FRAME:008822/0781</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19970908</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 23, 1996</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MICRON ELECTRONICS, INC., IDAHO</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KLEIN, DEAN A.;REEL/FRAME:008278/0823</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19961010</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_4ff636b3d23669b7103f3b3a3a18b4cd.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2fqQlfmhgm5lOIbKgy2nsxeuuUdA\u0026id=C4JLBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U14f4XWWamx76qTFBELBql6XARJlw\u0026id=C4JLBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2qsunz-SuQRdbOZVpPXbjwRLQ7Cg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Apparatus_for_improved_storage_of_comput.pdf?id=C4JLBAABERAJ\u0026output=pdf\u0026sig=ACfU3U3DC2YxdCoVPFkAlfUNXS9MVUdosA"},"sample_url":"http://www.google.com/patents/reader?id=C4JLBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>