<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
</head>
  
<body>
  <h1>Hi, I'm Hemanth ğŸ‘‹</h1>
  <p>Welcome to my portfolio website hosted on GitHub Pages.</p>
</body>
</html>


  <h1>Hemanth Prasad Chowdary Suryadevara</h1>
  <p><i>"Passionate about designing smarter circuits and verifying reliable systems."</i></p>

  <!-- ğŸ“ Education -->
  <h2>ğŸ“ Education</h2>
  <p>
    <b>Master of Science in Electrical & Electronics Engineering</b><br/>
    California State University, Northridge (Aug 2023 â€“ Dec 2025)<br/>
    GPA: 3.3
  </p>
  <p>
    <b>Bachelor of Engineering in Electronics and Communication Engineering</b><br/>
    Sphoorthy Engineering College, India (July 2018 â€“ Sept 2022)<br/>
    GPA: 6.69
  </p>

  <!-- ğŸ… Certifications -->
  <h2>ğŸ… Certifications</h2>
  <ul>
    <li>Udemy: Verification Series Part 1 â€“ SystemVerilog Essentials (Feb 2025)</li>
  </ul>

  <!-- ğŸ’¼ Experience -->
  <h2>ğŸ’¼ Experience</h2>
  <p>
    <b>Webmaster Student Assistant â€“ CSUN College of Health and Human Development</b><br/>
    Aug 2024 â€“ Present<br/>
    - Managed and updated the college website using Drupal and WordPress.<br/>
    - Optimized web content and integrated social media to enhance user engagement.
  </p>

  <!-- ğŸ‘¨â€ğŸ’» Projects -->
  <h2>ğŸ‘¨â€ğŸ’» Projects</h2>
  <ul>
    <li>
      <b>SPI Protocol Implementation</b> â€” Verilog, Synopsys VCS<br/>
      <a href="https://github.com/yourusername/spi-protocol-verilog" target="_blank" rel="noopener noreferrer">GitHub Repo</a><br/>
      Simulated SPI master-slave communication with testbenches. Verified phase, polarity, and data transmission.
    </li>
    <li>
      <b>2:1 Multiplexer CMOS Design</b> â€” LTspice<br/>
      <a href="https://github.com/yourusername/ltspice-mux" target="_blank" rel="noopener noreferrer">GitHub Repo</a><br/>
      Developed and simulated a low-power multiplexer using logic gate optimization.
    </li>
  </ul>

  <!-- ğŸ’¡ Why Hire Me? -->
  <h2>ğŸ’¡ Why Should You Hire Me?</h2>
  <ul>
    <li>Strong foundation in digital electronics, Verilog, and embedded systems.</li>
    <li>Hands-on experience with simulation tools like Synopsys VCS and LTspice.</li>
    <li>Quick learner with a passion for hardware design and verification.</li>
    <li>Effective communicator and team collaborator with web and tech skills.</li>
  </ul>

  <!-- ğŸ“« Reach Out -->
  <h2>ğŸ“« Reach Out</h2>
  <p>
    ğŸ“§ <a href="mailto:hemanthsuryadevara@gmail.com" target="_blank" rel="noopener noreferrer">hemanthsuryadevara@gmail.com</a><br/>
    ğŸ”— <a href="https://linkedin.com/in/hemanth-prasad-chowdary-suryadevara-965130174/" target="_blank" rel="noopener noreferrer">LinkedIn</a><br/>
    ğŸ’» <a href="https://github.com/yourusername" target="_blank" rel="noopener noreferrer">GitHub</a>
  </p>

</body>
</html>
