
---------- Begin Simulation Statistics ----------
final_tick                               102742796095001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 779341                       # Simulator instruction rate (inst/s)
host_mem_usage                                1631092                       # Number of bytes of host memory used
host_op_rate                                   975029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8829.76                       # Real time elapsed on the host
host_tick_rate                              190447441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6881394476                       # Number of instructions simulated
sim_ops                                    8609274908                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.681606                       # Number of seconds simulated
sim_ticks                                1681605859001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       126976                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           31                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           31                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4043                      
system.ruby.DMA_Controller.I.allocI_store |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1984                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        5003    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         5003                      
system.ruby.DMA_Controller.M.allocTBE    |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1984                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1984                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      105207    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       105207                      
system.ruby.DMA_Controller.S.SloadSEvent |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           53                      
system.ruby.DMA_Controller.S.allocTBE    |        3016    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3016                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4043                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |      128681    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total       128681                      
system.ruby.DMA_Controller.SloadSEvent   |          53    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           53                      
system.ruby.DMA_Controller.Stallmandatory_in |      233888    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       233888                      
system.ruby.DMA_Controller.allocI_load   |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4043                      
system.ruby.DMA_Controller.allocI_store  |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1984                      
system.ruby.DMA_Controller.allocTBE      |        5000    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         5000                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        5003    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         5003                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4043                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1984    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1984                      
system.ruby.Directory_Controller.I.deallocTBE |     2942548     26.27%     26.27% |     2751630     24.57%     50.84% |     2785783     24.87%     75.71% |     2720779     24.29%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     11200740                      
system.ruby.Directory_Controller.I_GetML1C1_0.Progress |      934982     26.54%     26.54% |      858722     24.37%     50.91% |      859700     24.40%     75.31% |      869736     24.69%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Progress::total      3523140                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |        2240     31.25%     31.25% |         928     12.95%     44.20% |        4000     55.80%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total         7168                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress |     2008562     26.15%     26.15% |     1893875     24.65%     50.80% |     1927129     25.09%     75.89% |     1852047     24.11%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Progress::total      7681613                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |      575853     11.65%     11.65% |      436207      8.83%     20.48% |     3606671     72.98%     93.46% |      323086      6.54%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total      4941817                      
system.ruby.Directory_Controller.M.allocTBE |        6359     13.38%     13.38% |       20947     44.08%     57.46% |       13537     28.49%     85.95% |        6678     14.05%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        47521                      
system.ruby.Directory_Controller.M.deallocTBE |     1171871     26.41%     26.41% |     1091923     24.60%     51.01% |     1083138     24.41%     75.41% |     1091091     24.59%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      4438023                      
system.ruby.Directory_Controller.M_GetM.Progress |        1524      9.71%      9.71% |        8972     57.15%     66.86% |        1716     10.93%     77.79% |        3487     22.21%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        15699                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |         128      1.93%      1.93% |        5726     86.47%     88.40% |          32      0.48%     88.89% |         736     11.11%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total         6622                      
system.ruby.Directory_Controller.M_GetS.Progress |        4835     15.19%     15.19% |       11975     37.63%     52.83% |       11821     37.15%     89.97% |        3191     10.03%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        31822                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |       31745     26.20%     26.20% |       31026     25.61%     51.80% |       11135      9.19%     60.99% |       47265     39.01%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total       121171                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress |        4835     15.19%     15.19% |       11975     37.63%     52.83% |       11821     37.15%     89.97% |        3191     10.03%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Progress::total        31822                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |       33863     16.87%     16.87% |       68715     34.24%     51.11% |       32911     16.40%     67.51% |       65204     32.49%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total       200693                      
system.ruby.Directory_Controller.M_PutML1C1_0.Progress |     1165200     26.55%     26.55% |     1070668     24.39%     50.94% |     1069281     24.36%     75.30% |     1084103     24.70%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Progress::total      4389252                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |         256     30.77%     30.77% |           0      0.00%     30.77% |         576     69.23%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total          832                      
system.ruby.Directory_Controller.Progress |     5145021     26.02%     26.02% |     4841276     24.49%     50.51% |     5015196     25.37%     75.88% |     4769091     24.12%    100.00%
system.ruby.Directory_Controller.Progress::total     19770584                      
system.ruby.Directory_Controller.S.allocTBE |      235365     26.18%     26.18% |      224228     24.94%     51.11% |      221721     24.66%     75.77% |      217868     24.23%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       899182                      
system.ruby.Directory_Controller.S.deallocTBE |     3590872     25.47%     25.47% |     3425381     24.29%     49.76% |     3760788     26.67%     76.43% |     3324105     23.57%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     14101146                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |       30686      7.46%      7.46% |      116013     28.21%     35.67% |      197668     48.07%     83.74% |       66877     16.26%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total       411244                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |        4392     14.13%     14.13% |       11968     38.51%     52.64% |       11548     37.16%     89.80% |        3169     10.20%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        31077                      
system.ruby.Directory_Controller.S_GetML1C1_0.Progress |        3561     12.94%     12.94% |       10190     37.04%     49.98% |       11308     41.10%     91.09% |        2452      8.91%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Progress::total        27511                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |        2080      3.49%      3.49% |       31646     53.14%     56.63% |       25824     43.37%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total        59550                      
system.ruby.Directory_Controller.S_GetML1C1_1.Progress |         831     23.30%     23.30% |        1778     49.86%     73.16% |         240      6.73%     79.89% |         717     20.11%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Progress::total         3566                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           0      0.00%      0.00% |        4861    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total         4861                      
system.ruby.Directory_Controller.S_GetML1C1_3.Progress |      230973     26.61%     26.61% |      212260     24.45%     51.06% |      210173     24.21%     75.27% |      214699     24.73%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_3.Progress::total       868105                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress |      789718     24.69%     24.69% |      760861     23.79%     48.49% |      912007     28.52%     77.00% |      735468     23.00%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Progress::total      3198054                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |     3054241     15.65%     15.65% |     2223845     11.39%     27.04% |    12552408     64.31%     91.36% |     1686759      8.64%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total     19517253                      
system.ruby.Directory_Controller.Stallreqto_in |     3728852     14.76%     14.76% |     2920279     11.56%     26.31% |    16428153     65.01%     91.32% |     2193927      8.68%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total     25271211                      
system.ruby.Directory_Controller.allocTBE |      241724     25.53%     25.53% |      245175     25.90%     51.43% |      235258     24.85%     76.28% |      224546     23.72%    100.00%
system.ruby.Directory_Controller.allocTBE::total       946703                      
system.ruby.Directory_Controller.deallocTBE |     7709683     25.90%     25.90% |     7280902     24.46%     50.35% |     7641257     25.67%     76.02% |     7139144     23.98%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     29770986                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2543147115                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2543147115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2543147115                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2546087456                      
system.ruby.IFETCH.latency_hist_seqr     |  2546087456    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2546087456                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2940341                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2940341    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2940341                      
system.ruby.L1Cache_Controller.I.allocI_load |     2691688     24.68%     24.68% |     2492164     22.85%     47.53% |     2337044     21.43%     68.95% |     3386550     31.05%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     10907446                      
system.ruby.L1Cache_Controller.I.allocI_store |      831159     23.48%     23.48% |      678701     19.17%     42.65% |      661971     18.70%     61.34% |     1368538     38.66%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      3540369                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     3521825     24.38%     24.38% |     3169854     21.95%     46.33% |     2997991     20.76%     67.09% |     4754078     32.91%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     14443748                      
system.ruby.L1Cache_Controller.I_store.Progress |        3927     63.46%     63.46% |         742     11.99%     75.45% |         726     11.73%     87.18% |         793     12.82%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         6188                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         476     17.02%     17.02% |         848     30.33%     47.35% |         584     20.89%     68.24% |         888     31.76%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total         2796                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    68105600     22.07%     22.07% |    62263122     20.17%     42.24% |    65015607     21.07%     63.31% |   113242784     36.69%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    308627113                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    62937881     23.12%     23.12% |    54631104     20.07%     43.18% |    58504788     21.49%     64.67% |    96177606     35.33%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    272251379                      
system.ruby.L1Cache_Controller.M.allocTBE |     1098791     25.04%     25.04% |      845195     19.26%     44.31% |      836117     19.06%     63.37% |     1607165     36.63%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      4387268                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1117039     25.18%     25.18% |      855373     19.28%     44.46% |      846572     19.08%     63.55% |     1617053     36.45%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      4436037                      
system.ruby.L1Cache_Controller.M_evict.Progress |     1098791     25.04%     25.04% |      845195     19.26%     44.31% |      836117     19.06%     63.37% |     1607165     36.63%    100.00%
system.ruby.L1Cache_Controller.M_evict.Progress::total      4387268                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |   177490221     24.97%     24.97% |   137095182     19.29%     44.26% |   135634142     19.08%     63.35% |   260494494     36.65%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total    710714039                      
system.ruby.L1Cache_Controller.MloadMEvent |    68105600     22.07%     22.07% |    62263122     20.17%     42.24% |    65015607     21.07%     63.31% |   113242784     36.69%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    308627113                      
system.ruby.L1Cache_Controller.MstoreMEvent |    62937881     23.12%     23.12% |    54631104     20.07%     43.18% |    58504788     21.49%     64.67% |    96177606     35.33%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    272251379                      
system.ruby.L1Cache_Controller.Progress  |     3817805     24.91%     24.91% |     3337105     21.78%     46.69% |     3173311     20.71%     67.40% |     4995607     32.60%    100.00%
system.ruby.L1Cache_Controller.Progress::total     15323828                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   622982078     22.71%     22.71% |   588983025     21.47%     44.17% |   593788099     21.64%     65.81% |   937944515     34.19%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2743697717                      
system.ruby.L1Cache_Controller.S.allocTBE |     2697368     24.76%     24.76% |     2485015     22.81%     47.57% |     2330121     21.39%     68.96% |     3381295     31.04%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     10893799                      
system.ruby.L1Cache_Controller.S.deallocTBE |       13900     43.68%     43.68% |        6001     18.86%     62.54% |        6153     19.34%     81.87% |        5768     18.13%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        31822                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     2691688     24.68%     24.68% |     2492164     22.85%     47.53% |     2337044     21.43%     68.95% |     3386550     31.05%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     10907446                      
system.ruby.L1Cache_Controller.S_evict.Progress |     2411488     24.12%     24.12% |     2308343     23.09%     47.21% |     2145520     21.46%     68.67% |     3132780     31.33%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total      9998131                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |   197796837     24.07%     24.07% |   190315153     23.16%     47.22% |   175609527     21.37%     68.59% |   258195862     31.41%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total    821917379                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            2                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |         159     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |         159     50.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          318                      
system.ruby.L1Cache_Controller.S_store.Progress |      303598     32.57%     32.57% |      182825     19.61%     52.18% |      190948     20.48%     72.66% |      254868     27.34%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       932239                      
system.ruby.L1Cache_Controller.SloadSEvent |   622982078     22.71%     22.71% |   588983025     21.47%     44.17% |   593788099     21.64%     65.81% |   937944515     34.19%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2743697717                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         476     17.02%     17.02% |         848     30.33%     47.35% |         584     20.89%     68.24% |         888     31.76%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         2796                      
system.ruby.L1Cache_Controller.Stallmandatory_in |   375287217     24.49%     24.49% |   327410335     21.36%     45.85% |   311243669     20.31%     66.16% |   518690515     33.84%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total   1532631736                      
system.ruby.L1Cache_Controller.allocI_load |     2691688     24.68%     24.68% |     2492164     22.85%     47.53% |     2337044     21.43%     68.95% |     3386550     31.05%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     10907446                      
system.ruby.L1Cache_Controller.allocI_store |      831159     23.48%     23.48% |      678701     19.17%     42.65% |      661971     18.70%     61.34% |     1368538     38.66%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      3540369                      
system.ruby.L1Cache_Controller.allocTBE  |     3796159     24.84%     24.84% |     3330210     21.79%     46.64% |     3166238     20.72%     67.36% |     4988460     32.64%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     15281067                      
system.ruby.L1Cache_Controller.deallocTBE |       13900     43.68%     43.68% |        6001     18.86%     62.54% |        6153     19.34%     81.87% |        5768     18.13%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        31822                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     3521825     24.38%     24.38% |     3169854     21.95%     46.33% |     2997991     20.76%     67.09% |     4754078     32.91%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     14443748                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     2691688     24.68%     24.68% |     2492164     22.85%     47.53% |     2337044     21.43%     68.95% |     3386550     31.05%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     10907446                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1117039     25.18%     25.18% |      855373     19.28%     44.46% |      846572     19.08%     63.55% |     1617053     36.45%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      4436037                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    509177715                      
system.ruby.LD.hit_latency_hist_seqr     |   509177715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    509177715                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    517144820                      
system.ruby.LD.latency_hist_seqr         |   517144820    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     517144820                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      7967105                      
system.ruby.LD.miss_latency_hist_seqr    |     7967105    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      7967105                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       154647                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      154647    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       154647                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       219219                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      219219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       219219                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        64572                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       64572    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        64572                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       219219                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      219219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       219219                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       219219                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      219219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       219219                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     52432352                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    52432352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     52432352                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     53378654                      
system.ruby.RMW_Read.latency_hist_seqr   |    53378654    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     53378654                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       946302                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      946302    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       946302                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    219445161                      
system.ruby.ST.hit_latency_hist_seqr     |   219445161    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    219445161                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    222870324                      
system.ruby.ST.latency_hist_seqr         |   222870324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     222870324                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3425163                      
system.ruby.ST.miss_latency_hist_seqr    |     3425163    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3425163                      
system.ruby.dir_cntrl0.fully_busy_cycles       116539                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.006674                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.998431                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002330                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5494.338251                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001528                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   500.003715                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.007082                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.069410                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 11560.401151                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002698                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999980                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fully_busy_cycles        91268                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.006321                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.994809                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002193                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5134.256379                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001433                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   500.002961                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.006670                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.074180                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 10420.759706                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002520                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999958                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fully_busy_cycles       513394                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.006638                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  3000.009690                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002433                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5160.563490                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001487                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   500.012238                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.006999                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.114991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 11215.757226                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.002601                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999911                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fully_busy_cycles        68569                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.006180                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.990925                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002144                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4935.144108                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001416                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   500.001580                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.006562                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.133122                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 11188.707578                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002494                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999980                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        59608                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  4863.211795                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001351                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 799877.227355                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   324.617607                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 11358.090538                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time    23.996420                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3324576209                      
system.ruby.hit_latency_hist_seqr        |  3324576209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3324576209                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles      95581087                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    22.497014                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6388.630292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.254663                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2717.944806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002178                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.918949                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16470.599697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   843.186114                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles      83433092                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    21.693045                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6699.930027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.236587                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2426.652530                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001934                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.066570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000997                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16938.107020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   602.452631                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles      79305467                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    17.220355                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6473.188696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.238692                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2358.113696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001834                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.082840                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000949                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16074.004675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   593.159830                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles     132047060                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    24.384423                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6566.577684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.382976                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3511.278341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002899                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.101473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001490                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16512.343767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   586.944626                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3339919692                      
system.ruby.latency_hist_seqr            |  3339919692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3339919692                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     15343483                      
system.ruby.miss_latency_hist_seqr       |    15343483    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     15343483                      
system.ruby.network.average_flit_latency    16.417817                      
system.ruby.network.average_flit_network_latency    12.136009                      
system.ruby.network.average_flit_queueing_latency     4.281808                      
system.ruby.network.average_flit_vnet_latency |   15.010136                       |    5.004742                       |    9.640466                      
system.ruby.network.average_flit_vqueue_latency |    5.973876                       |    6.000024                       |    1.001181                      
system.ruby.network.average_hops             0.998771                      
system.ruby.network.average_packet_latency    15.134049                      
system.ruby.network.average_packet_network_latency    11.637316                      
system.ruby.network.average_packet_queueing_latency     3.496733                      
system.ruby.network.average_packet_vnet_latency |   24.925464                       |    5.004742                       |    7.954229                      
system.ruby.network.average_packet_vqueue_latency |    5.951674                       |    6.000024                       |    1.000789                      
system.ruby.network.avg_link_utilization     0.123736                      
system.ruby.network.avg_vc_load          |    0.051282     41.44%     41.44% |    0.005927      4.79%     46.24% |    0.005728      4.63%     50.86% |    0.005725      4.63%     55.49% |    0.009684      7.83%     63.32% |    0.001081      0.87%     64.19% |    0.001076      0.87%     65.06% |    0.001076      0.87%     65.93% |    0.031300     25.30%     91.23% |    0.003823      3.09%     94.32% |    0.003513      2.84%     97.16% |    0.003520      2.84%    100.00%
system.ruby.network.avg_vc_load::total       0.123736                      
system.ruby.network.ext_in_link_utilization    138773687                      
system.ruby.network.ext_out_link_utilization    138773687                      
system.ruby.network.flit_network_latency |  1155722598                       |    72471802                       |   455964300                      
system.ruby.network.flit_queueing_latency |   459965428                       |    86884111                       |    47352768                      
system.ruby.network.flits_injected       |    76996143     55.48%     55.48% |    14480627     10.43%     65.92% |    47296917     34.08%    100.00%
system.ruby.network.flits_injected::total    138773687                      
system.ruby.network.flits_received       |    76996143     55.48%     55.48% |    14480627     10.43%     65.92% |    47296917     34.08%    100.00%
system.ruby.network.flits_received::total    138773687                      
system.ruby.network.int_link_utilization    138603186                      
system.ruby.network.packet_network_latency |   385617245                       |    72471802                       |   236558058                      
system.ruby.network.packet_queueing_latency |    92077244                       |    86884111                       |    29763384                      
system.ruby.network.packets_injected     |    15470815     25.92%     25.92% |    14480627     24.26%     50.18% |    29739909     49.82%    100.00%
system.ruby.network.packets_injected::total     59691351                      
system.ruby.network.packets_received     |    15470815     25.92%     25.92% |    14480627     24.26%     50.18% |    29739909     49.82%    100.00%
system.ruby.network.packets_received::total     59691351                      
system.ruby.network.routers0.buffer_reads     68572649                      
system.ruby.network.routers0.buffer_writes     68572649                      
system.ruby.network.routers0.crossbar_activity     68572649                      
system.ruby.network.routers0.sw_input_arbiter_activity     68653037                      
system.ruby.network.routers0.sw_output_arbiter_activity     68572649                      
system.ruby.network.routers1.buffer_reads     67140311                      
system.ruby.network.routers1.buffer_writes     67140311                      
system.ruby.network.routers1.crossbar_activity     67140311                      
system.ruby.network.routers1.sw_input_arbiter_activity     67213531                      
system.ruby.network.routers1.sw_output_arbiter_activity     67140311                      
system.ruby.network.routers2.buffer_reads     65970765                      
system.ruby.network.routers2.buffer_writes     65970765                      
system.ruby.network.routers2.crossbar_activity     65970765                      
system.ruby.network.routers2.sw_input_arbiter_activity     66046369                      
system.ruby.network.routers2.sw_output_arbiter_activity     65970765                      
system.ruby.network.routers3.buffer_reads     75693148                      
system.ruby.network.routers3.buffer_writes     75693148                      
system.ruby.network.routers3.crossbar_activity     75693148                      
system.ruby.network.routers3.sw_input_arbiter_activity     75763507                      
system.ruby.network.routers3.sw_output_arbiter_activity     75693148                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3339919695                      
system.ruby.outstanding_req_hist_seqr::mean     1.000533                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000370                      
system.ruby.outstanding_req_hist_seqr::stdev     0.023084                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3338139041     99.95%     99.95% |     1780654      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3339919695                      
system.switch_cpus0.Branches                 93722564                       # Number of branches fetched
system.switch_cpus0.committedInsts          438363485                       # Number of instructions committed
system.switch_cpus0.committedOps            814808134                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          122260107                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               398200                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           51255798                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               261104                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.352438                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          582325756                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                15538                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.647562                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3363211521                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2177889053.431633                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    467907262                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    312432895                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     83536812                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          1774                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 1774                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         1646                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1030                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            4978361                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1185322467.568367                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    811743025                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           811743025                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1550157189                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    669363430                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          121517385                       # Number of load instructions
system.switch_cpus0.num_mem_refs            172409605                       # number of memory refs
system.switch_cpus0.num_store_insts          50892220                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1563232      0.19%      0.19% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        639784392     78.51%     78.70% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          691331      0.08%     78.79% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           430560      0.05%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             61      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            128      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              66      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu             105      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             132      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc             72      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            12      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            6      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt           12      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            6      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       121516765     14.91%     93.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       50891670      6.25%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead          620      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          550      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         814879720                       # Class of executed instruction
system.switch_cpus1.Branches                 91818386                       # Number of branches fetched
system.switch_cpus1.committedInsts          414247495                       # Number of instructions committed
system.switch_cpus1.committedOps            777184327                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          116221969                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               428989                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           42897100                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               198147                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.405196                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          548210791                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                12697                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.594804                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3363211718                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2000451626.001621                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    459913112                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    300876241                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     82872578                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           680                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  680                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          632                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes           48                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            4356521                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1362760091.998379                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    773108144                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           773108144                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1459179566                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    640431669                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          115438542                       # Number of load instructions
system.switch_cpus1.num_mem_refs            158057666                       # number of memory refs
system.switch_cpus1.num_store_insts          42619124                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1051754      0.14%      0.14% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        617051127     79.40%     79.53% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          611342      0.08%     79.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           415351      0.05%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              8      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            208      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       115438502     14.85%     94.52% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       42618700      5.48%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead           40      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          424      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         777187456                       # Class of executed instruction
system.switch_cpus2.Branches                 88814633                       # Number of branches fetched
system.switch_cpus2.committedInsts          419127449                       # Number of instructions committed
system.switch_cpus2.committedOps            775263204                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          117582582                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               388333                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           47292351                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               232019                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.405462                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          553738909                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                13238                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.594538                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3363211718                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1999556721.001622                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    443707033                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    294772734                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     78834327                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses           568                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                  568                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          440                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          128                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            5112944                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      1363654996.998378                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    770752261                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           770752261                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1471709460                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    637420035                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          116834037                       # Number of load instructions
system.switch_cpus2.num_mem_refs            163792138                       # number of memory refs
system.switch_cpus2.num_store_insts          46958101                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1239260      0.16%      0.16% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        608803175     78.53%     78.69% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          794369      0.10%     78.79% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           637461      0.08%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            144      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       116833933     15.07%     93.94% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       46957805      6.06%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          104      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          296      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         775266571                       # Class of executed instruction
system.switch_cpus3.Branches                158126659                       # Number of branches fetched
system.switch_cpus3.committedInsts          675142046                       # Number of instructions committed
system.switch_cpus3.committedOps           1307505242                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          205486790                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               501908                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           82609336                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               266561                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.055667                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          861895814                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                42338                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.944333                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3363211718                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3175991083.000223                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    680610631                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    418397872                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts    117557366                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          6361                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 6361                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         9348                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         4155                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           25307009                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      187220634.999777                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1302040901                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1302040901                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2573404800                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1064339168                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          204662189                       # Number of load instructions
system.switch_cpus3.num_mem_refs            286908694                       # number of memory refs
system.switch_cpus3.num_store_insts          82246505                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      3656471      0.28%      0.28% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1015549564     77.67%     77.95% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          782734      0.06%     78.01% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           609639      0.05%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            173      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            432      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             662      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu             420      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             660      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc            520      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           384      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.06% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       204661124     15.65%     93.71% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       82245029      6.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1065      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1476      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1307510353                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions         1383                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          691                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 986725757.597685                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 77124644.189601                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          691    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     20161500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    997785500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          691                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 999591837001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 681827498500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101061376759500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          195                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           97                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 965054819.587629                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 143728453.105318                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     44659000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    998020500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           97                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 997988076501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  93610317500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101651197701000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions         1198                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          598                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 990025445.652174                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 52892051.269730                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          598    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     16110500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    995828500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          598                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1088944590501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 592035216500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101061816288000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions         1385                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          692                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 984653245.664740                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 87937589.663113                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          692    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     88044000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    998077500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          692                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 999695432501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 681380046000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101061720616500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1681605859001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1681605859001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1681605859001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1681605859001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    250915648                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         250915648                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     69190528                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       69190528                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      3920557                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            3920557                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2      1081102                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           1081102                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    149211925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            149211925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     41145508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            41145508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    190357434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           190357434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   4745959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.004281264500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        60238                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        60238                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            8863943                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            977433                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    3920557                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                   1081102                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  3920557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                 1081102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                211236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                44464                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0           264263                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1           417970                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2           254901                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3           227935                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4           210741                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5           275268                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           341893                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7           184936                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           150527                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9           131705                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10          114102                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          173709                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12          193295                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          254343                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14          275836                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15          237897                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            47753                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            58946                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            55671                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            50775                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            72393                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            96507                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            90589                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            78245                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            54776                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            45927                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           34874                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           43966                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           67159                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           77641                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           97835                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           63564                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.05                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     24.82                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 61861169928                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               18546605000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat           131410938678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    16677.22                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               35427.22                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 1472995                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 575237                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                39.71                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               55.49                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              3920557                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6             1081102                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                3391595                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                 299161                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17745                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    594                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     26                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     28                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     27                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 34793                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 35705                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 58035                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 60504                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 60646                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 60641                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 60675                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 60631                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 60624                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 60639                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 60635                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 60634                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 60611                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 60504                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 60417                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 60324                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 60262                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 60246                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    92                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples      2697705                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   112.591988                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    90.962965                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   105.009964                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127      1794083     66.50%     66.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       656520     24.34%     90.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       149670      5.55%     96.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        51408      1.91%     98.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        21595      0.80%     99.09% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        11286      0.42%     99.51% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         6161      0.23%     99.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         3465      0.13%     99.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         3517      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total      2697705                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        60238                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     61.577642                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    48.563161                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    60.846021                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-63         44737     74.27%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-127        10525     17.47%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-191         2340      3.88%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::192-255         1379      2.29%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::256-319          702      1.17%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::320-383          264      0.44%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::384-447          134      0.22%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::448-511           59      0.10%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::512-575           25      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::576-639           25      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::640-703           13      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::704-767            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::768-831            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::832-895            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::896-959            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::960-1023           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::1088-1151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        60238                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        60238                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.208755                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.177469                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.033029                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           24681     40.97%     40.97% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             633      1.05%     42.02% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           32736     54.34%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            2052      3.41%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20             129      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        60238                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             237396544                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               13519104                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               66343744                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              250915648                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            69190528                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                      141.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       39.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   149.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    41.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.41                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1681605543000                       # Total gap between requests
system.mem_ctrls2.avgGap                    336209.55                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    237396544                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     66343744                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 141172524.304257214069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 39452612.302036792040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      3920557                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2      1081102                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2 131410938678                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 40209005407667                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33518.44                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  37192610.33                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   43.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          8242594500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          4381031490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy        10934295960                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        2535573240                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    477782707320                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    243393193920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      880013811870                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       523.317522                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 628279613078                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 997173785923                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy         11019054900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          5856758985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy        15550255980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        2875588380                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    598392588060                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    141827007840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      908265669585                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       540.118045                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 363298863308                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 1262154535693                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3    235207616                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         235207616                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     69586816                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       69586816                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      3675119                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            3675119                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3      1087294                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total           1087294                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    139870835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            139870835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     41381169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            41381169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    181252004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           181252004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   4466503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.004284460500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        59695                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        59695                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            8330651                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            970323                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    3675119                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                   1087294                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  3675119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                 1087294                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                237664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                58246                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           266804                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1           260215                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2           247644                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3           230599                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4           197071                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           237430                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           219549                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7           237830                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           142274                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9           126727                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10          106587                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          160119                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12          175700                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13          244554                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14          327525                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15          256827                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            47336                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            59440                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            54077                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            50705                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            69814                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            98681                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            94336                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            73746                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8            51842                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            45323                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           33575                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           44382                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           67378                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           78811                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           93901                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           65673                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.83                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 58887264998                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat               17187275000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat           123339546248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    17131.06                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               35881.06                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 1274107                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 576456                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                37.07                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               56.02                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              3675119                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6             1087294                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                3152429                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                 268642                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  15642                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    511                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     29                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     23                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     39                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 35396                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 36277                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 57613                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 59924                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 60098                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 60094                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 60091                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 60059                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 60060                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 60062                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 60093                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 60098                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 60031                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 59974                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 59886                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 59777                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 59707                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 59702                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    84                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples      2615909                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   109.275287                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.085085                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   102.089361                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127      1777546     67.95%     67.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       624523     23.87%     91.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       130008      4.97%     96.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        42390      1.62%     98.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        18198      0.70%     99.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        10061      0.38%     99.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         5961      0.23%     99.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         3552      0.14%     99.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         3670      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total      2615909                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        59695                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     57.582980                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    46.547551                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    48.522995                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-31         15767     26.41%     26.41% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-63        28949     48.49%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-95         7573     12.69%     87.59% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-127         2921      4.89%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-159         1522      2.55%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-191         1051      1.76%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-223          768      1.29%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::224-255          476      0.80%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::256-287          290      0.49%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::288-319          167      0.28%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::320-351           87      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::352-383           46      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::384-415           32      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::416-447           18      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::448-479           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::480-511            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::512-543            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        59695                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        59695                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.237960                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.207093                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.025660                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           23584     39.51%     39.51% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             590      0.99%     40.50% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           33384     55.92%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            2009      3.37%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20             125      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        59695                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             219997120                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               15210496                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               65857280                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys              235207616                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            69586816                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                      130.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       39.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   139.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    41.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.33                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1681605589500                       # Total gap between requests
system.mem_ctrls3.avgGap                    353099.49                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    219997120                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     65857280                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 130825614.588839977980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 39163326.916049264371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      3675119                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3      1087294                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3 123339546248                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 40223957006498                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33560.69                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  36994554.38                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   41.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          8197348320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          4356986370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy        10997834820                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        2510219700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    499782185070                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    224867439360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      883456429080                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       525.364742                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 579879416307                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 1045573982694                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy         10480263360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          5570388285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy        13545593880                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        2861264700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    583189224870                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    154629898080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      903021048615                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       536.999228                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 396622217077                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 1228831181924                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0    253992128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         253992128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     74882240                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       74882240                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      3968627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3968627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0      1170035                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1170035                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    151041415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            151041415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     44530197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44530197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    195571612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           195571612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   4696292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004278424500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        61260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        61260                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8815608                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            995052                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3968627                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1170035                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3968627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1170035                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                327603                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               114767                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           325305                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           260461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           289484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           204342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           203239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           230067                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           271837                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           220752                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           147456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           122789                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          112720                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          154024                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          228242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          275289                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          318511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          276506                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            45066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            55891                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            52967                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            51736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            74653                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           101584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            96821                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            76878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            54193                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            47783                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           35940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           45709                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           68132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           86866                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           93887                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           67147                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.89                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 62904890510                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               18205120000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           131174090510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17276.70                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36026.70                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1331771                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 592700                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                36.58                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               56.17                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3968627                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1170035                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3322889                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 299164                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  18144                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    597                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     25                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 35987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 36886                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 59123                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 61489                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 61684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 61658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 61638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 61676                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 61628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 61670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 61683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 61653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 61590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 61513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 61422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 61337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 61279                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 61271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    62                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2771803                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   108.435389                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.886079                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.159530                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127      1872255     67.55%     67.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       684515     24.70%     92.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       128596      4.64%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        43873      1.58%     98.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        19090      0.69%     99.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        10253      0.37%     99.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6126      0.22%     99.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3475      0.13%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3620      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2771803                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        61260                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     59.435472                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    48.867141                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    48.094248                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         12942     21.13%     21.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63        32267     52.67%     73.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         8530     13.92%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127         2879      4.70%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159         1529      2.50%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191         1081      1.76%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223          815      1.33%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255          495      0.81%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287          298      0.49%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319          202      0.33%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351          109      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383           51      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415           26      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447           20      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        61260                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        61260                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.225808                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.194907                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.026283                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           24515     40.02%     40.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             638      1.04%     41.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           34005     55.51%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1973      3.22%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             120      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        61260                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             233025536                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               20966592                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               67536192                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              253992128                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            74882240                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      138.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       40.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   151.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.40                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1681605223000                       # Total gap between requests
system.mem_ctrls0.avgGap                    327245.73                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0    233025536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     67536192                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 138573218.422558695078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 40161724.959808103740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      3968627                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0      1170035                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0 131174090510                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 40357536061525                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     33052.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  34492588.74                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   40.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8804441100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4679663835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        11677734180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2608209540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    505001773110                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    220471996800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      885988234005                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       526.870330                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 568470555359                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1056982843642                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10986253740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5839328550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        14319177180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2900211120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    586821702060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    151570857600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      905181945690                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.284248                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 388666812323                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1236786586678                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1    239211904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         239211904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     69289152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       69289152                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      3737686                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3737686                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1      1082643                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1082643                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    142252064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            142252064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     41204157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            41204157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    183456221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           183456221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   4556601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.004288448750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        60233                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        60233                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8487771                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            977601                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3737686                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1082643                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3737686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1082643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                217813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                45915                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           273193                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           304032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           288358                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           213408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           215919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           263941                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           220889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           197034                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           154760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           117502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          130428                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          167572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          201259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          250032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          271708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          249838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            43911                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            55675                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            51645                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            52715                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            76742                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98854                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            94614                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            80662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            53581                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            46685                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           35385                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           44642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           66169                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           78420                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           94654                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           62352                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.84                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 59845259352                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17599365000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           125842878102                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17002.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35752.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1321397                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 577067                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                37.54                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               55.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3737686                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1082643                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3220239                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 281917                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  16886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    608                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     28                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 34963                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 35814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 58035                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 60481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 60611                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 60608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 60613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 60627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 60619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 60650                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 60667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 60619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 60621                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 60487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 60429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 60309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 60241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 60244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    74                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2658114                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   109.709739                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.576512                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   101.318365                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      1785661     67.18%     67.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       654168     24.61%     91.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       132916      5.00%     96.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        43972      1.65%     98.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        18773      0.71%     99.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        10062      0.38%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5715      0.22%     99.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3300      0.12%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3547      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2658114                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        60233                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     58.437318                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    48.065752                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    47.067307                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31         13445     22.32%     22.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63        31355     52.06%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         8150     13.53%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127         2923      4.85%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159         1456      2.42%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191         1039      1.72%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223          725      1.20%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255          476      0.79%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287          302      0.50%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319          172      0.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-351           97      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383           47      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-415           23      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-447           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-479            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-511            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        60233                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        60233                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.211595                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.180495                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.029727                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           24553     40.76%     40.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             594      0.99%     41.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           33012     54.81%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1942      3.22%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             126      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        60233                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             225271872                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               13940032                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               66349184                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              239211904                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            69289152                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      133.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       39.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   142.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    41.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1681605311000                       # Total gap between requests
system.mem_ctrls1.avgGap                    348856.96                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    225271872                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     66349184                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 133962349.616115391254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 39455847.305037572980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      3737686                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1      1082643                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1 125842878102                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 40236934331761                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33668.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  37165468.52                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   41.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8299600260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4411342155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        11017726860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2515455360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    482626028100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    239314611360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      880929179535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       523.861864                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 617661810959                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1007791588042                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10679340840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5676200475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        14114166360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2896149960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    132744415440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    577498699410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    159421921920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      903030894405                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       537.005083                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 409118257050                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  56152460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1216335141951                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  409                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 409                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7424                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7424                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         4478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   15666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          415                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7591                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         7072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         7212                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    29823                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               164500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102742796095001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             4659918                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4725872                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              556000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4946439                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2743000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3452000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2647000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              157996                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2806500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4904789                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
m.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         7368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    30336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               170000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101999835719501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             5032751                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             4640324                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              330500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             4774376                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             2737000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3234000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             2781500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              102496                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2950000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4625336                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
obus.respLayer0.occupancy              662705                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             9057000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             4709872                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
