$date
	Thu Nov 30 17:57:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module control_test $end
$var reg 4 " x [3:0] $end
$upscope $end
$scope module control_test $end
$var reg 4 # y [3:0] $end
$upscope $end
$scope module control_test $end
$var reg 1 $ Cout $end
$upscope $end
$scope module control_test $end
$var reg 1 % CinResult $end
$upscope $end
$scope module control_test $end
$var reg 4 & Result [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 &
0%
0$
b1110 #
b1101 "
0!
$end
#10
b1 &
b101 #
b1001 "
#20
b11 &
b1110 #
b1101 "
1!
#30
b1110 &
b101 #
b1001 "
#40
b1111 &
b1110 #
b1101 "
0!
#50
b1101 &
b101 #
b1001 "
#60
b0 &
b1110 #
b1101 "
1!
#70
b10 &
b101 #
b1001 "
#80
b11 &
b1110 #
b1101 "
0!
#90
b1100 &
b101 #
b1001 "
#100
b1100 &
b1110 #
b1101 "
1!
#110
b11 &
b101 #
b1001 "
#120
b10 &
b1110 #
b1101 "
0!
#130
b110 &
b101 #
b1001 "
#140
bz &
b1110 #
b1101 "
1!
#150
b101 #
b1001 "
#160
b1100 &
1$
1%
b1110 #
b1101 "
0!
#170
b1111 &
0$
b101 #
b1001 "
#180
b1110 &
1$
b1110 #
b1101 "
1!
#190
b11 &
0$
b101 #
b1001 "
#200
b110 &
b1110 #
b1101 "
0!
#210
b1101 &
b101 #
b1001 "
#220
1!
