# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabalho 6.srcs/sources_1/new/7_seg.vhd" \
"../../../../Trabalho 6.srcs/sources_1/new/Master.vhd" \
"../../../../Trabalho 6.srcs/sources_1/new/Mux_2.vhd" \
"../../../../Trabalho 6.srcs/sim_1/new/Test_banch.vhd" \

# Do not sort compile order
nosort
