#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x245f3f0 .scope module, "alucontrol" "alucontrol" 2 1;
 .timescale 0 0;
v0x2448640_0 .var "ALUcontrol", 2 0;
v0x2487090_0 .net "ALUop", 1 0, C4<zz>; 0 drivers
v0x2487130_0 .net "instruction", 5 0, C4<zzzzzz>; 0 drivers
E_0x245eb70 .event edge, v0x2487090_0, v0x2487130_0;
S_0x246bcd0 .scope module, "cputest" "cputest" 3 3;
 .timescale -9 -12;
v0x248fdc0_0 .var "clk", 0 0;
S_0x24871d0 .scope module, "test" "cpu" 3 7, 4 64, S_0x246bcd0;
 .timescale -9 -12;
L_0x2493420 .functor AND 1, v0x248db60_0, L_0x2493380, C4<1>, C4<1>;
v0x248e7b0_0 .net "ALU_in", 31 0, L_0x24929d0; 1 drivers
v0x248e880_0 .net "ALUop", 2 0, v0x248d9e0_0; 1 drivers
v0x248e950_0 .net "ALUresult", 31 0, L_0x2492b10; 1 drivers
v0x248e9d0_0 .net "ALUsrc", 0 0, v0x248dab0_0; 1 drivers
v0x248eaa0_0 .net "ALUzero", 0 0, L_0x2492a70; 1 drivers
v0x248eb20_0 .net "Branch", 0 0, v0x248db60_0; 1 drivers
v0x248eba0_0 .net "Jump", 1 0, v0x248dbe0_0; 1 drivers
v0x248ec70_0 .net "MemRead", 0 0, v0x248dcc0_0; 1 drivers
v0x248ed90_0 .net "MemWrite", 0 0, v0x248dd70_0; 1 drivers
v0x248ee60_0 .net "MemtoReg", 1 0, v0x248de30_0; 1 drivers
v0x248ef40_0 .net "RegDst", 1 0, v0x248dee0_0; 1 drivers
v0x248f010_0 .net "RegWrite", 0 0, v0x248df90_0; 1 drivers
RS_0x7f150bb0d2b8/0/0 .resolv tri, L_0x2490720, L_0x24908f0, L_0x2490ad0, L_0x2490c60;
RS_0x7f150bb0d2b8/0/4 .resolv tri, L_0x2490e80, L_0x2491130, L_0x2491270, L_0x2491480;
RS_0x7f150bb0d2b8/0/8 .resolv tri, L_0x2491720, L_0x2491950, L_0x24918b0, L_0x2491a90;
RS_0x7f150bb0d2b8/0/12 .resolv tri, L_0x2491c30, L_0x2491de0, L_0x24920c0, L_0x2492290;
RS_0x7f150bb0d2b8/0/16 .resolv tri, L_0x2492470, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f150bb0d2b8/1/0 .resolv tri, RS_0x7f150bb0d2b8/0/0, RS_0x7f150bb0d2b8/0/4, RS_0x7f150bb0d2b8/0/8, RS_0x7f150bb0d2b8/0/12;
RS_0x7f150bb0d2b8/1/4 .resolv tri, RS_0x7f150bb0d2b8/0/16, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f150bb0d2b8 .resolv tri, RS_0x7f150bb0d2b8/1/0, RS_0x7f150bb0d2b8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x248f150_0 .net8 "SEinst", 31 0, RS_0x7f150bb0d2b8; 17 drivers
v0x248f1d0_0 .net *"_s15", 0 0, L_0x2493380; 1 drivers
v0x248f2d0_0 .net *"_s19", 3 0, L_0x2493520; 1 drivers
v0x248f350_0 .net *"_s21", 25 0, L_0x24936d0; 1 drivers
v0x248f250_0 .net *"_s22", 1 0, C4<00>; 1 drivers
v0x248f460_0 .net "addALUres", 31 0, L_0x2493160; 1 drivers
v0x248f580_0 .net "branch_out", 31 0, L_0x2493250; 1 drivers
v0x248f650_0 .net "clk", 0 0, v0x248fdc0_0; 1 drivers
v0x248f4e0_0 .net "datamem_readData", 31 0, v0x2489660_0; 1 drivers
v0x248f7d0_0 .net "inst", 31 0, L_0x248eee0; 1 drivers
v0x248f6d0_0 .net "pc4_out", 31 0, L_0x2492e90; 1 drivers
v0x248f9a0_0 .net "pc_in", 31 0, v0x24877c0_0; 1 drivers
v0x248f850_0 .net "pc_out", 31 0, v0x248e6e0_0; 1 drivers
v0x248faf0_0 .net "reg_readData1", 31 0, L_0x2490310; 1 drivers
v0x248fa20_0 .net "reg_readData2", 31 0, L_0x24904a0; 1 drivers
v0x248fc50_0 .net "writeData", 31 0, v0x2488740_0; 1 drivers
v0x248fb70_0 .net "writeRegister", 4 0, v0x248d740_0; 1 drivers
L_0x2490000 .part L_0x248eee0, 26, 6;
L_0x24900a0 .part L_0x248eee0, 16, 5;
L_0x24901d0 .part L_0x248eee0, 11, 5;
L_0x2490590 .part L_0x248eee0, 21, 5;
L_0x2490630 .part L_0x248eee0, 16, 5;
L_0x2492820 .part L_0x248eee0, 0, 16;
L_0x2493380 .reduce/nor L_0x2492a70;
L_0x2493520 .part L_0x2492e90, 28, 4;
L_0x24936d0 .part L_0x248eee0, 0, 26;
L_0x2493770 .concat [ 2 26 4 0], C4<00>, L_0x24936d0, L_0x2493520;
S_0x248e4f0 .scope module, "cpuPC" "pc" 4 100, 5 1, S_0x24871d0;
 .timescale 0 0;
v0x248e5e0_0 .alias "clk", 0 0, v0x248f650_0;
v0x248e660_0 .alias "pc_in", 31 0, v0x248f9a0_0;
v0x248e6e0_0 .var "pc_out", 31 0;
S_0x248e1a0 .scope module, "cpuIM" "instMem" 4 104, 6 1, S_0x24871d0;
 .timescale 0 0;
L_0x248eee0 .functor BUFZ 32, L_0x248fed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x248e290_0 .net *"_s0", 31 0, L_0x248fed0; 1 drivers
v0x248e310_0 .alias "instruction", 31 0, v0x248f7d0_0;
v0x248e390 .array "instructionMem", 0 1000, 31 0;
v0x248e410_0 .alias "read_address", 31 0, v0x248f850_0;
L_0x248fed0 .array/port v0x248e390, v0x248e6e0_0;
S_0x248d8a0 .scope module, "cpuControl" "control" 4 107, 7 1, S_0x24871d0;
 .timescale 0 0;
v0x248d9e0_0 .var "ALUOp", 2 0;
v0x248dab0_0 .var "ALUSrc", 0 0;
v0x248db60_0 .var "Branch", 0 0;
v0x248dbe0_0 .var "Jump", 1 0;
v0x248dcc0_0 .var "MemRead", 0 0;
v0x248dd70_0 .var "MemWrite", 0 0;
v0x248de30_0 .var "MemtoReg", 1 0;
v0x248dee0_0 .var "RegDst", 1 0;
v0x248df90_0 .var "RegWrite", 0 0;
v0x248e040_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x248e120_0 .net "instruction", 5 0, L_0x2490000; 1 drivers
E_0x248d990 .event edge, v0x248e120_0;
S_0x248d2e0 .scope module, "mux5_inst_reg" "mux3" 4 118, 4 23, S_0x24871d0;
 .timescale -9 -12;
P_0x248cf08 .param/l "W" 4 23, +C4<0101>;
v0x248d540_0 .net "in0", 4 0, L_0x24900a0; 1 drivers
v0x248d600_0 .net "in1", 4 0, L_0x24901d0; 1 drivers
v0x248d6a0_0 .net "in2", 4 0, C4<11111>; 1 drivers
v0x248d740_0 .var "out", 4 0;
v0x248d820_0 .alias "sel", 1 0, v0x248ef40_0;
E_0x248cd80 .event edge, v0x248d6a0_0, v0x248d600_0, v0x248d540_0, v0x248d820_0;
S_0x248d450 .scope begin, "MUX" "MUX" 4 32, 4 32, S_0x248d2e0;
 .timescale -9 -12;
S_0x248c910 .scope module, "cpuRegister" "register" 4 124, 8 1, S_0x24871d0;
 .timescale 0 0;
P_0x248ca08 .param/l "n" 8 3, +C4<0100000>;
P_0x248ca30 .param/l "naddr" 8 3, +C4<0101>;
L_0x2490310 .functor BUFZ 32, L_0x2490270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24904a0 .functor BUFZ 32, L_0x2490400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x248cb40_0 .net *"_s0", 31 0, L_0x2490270; 1 drivers
v0x248cbe0_0 .net *"_s4", 31 0, L_0x2490400; 1 drivers
v0x248cc80_0 .alias "clk", 0 0, v0x248f650_0;
v0x248cd00_0 .alias "ra", 31 0, v0x248faf0_0;
v0x248ce00_0 .net "ra_addr", 4 0, L_0x2490590; 1 drivers
v0x248ce80_0 .alias "rb", 31 0, v0x248fa20_0;
v0x248cf90_0 .net "rb_addr", 4 0, L_0x2490630; 1 drivers
v0x248d010 .array "registers", 0 1000, 31 0;
v0x248d0e0_0 .alias "wd", 31 0, v0x248fc50_0;
v0x248d160_0 .alias "wd_addr", 4 0, v0x248fb70_0;
v0x248d240_0 .alias "wrEn", 0 0, v0x248f010_0;
L_0x2490270 .array/port v0x248d010, L_0x2490590;
L_0x2490400 .array/port v0x248d010, L_0x2490630;
S_0x248a150 .scope module, "cpuSE" "signExtend" 4 133, 9 1, S_0x24871d0;
 .timescale 0 0;
L_0x24910d0 .functor BUFZ 16, L_0x2492820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x248c6e0_0 .net *"_s51", 15 0, L_0x24910d0; 1 drivers
v0x248c7a0_0 .net "seIn", 15 0, L_0x2492820; 1 drivers
v0x248c840_0 .alias "seOut", 31 0, v0x248f150_0;
L_0x2490720 .part/pv L_0x2490850, 16, 1, 32;
L_0x2490850 .part L_0x2492820, 15, 1;
L_0x24908f0 .part/pv L_0x2490990, 17, 1, 32;
L_0x2490990 .part L_0x2492820, 15, 1;
L_0x2490ad0 .part/pv L_0x2490b70, 18, 1, 32;
L_0x2490b70 .part L_0x2492820, 15, 1;
L_0x2490c60 .part/pv L_0x2490d00, 19, 1, 32;
L_0x2490d00 .part L_0x2492820, 15, 1;
L_0x2490e80 .part/pv L_0x2491030, 20, 1, 32;
L_0x2491030 .part L_0x2492820, 15, 1;
L_0x2491130 .part/pv L_0x24911d0, 21, 1, 32;
L_0x24911d0 .part L_0x2492820, 15, 1;
L_0x2491270 .part/pv L_0x2491310, 22, 1, 32;
L_0x2491310 .part L_0x2492820, 15, 1;
L_0x2491480 .part/pv L_0x2491520, 23, 1, 32;
L_0x2491520 .part L_0x2492820, 15, 1;
L_0x2491720 .part/pv L_0x24917c0, 24, 1, 32;
L_0x24917c0 .part L_0x2492820, 15, 1;
L_0x2491950 .part/pv L_0x24919f0, 25, 1, 32;
L_0x24919f0 .part L_0x2492820, 15, 1;
L_0x24918b0 .part/pv L_0x2491b40, 26, 1, 32;
L_0x2491b40 .part L_0x2492820, 15, 1;
L_0x2491a90 .part/pv L_0x2491cf0, 27, 1, 32;
L_0x2491cf0 .part L_0x2492820, 15, 1;
L_0x2491c30 .part/pv L_0x2490f20, 28, 1, 32;
L_0x2490f20 .part L_0x2492820, 15, 1;
L_0x2491de0 .part/pv L_0x24921a0, 29, 1, 32;
L_0x24921a0 .part L_0x2492820, 15, 1;
L_0x24920c0 .part/pv L_0x2492380, 30, 1, 32;
L_0x2492380 .part L_0x2492820, 15, 1;
L_0x2492290 .part/pv L_0x2492570, 31, 1, 32;
L_0x2492570 .part L_0x2492820, 15, 1;
L_0x2492470 .part/pv L_0x24910d0, 0, 16, 32;
S_0x248c490 .scope generate, "gen1[16]" "gen1[16]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248c588 .param/l "i" 9 10, +C4<010000>;
v0x248c640_0 .net *"_s0", 0 0, L_0x2490850; 1 drivers
S_0x248c240 .scope generate, "gen1[17]" "gen1[17]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248c338 .param/l "i" 9 10, +C4<010001>;
v0x248c3f0_0 .net *"_s0", 0 0, L_0x2490990; 1 drivers
S_0x248bff0 .scope generate, "gen1[18]" "gen1[18]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248c0e8 .param/l "i" 9 10, +C4<010010>;
v0x248c1a0_0 .net *"_s0", 0 0, L_0x2490b70; 1 drivers
S_0x248bda0 .scope generate, "gen1[19]" "gen1[19]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248be98 .param/l "i" 9 10, +C4<010011>;
v0x248bf50_0 .net *"_s0", 0 0, L_0x2490d00; 1 drivers
S_0x248bb50 .scope generate, "gen1[20]" "gen1[20]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248bc48 .param/l "i" 9 10, +C4<010100>;
v0x248bd00_0 .net *"_s0", 0 0, L_0x2491030; 1 drivers
S_0x248b900 .scope generate, "gen1[21]" "gen1[21]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248b9f8 .param/l "i" 9 10, +C4<010101>;
v0x248bab0_0 .net *"_s0", 0 0, L_0x24911d0; 1 drivers
S_0x248b6b0 .scope generate, "gen1[22]" "gen1[22]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248b7a8 .param/l "i" 9 10, +C4<010110>;
v0x248b860_0 .net *"_s0", 0 0, L_0x2491310; 1 drivers
S_0x248b460 .scope generate, "gen1[23]" "gen1[23]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248b558 .param/l "i" 9 10, +C4<010111>;
v0x248b610_0 .net *"_s0", 0 0, L_0x2491520; 1 drivers
S_0x248b210 .scope generate, "gen1[24]" "gen1[24]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248b308 .param/l "i" 9 10, +C4<011000>;
v0x248b3c0_0 .net *"_s0", 0 0, L_0x24917c0; 1 drivers
S_0x248afc0 .scope generate, "gen1[25]" "gen1[25]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248b0b8 .param/l "i" 9 10, +C4<011001>;
v0x248b170_0 .net *"_s0", 0 0, L_0x24919f0; 1 drivers
S_0x248ad70 .scope generate, "gen1[26]" "gen1[26]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248ae68 .param/l "i" 9 10, +C4<011010>;
v0x248af20_0 .net *"_s0", 0 0, L_0x2491b40; 1 drivers
S_0x248ab20 .scope generate, "gen1[27]" "gen1[27]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248ac18 .param/l "i" 9 10, +C4<011011>;
v0x248acd0_0 .net *"_s0", 0 0, L_0x2491cf0; 1 drivers
S_0x248a8d0 .scope generate, "gen1[28]" "gen1[28]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248a9c8 .param/l "i" 9 10, +C4<011100>;
v0x248aa80_0 .net *"_s0", 0 0, L_0x2490f20; 1 drivers
S_0x248a680 .scope generate, "gen1[29]" "gen1[29]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248a778 .param/l "i" 9 10, +C4<011101>;
v0x248a830_0 .net *"_s0", 0 0, L_0x24921a0; 1 drivers
S_0x248a430 .scope generate, "gen1[30]" "gen1[30]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248a528 .param/l "i" 9 10, +C4<011110>;
v0x248a5e0_0 .net *"_s0", 0 0, L_0x2492380; 1 drivers
S_0x248a240 .scope generate, "gen1[31]" "gen1[31]" 9 10, 9 10, S_0x248a150;
 .timescale 0 0;
P_0x248a338 .param/l "i" 9 10, +C4<011111>;
v0x248a3b0_0 .net *"_s0", 0 0, L_0x2492570; 1 drivers
S_0x2489d10 .scope module, "mux_reg_alu" "mux2" 4 136, 4 13, S_0x24871d0;
 .timescale -9 -12;
P_0x2489e08 .param/l "W" 4 13, +C4<0100000>;
v0x2489ea0_0 .alias "in0", 31 0, v0x248fa20_0;
v0x2489f40_0 .alias "in1", 31 0, v0x248f150_0;
v0x2489ff0_0 .alias "out", 31 0, v0x248e7b0_0;
v0x248a0a0_0 .alias "sel", 0 0, v0x248e9d0_0;
L_0x24929d0 .functor MUXZ 32, L_0x24904a0, RS_0x7f150bb0d2b8, v0x248dab0_0, C4<>;
S_0x24897d0 .scope module, "cpuALU" "alu" 4 141, 10 1, S_0x24871d0;
 .timescale 0 0;
L_0x2492b10 .functor BUFZ 32, v0x2489ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2489930_0 .alias "a", 31 0, v0x248faf0_0;
v0x2489a00_0 .alias "aluRes", 31 0, v0x248e950_0;
v0x2489ad0_0 .var "aluRes_reg", 31 0;
v0x2489b50_0 .alias "alucontrol", 2 0, v0x248e880_0;
v0x2489bd0_0 .alias "b", 31 0, v0x248e7b0_0;
v0x2489c70_0 .alias "zero", 0 0, v0x248eaa0_0;
E_0x24898c0 .event edge, v0x2489b50_0, v0x2487720_0, v0x2489bd0_0;
L_0x2492a70 .reduce/nor v0x2489ad0_0;
S_0x2488d60 .scope module, "cpu_dm" "datamemory" 4 147, 11 8, S_0x24871d0;
 .timescale 0 0;
P_0x2488e58 .param/l "addresswidth" 11 10, +C4<0100000>;
P_0x2488e80 .param/l "depth" 11 12, +C4<01010>;
P_0x2488ea8 .param/l "width" 11 13, +C4<0100000>;
v0x24890e0_0 .alias "MemRead", 0 0, v0x248ec70_0;
v0x24891a0_0 .alias "MemWrite", 0 0, v0x248ed90_0;
v0x2489240_0 .alias "address", 31 0, v0x248e950_0;
v0x24892f0_0 .alias "clk", 0 0, v0x248f650_0;
v0x24893a0 .array "memory", 0 9, 31 0;
v0x24895a0_0 .alias "readData", 31 0, v0x248f4e0_0;
v0x2489660_0 .var "readData_reg", 31 0;
v0x24896e0_0 .alias "writeData", 31 0, v0x248fa20_0;
v0x24893a0_0 .array/port v0x24893a0, 0;
v0x24893a0_1 .array/port v0x24893a0, 1;
E_0x2488bd0/0 .event edge, v0x24890e0_0, v0x2488510_0, v0x24893a0_0, v0x24893a0_1;
v0x24893a0_2 .array/port v0x24893a0, 2;
v0x24893a0_3 .array/port v0x24893a0, 3;
v0x24893a0_4 .array/port v0x24893a0, 4;
v0x24893a0_5 .array/port v0x24893a0, 5;
E_0x2488bd0/1 .event edge, v0x24893a0_2, v0x24893a0_3, v0x24893a0_4, v0x24893a0_5;
v0x24893a0_6 .array/port v0x24893a0, 6;
v0x24893a0_7 .array/port v0x24893a0, 7;
v0x24893a0_8 .array/port v0x24893a0, 8;
v0x24893a0_9 .array/port v0x24893a0, 9;
E_0x2488bd0/2 .event edge, v0x24893a0_6, v0x24893a0_7, v0x24893a0_8, v0x24893a0_9;
E_0x2488bd0 .event/or E_0x2488bd0/0, E_0x2488bd0/1, E_0x2488bd0/2;
E_0x2489090 .event posedge, v0x24892f0_0;
S_0x2488860 .scope module, "cpu_add_pc" "add_pc" 4 154, 4 43, S_0x24871d0;
 .timescale -9 -12;
v0x2488950_0 .net *"_s0", 32 0, L_0x2492c60; 1 drivers
v0x2488a10_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x2488ab0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x2488b50_0 .net *"_s6", 32 0, L_0x2492d50; 1 drivers
v0x2488c00_0 .alias "in", 31 0, v0x248f850_0;
v0x2488ca0_0 .alias "out", 31 0, v0x248f6d0_0;
L_0x2492c60 .concat [ 32 1 0 0], v0x248e6e0_0, C4<0>;
L_0x2492d50 .arith/sum 33, L_0x2492c60, C4<000000000000000000000000000000100>;
L_0x2492e90 .part L_0x2492d50, 0, 32;
S_0x2488250 .scope module, "mux_datamem" "mux3" 4 157, 4 23, S_0x24871d0;
 .timescale -9 -12;
P_0x2488348 .param/l "W" 4 23, +C4<0100000>;
v0x2488510_0 .alias "in0", 31 0, v0x248e950_0;
v0x24885d0_0 .alias "in1", 31 0, v0x248f4e0_0;
v0x2488670_0 .alias "in2", 31 0, v0x248f6d0_0;
v0x2488740_0 .var "out", 31 0;
v0x24887c0_0 .alias "sel", 1 0, v0x248ee60_0;
E_0x24883c0 .event edge, v0x2487ad0_0, v0x24885d0_0, v0x2488510_0, v0x24887c0_0;
S_0x2488420 .scope begin, "MUX" "MUX" 4 32, 4 32, S_0x2488250;
 .timescale -9 -12;
S_0x2487d60 .scope module, "cpu_add_alu" "add_alu" 4 163, 4 52, S_0x24871d0;
 .timescale -9 -12;
v0x2487e50_0 .net *"_s0", 31 0, L_0x2493020; 1 drivers
v0x2487ef0_0 .net *"_s2", 29 0, L_0x2492f80; 1 drivers
v0x2487f90_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x2488030_0 .alias "in0", 31 0, v0x248f6d0_0;
v0x2488110_0 .alias "in1", 31 0, v0x248f150_0;
v0x2488190_0 .alias "out", 31 0, v0x248f460_0;
L_0x2492f80 .part RS_0x7f150bb0d2b8, 0, 30;
L_0x2493020 .concat [ 2 30 0 0], C4<00>, L_0x2492f80;
L_0x2493160 .arith/sum 32, L_0x2492e90, L_0x2493020;
S_0x2487910 .scope module, "mux_branch" "mux2" 4 167, 4 13, S_0x24871d0;
 .timescale -9 -12;
P_0x2487a08 .param/l "W" 4 13, +C4<0100000>;
v0x2487ad0_0 .alias "in0", 31 0, v0x248f6d0_0;
v0x2487b90_0 .alias "in1", 31 0, v0x248f460_0;
v0x2487c30_0 .alias "out", 31 0, v0x248f580_0;
v0x2487cb0_0 .net "sel", 0 0, L_0x2493420; 1 drivers
L_0x2493250 .functor MUXZ 32, L_0x2492e90, L_0x2493160, L_0x2493420, C4<>;
S_0x24872c0 .scope module, "mux_jump" "mux3" 4 172, 4 23, S_0x24871d0;
 .timescale -9 -12;
P_0x24873b8 .param/l "W" 4 23, +C4<0100000>;
v0x24875c0_0 .alias "in0", 31 0, v0x248f580_0;
v0x2487680_0 .net "in1", 31 0, L_0x2493770; 1 drivers
v0x2487720_0 .alias "in2", 31 0, v0x248faf0_0;
v0x24877c0_0 .var "out", 31 0;
v0x2487870_0 .alias "sel", 1 0, v0x248eba0_0;
E_0x2487430 .event edge, v0x2487720_0, v0x2487680_0, v0x24875c0_0, v0x2487870_0;
S_0x24874d0 .scope begin, "MUX" "MUX" 4 32, 4 32, S_0x24872c0;
 .timescale -9 -12;
    .scope S_0x245f3f0;
T_0 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x245f3f0;
T_1 ;
    %wait E_0x245eb70;
    %load/v 8, v0x2487090_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x2487130_0, 6;
    %cmpi/u 9, 14, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x2487090_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/v 8, v0x2487130_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.4, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v0x2487130_0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v0x2487130_0, 6;
    %cmpi/u 8, 42, 6;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 0;
T_1.9 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2448640_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x248e4f0;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x248e6e0_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x248e4f0;
T_3 ;
    %wait E_0x2489090;
    %load/v 8, v0x248e660_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x248e6e0_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x248e1a0;
T_4 ;
    %vpi_call 6 8 "$readmemh", "assembly_test.dat", v0x248e390;
    %end;
    .thread T_4;
    .scope S_0x248d8a0;
T_5 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 0;
    %end;
    .thread T_5;
    .scope S_0x248d8a0;
T_6 ;
    %wait E_0x248d990;
    %load/v 8, v0x248e120_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.9, 6;
    %jmp T_6.11;
T_6.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.1 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.2 ;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.3 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.5 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 0;
    %jmp T_6.11;
T_6.6 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 0;
    %jmp T_6.11;
T_6.7 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 0;
    %jmp T_6.11;
T_6.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.9 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dee0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248df90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dab0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dd70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248dcc0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248de30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x248db60_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x248dbe0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x248d9e0_0, 0, 8;
    %jmp T_6.11;
T_6.11 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x248d2e0;
T_7 ;
    %wait E_0x248cd80;
    %fork t_1, S_0x248d450;
    %jmp t_0;
    .scope S_0x248d450;
t_1 ;
    %load/v 8, v0x248d820_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %set/v v0x248d740_0, 0, 5;
    %jmp T_7.4;
T_7.0 ;
    %load/v 8, v0x248d540_0, 5;
    %set/v v0x248d740_0, 8, 5;
    %jmp T_7.4;
T_7.1 ;
    %load/v 8, v0x248d600_0, 5;
    %set/v v0x248d740_0, 8, 5;
    %jmp T_7.4;
T_7.2 ;
    %load/v 8, v0x248d6a0_0, 5;
    %set/v v0x248d740_0, 8, 5;
    %jmp T_7.4;
T_7.4 ;
    %end;
    .scope S_0x248d2e0;
t_0 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x248c910;
T_8 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x248d010, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x248c910;
T_9 ;
    %wait E_0x2489090;
    %load/v 8, v0x248d240_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x248d0e0_0, 32;
    %ix/getv 3, v0x248d160_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x248d010, 8, 32;
t_2 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x24897d0;
T_10 ;
    %wait E_0x24898c0;
    %load/v 8, v0x2489b50_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v0x2489930_0, 32;
    %load/v 40, v0x2489bd0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489ad0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x2489b50_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v0x2489930_0, 32;
    %load/v 40, v0x2489bd0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489ad0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x2489b50_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v0x2489930_0, 32;
    %load/v 40, v0x2489bd0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_10.6, 8;
    %movi 9, 1, 32;
    %jmp/1  T_10.8, 8;
T_10.6 ; End of true expr.
    %jmp/0  T_10.7, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_10.8;
T_10.7 ;
    %mov 9, 0, 32; Return false value
T_10.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489ad0_0, 0, 9;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0x2489b50_0, 3;
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_10.9, 4;
    %load/v 8, v0x2489930_0, 32;
    %load/v 40, v0x2489bd0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489ad0_0, 0, 8;
    %jmp T_10.10;
T_10.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489ad0_0, 0, 0;
T_10.10 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x2488d60;
T_11 ;
    %wait E_0x2489090;
    %load/v 8, v0x24891a0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x24896e0_0, 32;
    %ix/getv 3, v0x2489240_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x24893a0, 0, 8;
t_3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2488d60;
T_12 ;
    %wait E_0x2488bd0;
    %load/v 8, v0x24890e0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 3, v0x2489240_0;
    %load/av 8, v0x24893a0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2489660_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x2488250;
T_13 ;
    %wait E_0x24883c0;
    %fork t_5, S_0x2488420;
    %jmp t_4;
    .scope S_0x2488420;
t_5 ;
    %load/v 8, v0x24887c0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_13.2, 6;
    %set/v v0x2488740_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/v 8, v0x2488510_0, 32;
    %set/v v0x2488740_0, 8, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/v 8, v0x24885d0_0, 32;
    %set/v v0x2488740_0, 8, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/v 8, v0x2488670_0, 32;
    %set/v v0x2488740_0, 8, 32;
    %jmp T_13.4;
T_13.4 ;
    %end;
    .scope S_0x2488250;
t_4 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x24872c0;
T_14 ;
    %wait E_0x2487430;
    %fork t_7, S_0x24874d0;
    %jmp t_6;
    .scope S_0x24874d0;
t_7 ;
    %load/v 8, v0x2487870_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_14.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_14.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_14.2, 6;
    %set/v v0x24877c0_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/v 8, v0x24875c0_0, 32;
    %set/v v0x24877c0_0, 8, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/v 8, v0x2487680_0, 32;
    %set/v v0x24877c0_0, 8, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/v 8, v0x2487720_0, 32;
    %set/v v0x24877c0_0, 8, 32;
    %jmp T_14.4;
T_14.4 ;
    %end;
    .scope S_0x24872c0;
t_6 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x246bcd0;
T_15 ;
    %set/v v0x248fdc0_0, 1, 1;
    %end;
    .thread T_15;
    .scope S_0x246bcd0;
T_16 ;
    %delay 100000, 0;
    %load/v 8, v0x248fdc0_0, 1;
    %inv 8, 1;
    %set/v v0x248fdc0_0, 8, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x246bcd0;
T_17 ;
    %vpi_call 3 13 "$dumpfile", "cpu.vcd";
    %vpi_call 3 14 "$dumpvars";
    %delay 5000000, 0;
    %vpi_call 3 16 "$finish";
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./alucontrol.v";
    "cputest.t.v";
    "./cpu.v";
    "./pc.v";
    "./instMem.v";
    "./control.v";
    "./register.v";
    "./signExtend.v";
    "./alu.v";
    "./datamemory.v";
