{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591137951189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 02 23:45:50 2020 " "Processing started: Tue Jun 02 23:45:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591137951205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1591137951205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off DataPath -c DataPath --vector_source=C:/intelFPGA/Projeto/Fase3/Teste_IMemory.vwf --testbench_file=C:/intelFPGA/Projeto/Fase3/simulation/qsim/Teste_IMemory.vwf.vht " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off DataPath -c DataPath --vector_source=C:/intelFPGA/Projeto/Fase3/Teste_IMemory.vwf --testbench_file=C:/intelFPGA/Projeto/Fase3/simulation/qsim/Teste_IMemory.vwf.vht" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1591137951205 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataPath EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DataPath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1591137951418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "RA 3 4 " "Bus port \"RA\" specified in vector source file has width of 3, which does not match width 4 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD " "Ignoring output pin \"RD\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[15\] " "Ignoring output pin \"RD\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[14\] " "Ignoring output pin \"RD\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[13\] " "Ignoring output pin \"RD\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[12\] " "Ignoring output pin \"RD\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[11\] " "Ignoring output pin \"RD\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[10\] " "Ignoring output pin \"RD\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[9\] " "Ignoring output pin \"RD\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[8\] " "Ignoring output pin \"RD\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[7\] " "Ignoring output pin \"RD\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[6\] " "Ignoring output pin \"RD\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[5\] " "Ignoring output pin \"RD\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[4\] " "Ignoring output pin \"RD\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[3\] " "Ignoring output pin \"RD\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[2\] " "Ignoring output pin \"RD\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[1\] " "Ignoring output pin \"RD\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "RD\[0\] " "Ignoring output pin \"RD\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1591137951524 ""}
{ "Info" "ITBO_DONE_VHT_GENERATION" "C:/intelFPGA/Projeto/Fase3/simulation/qsim/Teste_IMemory.vwf.vht " "Generated VHDL Test Bench File C:/intelFPGA/Projeto/Fase3/simulation/qsim/Teste_IMemory.vwf.vht for simulation" {  } {  } 0 201002 "Generated VHDL Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1591137951540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  18 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591137951602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 02 23:45:51 2020 " "Processing ended: Tue Jun 02 23:45:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591137951602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591137951602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591137951602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1591137951602 ""}
