Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr 11 13:03:42 2019
| Host         : ece07 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file image_top_timing_summary_routed.rpt -pb image_top_timing_summary_routed.pb -rpx image_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk_div/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 747 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.458        0.000                      0                  175        0.121        0.000                      0                  175        3.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.458        0.000                      0                  175        0.121        0.000                      0                  175        3.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.805ns (16.020%)  route 4.220ns (83.980%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.625    10.365    vga_control/vcounter
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    12.823    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.805ns (16.020%)  route 4.220ns (83.980%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.625    10.365    vga_control/vcounter
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[7]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    12.823    vga_control/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.805ns (16.020%)  route 4.220ns (83.980%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.625    10.365    vga_control/vcounter
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[8]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    12.823    vga_control/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.805ns (16.020%)  route 4.220ns (83.980%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.625    10.365    vga_control/vcounter
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[9]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X33Y48         FDRE (Setup_fdre_C_R)       -0.429    12.823    vga_control/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[0]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    12.728    vga_control/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[1]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    12.728    vga_control/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    12.728    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[3]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    12.728    vga_control/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[5]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.524    12.728    vga_control/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.805ns (16.886%)  route 3.962ns (83.114%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.672     5.340    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clk_div/clock_out_reg/Q
                         net (fo=1, routed)           0.731     6.527    clk_div/enable
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.628 r  clk_div/enable_BUFG_inst/O
                         net (fo=134, routed)         2.236     8.864    vga_control/enable
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  vga_control/vcounter[9]_i_2/O
                         net (fo=21, routed)          0.628     9.616    vga_control/hcounter
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.740 r  vga_control/vcounter[9]_i_1/O
                         net (fo=10, routed)          0.368    10.108    vga_control/vcounter
    SLICE_X33Y47         FDRE                                         r  vga_control/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    12.896    vga_control/clk_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  vga_control/vcounter_reg[4]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.252    
    SLICE_X33Y47         FDRE (Setup_fdre_C_R)       -0.429    12.823    vga_control/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.563     1.475    clk_div/clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clk_div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div/count_reg[23]/Q
                         net (fo=2, routed)           0.134     1.749    clk_div/count_reg_n_0_[23]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.909 r  clk_div/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_div/plusOp_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  clk_div/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.964    clk_div/data0[25]
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.826     1.985    clk_div/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.843    clk_div/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_div/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.637%)  route 0.351ns (65.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.469    clk_div/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  clk_div/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  clk_div/count_reg[25]/Q
                         net (fo=3, routed)           0.351     1.961    clk_div/count_reg_n_0_[25]
    SLICE_X23Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.006 r  clk_div/clock_out_i_1/O
                         net (fo=1, routed)           0.000     2.006    clk_div/clock_out_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.830     1.989    clk_div/clk_IBUF_BUFG
    SLICE_X23Y46         FDRE                                         r  clk_div/clock_out_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.833    clk_div/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  vga_control/vcounter_reg[8]/Q
                         net (fo=4, routed)           0.082     1.688    vga_control/vcounter_reg_n_0_[8]
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.099     1.787 r  vga_control/vcounter[9]_i_3/O
                         net (fo=1, routed)           0.000     1.787    vga_control/plusOp[9]
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092     1.570    vga_control/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/hcounter_reg[9]/Q
                         net (fo=5, routed)           0.138     1.780    vga_control/hcount[9]
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  vga_control/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga_control/plusOp__0[9]
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.121     1.599    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.565     1.477    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.149     1.790    vga_control/hcount[5]
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  vga_control/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_control/hcounter[5]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.833     1.992    vga_control/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.598    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.050%)  route 0.180ns (45.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.180     1.822    vga_control/hcount[6]
    SLICE_X30Y47         LUT5 (Prop_lut5_I2_O)        0.048     1.870 r  vga_control/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga_control/plusOp__0[8]
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.131     1.625    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.497%)  route 0.155ns (45.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_control/vcounter_reg[6]/Q
                         net (fo=6, routed)           0.155     1.774    vga_control/vcounter_reg_n_0_[6]
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.819    vga_control/plusOp[6]
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092     1.570    vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/vcounter_reg[5]/Q
                         net (fo=7, routed)           0.161     1.803    vga_control/vcounter_reg_n_0_[5]
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  vga_control/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga_control/plusOp[5]
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  vga_control/vcounter_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.121     1.599    vga_control/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.696%)  route 0.180ns (46.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga_control/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.180     1.822    vga_control/hcount[6]
    SLICE_X30Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  vga_control/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_control/plusOp__0[7]
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     1.614    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_control/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.566     1.478    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga_control/vcounter_reg[7]/Q
                         net (fo=5, routed)           0.179     1.798    vga_control/vcounter_reg_n_0_[7]
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.042     1.840 r  vga_control/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_control/plusOp[8]
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.834     1.993    vga_control/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  vga_control/vcounter_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.107     1.585    vga_control/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y46    clk_div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y47    clk_div/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y46    clk_div/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y47    clk_div/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y48    clk_div/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y56    pixel_push/B_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y55    pixel_push/B_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y57    pixel_push/G_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y57    pixel_push/G_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y56    pixel_push/G_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y57    pixel_push/R_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y55    pixel_push/R_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y57    pixel_push/R_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y52    pixel_push/addrIn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y54    pixel_push/addrIn_reg[10]/C



