// Seed: 3640840736
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  genvar id_3;
  logic [7:0] id_4 = id_4[1 : 1!==1];
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
);
  tri1 id_3;
  assign id_3 = 1;
  always_latch $display(id_3, 1);
  always if (id_3) id_3 = 1 - id_3;
  generate
    wire id_4;
    wire id_5;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0
);
  generate
  endgenerate
  tri0 id_2;
  assign id_2 = id_2;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
endmodule
