/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  reg [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  reg [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_27z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [7:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_6z ? in_data[9] : celloutsig_0_4z);
  assign celloutsig_0_1z = !(in_data[45] ? in_data[2] : celloutsig_0_0z);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[23]);
  assign celloutsig_1_4z = celloutsig_1_1z[0] | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_0z[7] | ~(celloutsig_1_4z);
  assign celloutsig_0_6z = in_data[71] | ~(in_data[76]);
  assign celloutsig_1_15z = celloutsig_1_6z | ~(celloutsig_1_4z);
  assign celloutsig_0_0z = ~(in_data[17] ^ in_data[84]);
  assign celloutsig_0_32z = ~(celloutsig_0_14z[4] ^ celloutsig_0_17z[5]);
  assign celloutsig_1_2z = ~(in_data[113] ^ celloutsig_1_0z[3]);
  assign celloutsig_1_11z = ~(in_data[166] ^ celloutsig_1_8z);
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_59z = celloutsig_0_44z[5] & ~(celloutsig_0_5z[5]);
  assign celloutsig_1_3z = ^ { celloutsig_1_1z[0], celloutsig_1_1z };
  assign celloutsig_1_8z = ^ { celloutsig_1_7z[6:3], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = ^ in_data[150:148];
  assign celloutsig_1_18z = ^ { celloutsig_1_12z[4:2], celloutsig_1_11z };
  assign celloutsig_0_7z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_8z = ^ in_data[19:0];
  assign celloutsig_0_11z = ^ { in_data[94], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_13z = ^ { celloutsig_0_5z[5:3], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_44z = celloutsig_0_14z[8:2] <<< celloutsig_0_17z;
  assign celloutsig_1_12z = in_data[164:158] <<< { in_data[154:151], celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[72], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z } <<< { celloutsig_0_2z[3:1], celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[76:72], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_2z[2:0], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[187:179] - in_data[178:170];
  assign celloutsig_0_60z = { celloutsig_0_44z[3], celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_32z } ^ { celloutsig_0_14z[4:0], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_59z };
  assign celloutsig_1_10z = in_data[127:123] ^ { celloutsig_1_7z[17:14], celloutsig_1_6z };
  assign celloutsig_1_19z = in_data[144:135] ^ { celloutsig_1_1z[1:0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_16z = { celloutsig_0_5z[4:0], celloutsig_0_8z, celloutsig_0_8z } ^ { celloutsig_0_14z[1:0], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_27z = celloutsig_0_15z[7:3] ^ { celloutsig_0_2z[3], celloutsig_0_12z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_1z = celloutsig_1_0z[8:6];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_15z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_17z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_16z[5:0], celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[90:86];
  assign { celloutsig_1_7z[3], celloutsig_1_7z[6], celloutsig_1_7z[0], celloutsig_1_7z[1], celloutsig_1_7z[4], celloutsig_1_7z[5], celloutsig_1_7z[8], celloutsig_1_7z[17:9] } = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } ^ { celloutsig_1_2z, celloutsig_1_1z[2], celloutsig_1_1z[0], celloutsig_1_1z[1:0], celloutsig_1_1z[1:0], in_data[113:107], celloutsig_1_1z[2:1] };
  assign { celloutsig_1_7z[7], celloutsig_1_7z[2] } = { 1'h0, celloutsig_1_7z[6] };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
