<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62D FreeRTOS SDK: UDMA SOC API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62D FreeRTOS SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__UDMA__SOC.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UDMA SOC API<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__UDMA__MODULE.html">APIs for UDMA</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This is UDMA SOC specific layer </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:udma__soc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html">udma_soc.h</a></td></tr>
<tr class="memdesc:udma__soc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA Low Level Driver AM64x SOC specific file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2d07937d61a59b318170003ad06d456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2d07937d61a59b318170003ad06d456b">UDMA_NUM_MAPPED_TX_GROUP</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga2d07937d61a59b318170003ad06d456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Mapped TX Group.  <a href="group__DRV__UDMA__SOC.html#ga2d07937d61a59b318170003ad06d456b">More...</a><br /></td></tr>
<tr class="separator:ga2d07937d61a59b318170003ad06d456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1258ccfbc942638e000a3de996651d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga1258ccfbc942638e000a3de996651d42">UDMA_NUM_MAPPED_RX_GROUP</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga1258ccfbc942638e000a3de996651d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Mapped RX Group.  <a href="group__DRV__UDMA__SOC.html#ga1258ccfbc942638e000a3de996651d42">More...</a><br /></td></tr>
<tr class="separator:ga1258ccfbc942638e000a3de996651d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696ccd3f681d225dfbb9394e1108c261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga696ccd3f681d225dfbb9394e1108c261">UDMA_RM_NUM_SHARED_RES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga696ccd3f681d225dfbb9394e1108c261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of shared resources - Global_Event/IR Intr.  <a href="group__DRV__UDMA__SOC.html#ga696ccd3f681d225dfbb9394e1108c261">More...</a><br /></td></tr>
<tr class="separator:ga696ccd3f681d225dfbb9394e1108c261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeeff22048042cdf140ed3c40875cdb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabeeff22048042cdf140ed3c40875cdb5">UDMA_RM_SHARED_RES_MAX_INST</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>)</td></tr>
<tr class="memdesc:gabeeff22048042cdf140ed3c40875cdb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum no.of instances to split a shared resource. This should be max(UDMA_NUM_CORE,UDMA_NUM_INST_ID)  <a href="group__DRV__UDMA__SOC.html#gabeeff22048042cdf140ed3c40875cdb5">More...</a><br /></td></tr>
<tr class="separator:gabeeff22048042cdf140ed3c40875cdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d07d8662b93555357c633304d1cf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="memdesc:ga04d07d8662b93555357c633304d1cf6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destination thread offset.  <a href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">More...</a><br /></td></tr>
<tr class="separator:ga04d07d8662b93555357c633304d1cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf661ab58e393126d8aefc70becd88af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaf661ab58e393126d8aefc70becd88af7">UDMA_C7X_CORE_INTR_OFFSET</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf661ab58e393126d8aefc70becd88af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f58b1f00a6a88b1e4229b24f12b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae29f58b1f00a6a88b1e4229b24f12b57">UDMA_C7X_CORE_NUM_INTR</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:gae29f58b1f00a6a88b1e4229b24f12b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25723089a605a7301df7de095398b009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga25723089a605a7301df7de095398b009">UDMA_VINT_CLEC_OFFSET</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="separator:ga25723089a605a7301df7de095398b009"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Instance ID specific to SOC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeaca928e8f7b353ad4319c76fd644c9a"></a><a class="anchor" id="Udma_InstanceIdSoc"></a></p>
<p>UDMA instance ID - BCDMA/PKTDMA </p>
</td></tr>
<tr class="memitem:ga14550d81fcf0f34c7c5f0280868d3a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga14550d81fcf0f34c7c5f0280868d3a45">UDMA_INST_ID_BCDMA_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:ga14550d81fcf0f34c7c5f0280868d3a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCDMA instance.  <a href="group__DRV__UDMA__SOC.html#ga14550d81fcf0f34c7c5f0280868d3a45">More...</a><br /></td></tr>
<tr class="separator:ga14550d81fcf0f34c7c5f0280868d3a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdb78bfc5604d480e5ccec3c3b6df60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8fdb78bfc5604d480e5ccec3c3b6df60">UDMA_INST_ID_PKTDMA_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaa7989a3af0231d66e7a7b06e6a8775c7">UDMA_INST_ID_3</a>)</td></tr>
<tr class="memdesc:ga8fdb78bfc5604d480e5ccec3c3b6df60"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKTDMA instance.  <a href="group__DRV__UDMA__SOC.html#ga8fdb78bfc5604d480e5ccec3c3b6df60">More...</a><br /></td></tr>
<tr class="separator:ga8fdb78bfc5604d480e5ccec3c3b6df60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35203330bdeb3b99eea31aaa6af4f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad35203330bdeb3b99eea31aaa6af4f03">UDMA_INST_ID_START</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:gad35203330bdeb3b99eea31aaa6af4f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of UDMA instance.  <a href="group__DRV__UDMA__SOC.html#gad35203330bdeb3b99eea31aaa6af4f03">More...</a><br /></td></tr>
<tr class="separator:gad35203330bdeb3b99eea31aaa6af4f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15801b0e1d3fa515c16083a38fcef4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga15801b0e1d3fa515c16083a38fcef4db">UDMA_INST_ID_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaa7989a3af0231d66e7a7b06e6a8775c7">UDMA_INST_ID_3</a>)</td></tr>
<tr class="memdesc:ga15801b0e1d3fa515c16083a38fcef4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UDMA instance.  <a href="group__DRV__UDMA__SOC.html#ga15801b0e1d3fa515c16083a38fcef4db">More...</a><br /></td></tr>
<tr class="separator:ga15801b0e1d3fa515c16083a38fcef4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4df78cd4c5af513e2b5dde5077e8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga7c4df78cd4c5af513e2b5dde5077e8e7">UDMA_NUM_INST_ID</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga15801b0e1d3fa515c16083a38fcef4db">UDMA_INST_ID_MAX</a> - <a class="el" href="group__DRV__UDMA__SOC.html#gad35203330bdeb3b99eea31aaa6af4f03">UDMA_INST_ID_START</a> + 1U)</td></tr>
<tr class="memdesc:ga7c4df78cd4c5af513e2b5dde5077e8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of UDMA instances.  <a href="group__DRV__UDMA__SOC.html#ga7c4df78cd4c5af513e2b5dde5077e8e7">More...</a><br /></td></tr>
<tr class="separator:ga7c4df78cd4c5af513e2b5dde5077e8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA SOC Configuration</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpff886273952b6eec5c88586e2c4099e9"></a><a class="anchor" id="Udma_SocCfg"></a></p>
<p>UDMA Soc Cfg - Flags to indicate the presnce of various SOC specific modules. </p>
</td></tr>
<tr class="memitem:gae8af0333736462bde7ddd2c49b62b59e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae8af0333736462bde7ddd2c49b62b59e">UDMA_SOC_CFG_LCDMA_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gae8af0333736462bde7ddd2c49b62b59e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate LCDMA module is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#gae8af0333736462bde7ddd2c49b62b59e">More...</a><br /></td></tr>
<tr class="separator:gae8af0333736462bde7ddd2c49b62b59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683dea49672cb5521331e521447da8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga683dea49672cb5521331e521447da8fd">UDMA_SOC_CFG_RA_LCDMA_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga683dea49672cb5521331e521447da8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate LCDMA RA is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#ga683dea49672cb5521331e521447da8fd">More...</a><br /></td></tr>
<tr class="separator:ga683dea49672cb5521331e521447da8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9aafcf18b28ccd2f4f0d024ee25a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3a9aafcf18b28ccd2f4f0d024ee25a71">UDMA_SOC_CFG_UDMAP_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a9aafcf18b28ccd2f4f0d024ee25a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41840ad220bd3c492d067ad61eb83655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga41840ad220bd3c492d067ad61eb83655">UDMA_SOC_CFG_PROXY_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga41840ad220bd3c492d067ad61eb83655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Proxy is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#ga41840ad220bd3c492d067ad61eb83655">More...</a><br /></td></tr>
<tr class="separator:ga41840ad220bd3c492d067ad61eb83655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b732845bbb92c1a2094f4ccf24a02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga27b732845bbb92c1a2094f4ccf24a02e">UDMA_SOC_CFG_CLEC_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga27b732845bbb92c1a2094f4ccf24a02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Clec is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#ga27b732845bbb92c1a2094f4ccf24a02e">More...</a><br /></td></tr>
<tr class="separator:ga27b732845bbb92c1a2094f4ccf24a02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfceb91afd2ca54958eef19ef05f904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gadfceb91afd2ca54958eef19ef05f904e">UDMA_SOC_CFG_RA_NORMAL_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gadfceb91afd2ca54958eef19ef05f904e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Normal RA is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#gadfceb91afd2ca54958eef19ef05f904e">More...</a><br /></td></tr>
<tr class="separator:gadfceb91afd2ca54958eef19ef05f904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a05378f35d2ba17ab38afa48f8e5144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga7a05378f35d2ba17ab38afa48f8e5144">UDMA_SOC_CFG_RING_MON_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga7a05378f35d2ba17ab38afa48f8e5144"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Ring Monitor is present or not in the SOC.  <a href="group__DRV__UDMA__SOC.html#ga7a05378f35d2ba17ab38afa48f8e5144">More...</a><br /></td></tr>
<tr class="separator:ga7a05378f35d2ba17ab38afa48f8e5144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786f396fe55a7bb812734e14c92b26b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga786f396fe55a7bb812734e14c92b26b5">UDMA_SOC_CFG_APPLY_RING_WORKAROUND</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga786f396fe55a7bb812734e14c92b26b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate the SOC needs ring reset workaround.  <a href="group__DRV__UDMA__SOC.html#ga786f396fe55a7bb812734e14c92b26b5">More...</a><br /></td></tr>
<tr class="separator:ga786f396fe55a7bb812734e14c92b26b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Tx Channels FDEPTH</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa87c92187c5da7ca76ae38c58f9943ad"></a><a class="anchor" id="Udma_TxChFdepth"></a></p>
<p>UDMA Tx Ch Fdepth - Fdepth of various types of channels present in the SOC. </p>
</td></tr>
<tr class="memitem:gab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gab1e444dbc8fb1bc7197e5d0d81a6f4bd">UDMA_TX_UHC_CHANS_FDEPTH</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Ultra High Capacity Channel FDEPTH.  <a href="group__DRV__UDMA__SOC.html#gab1e444dbc8fb1bc7197e5d0d81a6f4bd">More...</a><br /></td></tr>
<tr class="separator:gab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c1cc2cb341cf5b68dac5f774eb3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga72c1cc2cb341cf5b68dac5f774eb3622">UDMA_TX_HC_CHANS_FDEPTH</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga72c1cc2cb341cf5b68dac5f774eb3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx High Capacity Channel FDEPTH.  <a href="group__DRV__UDMA__SOC.html#ga72c1cc2cb341cf5b68dac5f774eb3622">More...</a><br /></td></tr>
<tr class="separator:ga72c1cc2cb341cf5b68dac5f774eb3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga6803f9430aa1cb2e90cb090b1f2d3e6c">UDMA_TX_CHANS_FDEPTH</a>&#160;&#160;&#160;(192U)</td></tr>
<tr class="memdesc:ga6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Normal Channel FDEPTH.  <a href="group__DRV__UDMA__SOC.html#ga6803f9430aa1cb2e90cb090b1f2d3e6c">More...</a><br /></td></tr>
<tr class="separator:ga6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Ringacc address select (asel) endpoint</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp41482408f6a47c73fb8bf7356171445c"></a><a class="anchor" id="Udma_RingAccAselEndpointSoc"></a></p>
<p>List of all valid address select (asel) endpoints in the SOC. </p>
</td></tr>
<tr class="memitem:ga9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga9d28ec7d2b3263fcc71d1b755b4efe0f">UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="memdesc:ga9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical address (normal)  <a href="group__DRV__UDMA__SOC.html#ga9d28ec7d2b3263fcc71d1b755b4efe0f">More...</a><br /></td></tr>
<tr class="separator:ga9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2922235ab16d0775840ab5b87d87b18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2922235ab16d0775840ab5b87d87b18f">UDMA_RINGACC_ASEL_ENDPOINT_PCIE0</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="memdesc:ga2922235ab16d0775840ab5b87d87b18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIE0.  <a href="group__DRV__UDMA__SOC.html#ga2922235ab16d0775840ab5b87d87b18f">More...</a><br /></td></tr>
<tr class="separator:ga2922235ab16d0775840ab5b87d87b18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825e6e62e09afa08845bc9a79aab52d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga825e6e62e09afa08845bc9a79aab52d9">UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC</a>&#160;&#160;&#160;((uint32_t) 14U)</td></tr>
<tr class="memdesc:ga825e6e62e09afa08845bc9a79aab52d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM ACP port: write-allocate cacheable, bufferable.  <a href="group__DRV__UDMA__SOC.html#ga825e6e62e09afa08845bc9a79aab52d9">More...</a><br /></td></tr>
<tr class="separator:ga825e6e62e09afa08845bc9a79aab52d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fe914b7f328a75a774060b24fea861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa6fe914b7f328a75a774060b24fea861">UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC</a>&#160;&#160;&#160;((uint32_t) 15U)</td></tr>
<tr class="memdesc:gaa6fe914b7f328a75a774060b24fea861"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM ACP port: read-allocate, cacheable, bufferable.  <a href="group__DRV__UDMA__SOC.html#gaa6fe914b7f328a75a774060b24fea861">More...</a><br /></td></tr>
<tr class="separator:gaa6fe914b7f328a75a774060b24fea861"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mapped TX Group specific to a SOC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpecaeb41a390f8e025bf789d3a22dfd61"></a><a class="anchor" id="Udma_MappedTxGrpSoc"></a></p>
<p>List of all mapped TX groups present in the SOC. </p>
</td></tr>
<tr class="memitem:gaa03ce820ce64111c06f65672cab4d8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa03ce820ce64111c06f65672cab4d8ea">UDMA_MAPPED_TX_GROUP_CPSW</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gafec3b00e95ce41d911a09e6117da4779">UDMA_MAPPED_GROUP0</a>)</td></tr>
<tr class="separator:gaa03ce820ce64111c06f65672cab4d8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02de7b143d3010522337ea00212ac34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga02de7b143d3010522337ea00212ac34a">UDMA_MAPPED_TX_GROUP_SAUL</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gac7932bad563725f249d5cbc1c55af812">UDMA_MAPPED_GROUP1</a>)</td></tr>
<tr class="separator:ga02de7b143d3010522337ea00212ac34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6051365e98faf9f05b1b84ae4d5d47c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga6051365e98faf9f05b1b84ae4d5d47c5">UDMA_MAPPED_TX_GROUP_ICSSG_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga45b4491a489a053c63efbfd495de2706">UDMA_MAPPED_GROUP2</a>)</td></tr>
<tr class="separator:ga6051365e98faf9f05b1b84ae4d5d47c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee4ca73d1eb4535ec2da4140e1325c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gadee4ca73d1eb4535ec2da4140e1325c5">UDMA_MAPPED_TX_GROUP_ICSSG_1</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gab571e0508c9780634ecdd35a4d74376d">UDMA_MAPPED_GROUP3</a>)</td></tr>
<tr class="separator:gadee4ca73d1eb4535ec2da4140e1325c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mapped RX Group specific to a SOC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbf84ff302adb1cbec8a479f16d58bc6f"></a><a class="anchor" id="Udma_MappedRxGrpSoc"></a></p>
<p>List of all mapped RX groups present in the SOC. </p>
</td></tr>
<tr class="memitem:gacabe0b0307ab2bc56af93a64f84ea799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gacabe0b0307ab2bc56af93a64f84ea799">UDMA_MAPPED_RX_GROUP_CPSW</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga04fb9c15ccec7d9fd6f91ac07b79a60b">UDMA_MAPPED_GROUP4</a>)</td></tr>
<tr class="separator:gacabe0b0307ab2bc56af93a64f84ea799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c0980ff06fb21c5e783f5b3a89e501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad6c0980ff06fb21c5e783f5b3a89e501">UDMA_MAPPED_RX_GROUP_SAUL</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga7af283162756790b715da28a2c034fde">UDMA_MAPPED_GROUP5</a>)</td></tr>
<tr class="separator:gad6c0980ff06fb21c5e783f5b3a89e501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9579804bfb59ac06f57656fa618169ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga9579804bfb59ac06f57656fa618169ee">UDMA_MAPPED_RX_GROUP_ICSSG_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga1d6cde46b99e7b4f1bc1cef20806cc97">UDMA_MAPPED_GROUP6</a>)</td></tr>
<tr class="separator:ga9579804bfb59ac06f57656fa618169ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac29c09c33de909a2a72800009ff96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gacac29c09c33de909a2a72800009ff96b">UDMA_MAPPED_RX_GROUP_ICSSG_1</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga2f9c47b5ac3fd82f1ff3509c5fb049c8">UDMA_MAPPED_GROUP7</a>)</td></tr>
<tr class="separator:gacac29c09c33de909a2a72800009ff96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Core ID specific to a SOC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb8ed3dbcb7ef4a2a561dc379a0a32ce"></a><a class="anchor" id="Udma_CoreId"></a></p>
<p>List of all cores present in the SOC. </p>
</td></tr>
<tr class="memitem:gae086607a5b83f3b4bcd4311310bca2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae086607a5b83f3b4bcd4311310bca2aa">UDMA_CORE_ID_MPU1_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae086607a5b83f3b4bcd4311310bca2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8047135b737b982ab17812b8e3ff9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga1d8047135b737b982ab17812b8e3ff9b">UDMA_CORE_ID_MCU2_0</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d8047135b737b982ab17812b8e3ff9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3c054af6d2ac52c91ef7e125b7025e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabf3c054af6d2ac52c91ef7e125b7025e">UDMA_CORE_ID_MCU2_1</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabf3c054af6d2ac52c91ef7e125b7025e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383940be8a38b0e3f909fd701e14a3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga383940be8a38b0e3f909fd701e14a3a8">UDMA_CORE_ID_MCU1_0</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga383940be8a38b0e3f909fd701e14a3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4516b6955fcf0e36bb97edf0c669d1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga4516b6955fcf0e36bb97edf0c669d1fb">UDMA_CORE_ID_MCU1_1</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4516b6955fcf0e36bb97edf0c669d1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3d81881427e99aa375dd30d612be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga3c3d81881427e99aa375dd30d612be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UDMA Resources ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp55f96436c8c61c788b0e8e525335aaa4"></a><a class="anchor" id="Udma_RmResId"></a></p>
<p>List of all UDMA Resources Id's. </p>
</td></tr>
<tr class="memitem:ga0db767e607e289e0097964f5823961ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0db767e607e289e0097964f5823961ce">UDMA_RM_RES_ID_BC_UHC</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga0db767e607e289e0097964f5823961ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity Block Copy Channels.  <a href="group__DRV__UDMA__SOC.html#ga0db767e607e289e0097964f5823961ce">More...</a><br /></td></tr>
<tr class="separator:ga0db767e607e289e0097964f5823961ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eea6a143c03d1836cb64561be088f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3eea6a143c03d1836cb64561be088f47">UDMA_RM_RES_ID_BC_HC</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3eea6a143c03d1836cb64561be088f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity Block Copy Channels.  <a href="group__DRV__UDMA__SOC.html#ga3eea6a143c03d1836cb64561be088f47">More...</a><br /></td></tr>
<tr class="separator:ga3eea6a143c03d1836cb64561be088f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931e1520f2d0c8efa58a1ee8f8f58e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga931e1520f2d0c8efa58a1ee8f8f58e54">UDMA_RM_RES_ID_BC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga931e1520f2d0c8efa58a1ee8f8f58e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity Block Copy Channels.  <a href="group__DRV__UDMA__SOC.html#ga931e1520f2d0c8efa58a1ee8f8f58e54">More...</a><br /></td></tr>
<tr class="separator:ga931e1520f2d0c8efa58a1ee8f8f58e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d6966beb96e4dceae7d68233ec2d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga94d6966beb96e4dceae7d68233ec2d61">UDMA_RM_RES_ID_TX_UHC</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga94d6966beb96e4dceae7d68233ec2d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity TX Channels.  <a href="group__DRV__UDMA__SOC.html#ga94d6966beb96e4dceae7d68233ec2d61">More...</a><br /></td></tr>
<tr class="separator:ga94d6966beb96e4dceae7d68233ec2d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdedfa7053f02d0b63633d634640624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8fdedfa7053f02d0b63633d634640624">UDMA_RM_RES_ID_TX_HC</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga8fdedfa7053f02d0b63633d634640624"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity TX Channels.  <a href="group__DRV__UDMA__SOC.html#ga8fdedfa7053f02d0b63633d634640624">More...</a><br /></td></tr>
<tr class="separator:ga8fdedfa7053f02d0b63633d634640624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284e0cead32aec29f1a0b6eb7e3d0c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga284e0cead32aec29f1a0b6eb7e3d0c13">UDMA_RM_RES_ID_TX</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ga284e0cead32aec29f1a0b6eb7e3d0c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity TX Channels.  <a href="group__DRV__UDMA__SOC.html#ga284e0cead32aec29f1a0b6eb7e3d0c13">More...</a><br /></td></tr>
<tr class="separator:ga284e0cead32aec29f1a0b6eb7e3d0c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc872f030eb5920f0d8b92e4af53b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0bc872f030eb5920f0d8b92e4af53b17">UDMA_RM_RES_ID_RX_UHC</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga0bc872f030eb5920f0d8b92e4af53b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity RX Channels.  <a href="group__DRV__UDMA__SOC.html#ga0bc872f030eb5920f0d8b92e4af53b17">More...</a><br /></td></tr>
<tr class="separator:ga0bc872f030eb5920f0d8b92e4af53b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabd40bf8d50ea1e8832d5aa3e3c1eddb3">UDMA_RM_RES_ID_RX_HC</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:gabd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity RX Channels.  <a href="group__DRV__UDMA__SOC.html#gabd40bf8d50ea1e8832d5aa3e3c1eddb3">More...</a><br /></td></tr>
<tr class="separator:gabd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf691a82361ed05294167ebb20691c770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaf691a82361ed05294167ebb20691c770">UDMA_RM_RES_ID_RX</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:gaf691a82361ed05294167ebb20691c770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity RX Channels.  <a href="group__DRV__UDMA__SOC.html#gaf691a82361ed05294167ebb20691c770">More...</a><br /></td></tr>
<tr class="separator:gaf691a82361ed05294167ebb20691c770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018be1389ac9bcee51a029be858c6229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga018be1389ac9bcee51a029be858c6229">UDMA_RM_RES_ID_GLOBAL_EVENT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:ga018be1389ac9bcee51a029be858c6229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Event.  <a href="group__DRV__UDMA__SOC.html#ga018be1389ac9bcee51a029be858c6229">More...</a><br /></td></tr>
<tr class="separator:ga018be1389ac9bcee51a029be858c6229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631ceb75dee3d0d6dddb60da785e847f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga631ceb75dee3d0d6dddb60da785e847f">UDMA_RM_RES_ID_VINTR</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:ga631ceb75dee3d0d6dddb60da785e847f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Interrupts.  <a href="group__DRV__UDMA__SOC.html#ga631ceb75dee3d0d6dddb60da785e847f">More...</a><br /></td></tr>
<tr class="separator:ga631ceb75dee3d0d6dddb60da785e847f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c1d22174323ac0b1e39cf596b06a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gab8c1d22174323ac0b1e39cf596b06a08">UDMA_RM_RES_ID_MAPPED_TX_CPSW</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:gab8c1d22174323ac0b1e39cf596b06a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Channels for CPSW  <a href="group__DRV__UDMA__SOC.html#gab8c1d22174323ac0b1e39cf596b06a08">More...</a><br /></td></tr>
<tr class="separator:gab8c1d22174323ac0b1e39cf596b06a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f83e40b9e63f521d3dcda48639633e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2f83e40b9e63f521d3dcda48639633e9">UDMA_RM_RES_ID_MAPPED_TX_SAUL_0</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:ga2f83e40b9e63f521d3dcda48639633e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Channels for SAUL_0  <a href="group__DRV__UDMA__SOC.html#ga2f83e40b9e63f521d3dcda48639633e9">More...</a><br /></td></tr>
<tr class="separator:ga2f83e40b9e63f521d3dcda48639633e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8886b49686eff5ec9f7c3d9289e852c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8886b49686eff5ec9f7c3d9289e852c1">UDMA_RM_RES_ID_MAPPED_TX_SAUL_1</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memdesc:ga8886b49686eff5ec9f7c3d9289e852c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Channels for SAUL_1  <a href="group__DRV__UDMA__SOC.html#ga8886b49686eff5ec9f7c3d9289e852c1">More...</a><br /></td></tr>
<tr class="separator:ga8886b49686eff5ec9f7c3d9289e852c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11194448414608c23ea16c709792e58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga11194448414608c23ea16c709792e58f">UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memdesc:ga11194448414608c23ea16c709792e58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Channels for ICSSG_0  <a href="group__DRV__UDMA__SOC.html#ga11194448414608c23ea16c709792e58f">More...</a><br /></td></tr>
<tr class="separator:ga11194448414608c23ea16c709792e58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a9d82335955f455c889b7000ce591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga95a9d82335955f455c889b7000ce591b">UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:ga95a9d82335955f455c889b7000ce591b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Channels for ICSSG_1  <a href="group__DRV__UDMA__SOC.html#ga95a9d82335955f455c889b7000ce591b">More...</a><br /></td></tr>
<tr class="separator:ga95a9d82335955f455c889b7000ce591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051bce31e21e753669dccd360c8c2759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga051bce31e21e753669dccd360c8c2759">UDMA_RM_RES_ID_MAPPED_RX_CPSW</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:ga051bce31e21e753669dccd360c8c2759"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for CPSW  <a href="group__DRV__UDMA__SOC.html#ga051bce31e21e753669dccd360c8c2759">More...</a><br /></td></tr>
<tr class="separator:ga051bce31e21e753669dccd360c8c2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cf73e54ba158362ef32fabe9dc1969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga42cf73e54ba158362ef32fabe9dc1969">UDMA_RM_RES_ID_MAPPED_RX_SAUL_0</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memdesc:ga42cf73e54ba158362ef32fabe9dc1969"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for SAUL_0  <a href="group__DRV__UDMA__SOC.html#ga42cf73e54ba158362ef32fabe9dc1969">More...</a><br /></td></tr>
<tr class="separator:ga42cf73e54ba158362ef32fabe9dc1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c90e453aa1554bf3c763dc86960f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3c90e453aa1554bf3c763dc86960f07d">UDMA_RM_RES_ID_MAPPED_RX_SAUL_1</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="memdesc:ga3c90e453aa1554bf3c763dc86960f07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for SAUL_1  <a href="group__DRV__UDMA__SOC.html#ga3c90e453aa1554bf3c763dc86960f07d">More...</a><br /></td></tr>
<tr class="separator:ga3c90e453aa1554bf3c763dc86960f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1892122940a844d5d445e949a17a1979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga1892122940a844d5d445e949a17a1979">UDMA_RM_RES_ID_MAPPED_RX_SAUL_2</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="memdesc:ga1892122940a844d5d445e949a17a1979"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for SAUL_2  <a href="group__DRV__UDMA__SOC.html#ga1892122940a844d5d445e949a17a1979">More...</a><br /></td></tr>
<tr class="separator:ga1892122940a844d5d445e949a17a1979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3531c0dff71190e1a748b793ce9c7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad3531c0dff71190e1a748b793ce9c7bd">UDMA_RM_RES_ID_MAPPED_RX_SAUL_3</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="memdesc:gad3531c0dff71190e1a748b793ce9c7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for SAUL_3  <a href="group__DRV__UDMA__SOC.html#gad3531c0dff71190e1a748b793ce9c7bd">More...</a><br /></td></tr>
<tr class="separator:gad3531c0dff71190e1a748b793ce9c7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a4bd6ff5bbd377dfc723bdc98ac51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga625a4bd6ff5bbd377dfc723bdc98ac51">UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="memdesc:ga625a4bd6ff5bbd377dfc723bdc98ac51"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for ICSSG_0  <a href="group__DRV__UDMA__SOC.html#ga625a4bd6ff5bbd377dfc723bdc98ac51">More...</a><br /></td></tr>
<tr class="separator:ga625a4bd6ff5bbd377dfc723bdc98ac51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8219c8a3118810aacf471fec99673b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8219c8a3118810aacf471fec99673b6a">UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="memdesc:ga8219c8a3118810aacf471fec99673b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Channels for ICSSG_1  <a href="group__DRV__UDMA__SOC.html#ga8219c8a3118810aacf471fec99673b6a">More...</a><br /></td></tr>
<tr class="separator:ga8219c8a3118810aacf471fec99673b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f0f506d742ee6a7d75239122ccf745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga27f0f506d742ee6a7d75239122ccf745">UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="memdesc:ga27f0f506d742ee6a7d75239122ccf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Rings for CPSW  <a href="group__DRV__UDMA__SOC.html#ga27f0f506d742ee6a7d75239122ccf745">More...</a><br /></td></tr>
<tr class="separator:ga27f0f506d742ee6a7d75239122ccf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa6721d9042f1ca99a0bf7bd0d0b70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3aa6721d9042f1ca99a0bf7bd0d0b70a">UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="memdesc:ga3aa6721d9042f1ca99a0bf7bd0d0b70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Rings for SAUL_0  <a href="group__DRV__UDMA__SOC.html#ga3aa6721d9042f1ca99a0bf7bd0d0b70a">More...</a><br /></td></tr>
<tr class="separator:ga3aa6721d9042f1ca99a0bf7bd0d0b70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21eec863f37f0f4342e6e5e68ef1842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad21eec863f37f0f4342e6e5e68ef1842">UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="memdesc:gad21eec863f37f0f4342e6e5e68ef1842"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Rings for SAUL_1  <a href="group__DRV__UDMA__SOC.html#gad21eec863f37f0f4342e6e5e68ef1842">More...</a><br /></td></tr>
<tr class="separator:gad21eec863f37f0f4342e6e5e68ef1842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63772595ae921534bfac767b5bca6322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga63772595ae921534bfac767b5bca6322">UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="memdesc:ga63772595ae921534bfac767b5bca6322"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Rings for ICSSG_0  <a href="group__DRV__UDMA__SOC.html#ga63772595ae921534bfac767b5bca6322">More...</a><br /></td></tr>
<tr class="separator:ga63772595ae921534bfac767b5bca6322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4762fad495e04e9590f0f0c7135e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3c4762fad495e04e9590f0f0c7135e56">UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="memdesc:ga3c4762fad495e04e9590f0f0c7135e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped TX Rings for ICSSG_1  <a href="group__DRV__UDMA__SOC.html#ga3c4762fad495e04e9590f0f0c7135e56">More...</a><br /></td></tr>
<tr class="separator:ga3c4762fad495e04e9590f0f0c7135e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4198dd0a270168a3083e8e6df6c7127d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga4198dd0a270168a3083e8e6df6c7127d">UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="memdesc:ga4198dd0a270168a3083e8e6df6c7127d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for CPSW  <a href="group__DRV__UDMA__SOC.html#ga4198dd0a270168a3083e8e6df6c7127d">More...</a><br /></td></tr>
<tr class="separator:ga4198dd0a270168a3083e8e6df6c7127d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27025e9a1fe1f82075e52405f340949e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga27025e9a1fe1f82075e52405f340949e">UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="memdesc:ga27025e9a1fe1f82075e52405f340949e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for SAUL_0  <a href="group__DRV__UDMA__SOC.html#ga27025e9a1fe1f82075e52405f340949e">More...</a><br /></td></tr>
<tr class="separator:ga27025e9a1fe1f82075e52405f340949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf53d034a14ece57eb62186b90cd7ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabf53d034a14ece57eb62186b90cd7ab0">UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="memdesc:gabf53d034a14ece57eb62186b90cd7ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for SAUL_1  <a href="group__DRV__UDMA__SOC.html#gabf53d034a14ece57eb62186b90cd7ab0">More...</a><br /></td></tr>
<tr class="separator:gabf53d034a14ece57eb62186b90cd7ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fd5125a945ca3466214c8aeec2e80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad4fd5125a945ca3466214c8aeec2e80e">UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="memdesc:gad4fd5125a945ca3466214c8aeec2e80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for SAUL_2  <a href="group__DRV__UDMA__SOC.html#gad4fd5125a945ca3466214c8aeec2e80e">More...</a><br /></td></tr>
<tr class="separator:gad4fd5125a945ca3466214c8aeec2e80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181554e7708c350a72ab9c7a44f21ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga181554e7708c350a72ab9c7a44f21ce8">UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:ga181554e7708c350a72ab9c7a44f21ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for SAUL_3  <a href="group__DRV__UDMA__SOC.html#ga181554e7708c350a72ab9c7a44f21ce8">More...</a><br /></td></tr>
<tr class="separator:ga181554e7708c350a72ab9c7a44f21ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576d5f4f6bd3d45ca92875774e863138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga576d5f4f6bd3d45ca92875774e863138">UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="memdesc:ga576d5f4f6bd3d45ca92875774e863138"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for ICSSG_0  <a href="group__DRV__UDMA__SOC.html#ga576d5f4f6bd3d45ca92875774e863138">More...</a><br /></td></tr>
<tr class="separator:ga576d5f4f6bd3d45ca92875774e863138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a02ce8e9e6726fa06323642b448a130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga9a02ce8e9e6726fa06323642b448a130">UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="memdesc:ga9a02ce8e9e6726fa06323642b448a130"><td class="mdescLeft">&#160;</td><td class="mdescRight">[Pktdma Only] Mapped RX Rings for ICSSG_1  <a href="group__DRV__UDMA__SOC.html#ga9a02ce8e9e6726fa06323642b448a130">More...</a><br /></td></tr>
<tr class="separator:ga9a02ce8e9e6726fa06323642b448a130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29e6d541c5ece5a2b1873d30c25c4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gac29e6d541c5ece5a2b1873d30c25c4ac">UDMA_RM_NUM_BCDMA_RES</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:gac29e6d541c5ece5a2b1873d30c25c4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of BCDMA resources.  <a href="group__DRV__UDMA__SOC.html#gac29e6d541c5ece5a2b1873d30c25c4ac">More...</a><br /></td></tr>
<tr class="separator:gac29e6d541c5ece5a2b1873d30c25c4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473477adce1fdb154a13ff4d38805a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga473477adce1fdb154a13ff4d38805a4e">UDMA_RM_NUM_PKTDMA_RES</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="memdesc:ga473477adce1fdb154a13ff4d38805a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of PKTDMA resources.  <a href="group__DRV__UDMA__SOC.html#ga473477adce1fdb154a13ff4d38805a4e">More...</a><br /></td></tr>
<tr class="separator:ga473477adce1fdb154a13ff4d38805a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22140b6b4916c5c9b08a4a7013216f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga22140b6b4916c5c9b08a4a7013216f13">UDMA_RM_NUM_RES</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="memdesc:ga22140b6b4916c5c9b08a4a7013216f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of resources.  <a href="group__DRV__UDMA__SOC.html#ga22140b6b4916c5c9b08a4a7013216f13">More...</a><br /></td></tr>
<tr class="separator:ga22140b6b4916c5c9b08a4a7013216f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PSIL Channels</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe54c207210efef132fbdae6e7e98b87a"></a><a class="anchor" id="Udma_PsilCh"></a></p>
<p>List of all PSIL channels and the corresponding counts </p>
</td></tr>
<tr class="memitem:gad076f220153d17df2f65666d70456e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad076f220153d17df2f65666d70456e00">UDMA_PSIL_CH_CPSW2_RX</a>&#160;&#160;&#160;(0x4500U)</td></tr>
<tr class="separator:gad076f220153d17df2f65666d70456e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eee822d4750a13430fee866bc370547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga5eee822d4750a13430fee866bc370547">UDMA_PSIL_CH_SAUL0_RX</a>&#160;&#160;&#160;(0x7504U)</td></tr>
<tr class="separator:ga5eee822d4750a13430fee866bc370547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dab0a2b9fd24b62867b383aa8cd685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga54dab0a2b9fd24b62867b383aa8cd685">UDMA_PSIL_CH_ICSS_G0_RX</a>&#160;&#160;&#160;(0x4100U)</td></tr>
<tr class="separator:ga54dab0a2b9fd24b62867b383aa8cd685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7f1461d9a65fbf12bff97496b26891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2b7f1461d9a65fbf12bff97496b26891">UDMA_PSIL_CH_ICSS_G1_RX</a>&#160;&#160;&#160;(0x4200U)</td></tr>
<tr class="separator:ga2b7f1461d9a65fbf12bff97496b26891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3201626d1893254a036b3d981f92cbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3201626d1893254a036b3d981f92cbb0">UDMA_PSIL_CH_CPSW2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gad076f220153d17df2f65666d70456e00">UDMA_PSIL_CH_CPSW2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga3201626d1893254a036b3d981f92cbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1013fdfc88a96284c2239714888879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gace1013fdfc88a96284c2239714888879">UDMA_PSIL_CH_SAUL0_TX</a>&#160;&#160;&#160;(0xf500U)</td></tr>
<tr class="separator:gace1013fdfc88a96284c2239714888879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cbdc6f9f28a06ec390590e1154d07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga98cbdc6f9f28a06ec390590e1154d07b">UDMA_PSIL_CH_ICSS_G0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga54dab0a2b9fd24b62867b383aa8cd685">UDMA_PSIL_CH_ICSS_G0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga98cbdc6f9f28a06ec390590e1154d07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1e4d27c9c872529dd60b49a272f8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gacc1e4d27c9c872529dd60b49a272f8fc">UDMA_PSIL_CH_ICSS_G1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga2b7f1461d9a65fbf12bff97496b26891">UDMA_PSIL_CH_ICSS_G1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gacc1e4d27c9c872529dd60b49a272f8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa3b4a11ab96a1ac62d69d6714448a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gacaa3b4a11ab96a1ac62d69d6714448a5">UDMA_PSIL_CH_CPSW2_TX_CNT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacaa3b4a11ab96a1ac62d69d6714448a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad457997713822238f0d1f4100d09c22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad457997713822238f0d1f4100d09c22d">UDMA_PSIL_CH_SAUL0_TX_CNT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad457997713822238f0d1f4100d09c22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28f634aaba7a173c90099b004414953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad28f634aaba7a173c90099b004414953">UDMA_PSIL_CH_ICSS_G0_TX_CNT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad28f634aaba7a173c90099b004414953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7498fb40c23eeaeb7e28a4ceec39a6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga7498fb40c23eeaeb7e28a4ceec39a6d1">UDMA_PSIL_CH_ICSS_G1_TX_CNT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7498fb40c23eeaeb7e28a4ceec39a6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267389ffc5e73b62ab267495884f0185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga267389ffc5e73b62ab267495884f0185">UDMA_PSIL_CH_CPSW2_RX_CNT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga267389ffc5e73b62ab267495884f0185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96eda724c7bdc533432820b21606c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa96eda724c7bdc533432820b21606c5b">UDMA_PSIL_CH_SAUL0_RX_CNT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa96eda724c7bdc533432820b21606c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef88daa527ceab8daf60c3229ba7a024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaef88daa527ceab8daf60c3229ba7a024">UDMA_PSIL_CH_ICSS_G0_RX_CNT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaef88daa527ceab8daf60c3229ba7a024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b030ccda5762f51ab4145c6e8fd130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga61b030ccda5762f51ab4145c6e8fd130">UDMA_PSIL_CH_ICSS_G1_RX_CNT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga61b030ccda5762f51ab4145c6e8fd130"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Main0 RX PDMA Channels</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9bfd018f1f29a24466688fe34b20413f"></a><a class="anchor" id="Udma_PdmaChMain0Rx"></a></p>
<p>List of all Main0 PDMA RX channels </p>
</td></tr>
<tr class="memitem:ga2bd5f6c0870e49d11f0aa0b717a7e05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2bd5f6c0870e49d11f0aa0b717a7e05f">UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX</a>&#160;&#160;&#160;(0x4300U + 0U)</td></tr>
<tr class="separator:ga2bd5f6c0870e49d11f0aa0b717a7e05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78af9567917bd51034c3e03db89cf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gac78af9567917bd51034c3e03db89cf5d">UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX</a>&#160;&#160;&#160;(0x4300U + 1U)</td></tr>
<tr class="separator:gac78af9567917bd51034c3e03db89cf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2acdbd351b0b08d38c03b58e8510a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae2acdbd351b0b08d38c03b58e8510a1b">UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX</a>&#160;&#160;&#160;(0x4300U + 2U)</td></tr>
<tr class="separator:gae2acdbd351b0b08d38c03b58e8510a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d028950be0090a4d9974b357e2bfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga08d028950be0090a4d9974b357e2bfed">UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX</a>&#160;&#160;&#160;(0x4300U + 3U)</td></tr>
<tr class="separator:ga08d028950be0090a4d9974b357e2bfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146532cf6de166a5a1b229c77b01d3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga146532cf6de166a5a1b229c77b01d3c9">UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX</a>&#160;&#160;&#160;(0x4300U + 4U)</td></tr>
<tr class="separator:ga146532cf6de166a5a1b229c77b01d3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105ea98e074e82a8f87dff0a8ba330ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga105ea98e074e82a8f87dff0a8ba330ca">UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX</a>&#160;&#160;&#160;(0x4300U + 5U)</td></tr>
<tr class="separator:ga105ea98e074e82a8f87dff0a8ba330ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34292cb2ae0e3d649b44c227696ad228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga34292cb2ae0e3d649b44c227696ad228">UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX</a>&#160;&#160;&#160;(0x4300U + 6U)</td></tr>
<tr class="separator:ga34292cb2ae0e3d649b44c227696ad228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97396deb47c3ea992a41e174dc1c6cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga97396deb47c3ea992a41e174dc1c6cb8">UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX</a>&#160;&#160;&#160;(0x4300U + 7U)</td></tr>
<tr class="separator:ga97396deb47c3ea992a41e174dc1c6cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14d90d204c24c12c829dc6f260aab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gac14d90d204c24c12c829dc6f260aab93">UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX</a>&#160;&#160;&#160;(0x4300U + 8U)</td></tr>
<tr class="separator:gac14d90d204c24c12c829dc6f260aab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71765ef256a64dfc5771a9d3b5da0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gac71765ef256a64dfc5771a9d3b5da0f8">UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX</a>&#160;&#160;&#160;(0x4300U + 9U)</td></tr>
<tr class="separator:gac71765ef256a64dfc5771a9d3b5da0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9227e42d5a4bea592a92a6e0cff0343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gab9227e42d5a4bea592a92a6e0cff0343">UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX</a>&#160;&#160;&#160;(0x4300U + 10U)</td></tr>
<tr class="separator:gab9227e42d5a4bea592a92a6e0cff0343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5fb6741948dae47667e65c1a007cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gadf5fb6741948dae47667e65c1a007cd9">UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX</a>&#160;&#160;&#160;(0x4300U + 11U)</td></tr>
<tr class="separator:gadf5fb6741948dae47667e65c1a007cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290367cf4ffb1035cc7b2def6408a00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga290367cf4ffb1035cc7b2def6408a00b">UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX</a>&#160;&#160;&#160;(0x4300U + 12U)</td></tr>
<tr class="separator:ga290367cf4ffb1035cc7b2def6408a00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a6ca5cf1f9c3821ea7839baa592b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa4a6ca5cf1f9c3821ea7839baa592b4a">UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX</a>&#160;&#160;&#160;(0x4300U + 13U)</td></tr>
<tr class="separator:gaa4a6ca5cf1f9c3821ea7839baa592b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385333822d82bac33475e688bd2d10d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga385333822d82bac33475e688bd2d10d5">UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX</a>&#160;&#160;&#160;(0x4300U + 14U)</td></tr>
<tr class="separator:ga385333822d82bac33475e688bd2d10d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e284d9c4ef77ec3e969403bcc3b571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad9e284d9c4ef77ec3e969403bcc3b571">UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX</a>&#160;&#160;&#160;(0x4300U + 15U)</td></tr>
<tr class="separator:gad9e284d9c4ef77ec3e969403bcc3b571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e8f350f8f2407af0e54568b75ae558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae4e8f350f8f2407af0e54568b75ae558">UDMA_PDMA_CH_MAIN0_UART0_RX</a>&#160;&#160;&#160;(0x4400 + 0U)</td></tr>
<tr class="separator:gae4e8f350f8f2407af0e54568b75ae558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c422ada5cfcaffa7671332e5fd16fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga71c422ada5cfcaffa7671332e5fd16fb">UDMA_PDMA_CH_MAIN0_UART1_RX</a>&#160;&#160;&#160;(0x4400 + 1U)</td></tr>
<tr class="separator:ga71c422ada5cfcaffa7671332e5fd16fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0407696c63c93e60c0f2c870297b9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae0407696c63c93e60c0f2c870297b9ae">UDMA_PDMA_CH_MAIN0_UART2_RX</a>&#160;&#160;&#160;(0x4400 + 2U)</td></tr>
<tr class="separator:gae0407696c63c93e60c0f2c870297b9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa04aeaee7218baa3f765096ddd411e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gafa04aeaee7218baa3f765096ddd411e7">UDMA_PDMA_CH_MAIN0_UART3_RX</a>&#160;&#160;&#160;(0x4400 + 3U)</td></tr>
<tr class="separator:gafa04aeaee7218baa3f765096ddd411e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa5b37b57b42fdc1ade4a5419428307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga7aa5b37b57b42fdc1ade4a5419428307">UDMA_PDMA_CH_MAIN0_UART4_RX</a>&#160;&#160;&#160;(0x4400 + 4U)</td></tr>
<tr class="separator:ga7aa5b37b57b42fdc1ade4a5419428307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2ebaacdf2c7e8006588154d95de403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaea2ebaacdf2c7e8006588154d95de403">UDMA_PDMA_CH_MAIN0_UART5_RX</a>&#160;&#160;&#160;(0x4400 + 5U)</td></tr>
<tr class="separator:gaea2ebaacdf2c7e8006588154d95de403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44153c244a607ec033c9f390af8b2329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga44153c244a607ec033c9f390af8b2329">UDMA_PDMA_CH_MAIN0_UART6_RX</a>&#160;&#160;&#160;(0x4400 + 6U)</td></tr>
<tr class="separator:ga44153c244a607ec033c9f390af8b2329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822a266a81f8957b852a52c7e832e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga822a266a81f8957b852a52c7e832e9fc">UDMA_PDMA_CH_MAIN0_MCASP0_RX</a>&#160;&#160;&#160;(0x4500U + 0U)</td></tr>
<tr class="separator:ga822a266a81f8957b852a52c7e832e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a7e5748319f903b01e782a58b2d6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga45a7e5748319f903b01e782a58b2d6c7">UDMA_PDMA_CH_MAIN0_MCASP1_RX</a>&#160;&#160;&#160;(0x4500U + 1U)</td></tr>
<tr class="separator:ga45a7e5748319f903b01e782a58b2d6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae2ab88196c030fe6a7485a711cf416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gafae2ab88196c030fe6a7485a711cf416">UDMA_PDMA_CH_MAIN0_MCASP2_RX</a>&#160;&#160;&#160;(0x4500U + 2U)</td></tr>
<tr class="separator:gafae2ab88196c030fe6a7485a711cf416"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Main0 TX PDMA Channels</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0d62eea6066522af2a7a47ef203a5ca2"></a><a class="anchor" id="Udma_PdmaChMain0Tx"></a></p>
<p>List of all Main0 PDMA TX channels </p>
</td></tr>
<tr class="memitem:gabfafee17c6692cf8a28ff339b6265116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabfafee17c6692cf8a28ff339b6265116">UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga2bd5f6c0870e49d11f0aa0b717a7e05f">UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gabfafee17c6692cf8a28ff339b6265116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070ebffcf4d1127e4e2e433177ff18d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga070ebffcf4d1127e4e2e433177ff18d1">UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac78af9567917bd51034c3e03db89cf5d">UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga070ebffcf4d1127e4e2e433177ff18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ef629e6900dbd14f74355f303a8e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga23ef629e6900dbd14f74355f303a8e8c">UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae2acdbd351b0b08d38c03b58e8510a1b">UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga23ef629e6900dbd14f74355f303a8e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc61a1226ee468aa1a37d2e266a6970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8dc61a1226ee468aa1a37d2e266a6970">UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga08d028950be0090a4d9974b357e2bfed">UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga8dc61a1226ee468aa1a37d2e266a6970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dc607270429273686c3130a6d6ae68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa3dc607270429273686c3130a6d6ae68">UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga146532cf6de166a5a1b229c77b01d3c9">UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaa3dc607270429273686c3130a6d6ae68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3c3a2dfecdfb80c94c6cf998714e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaab3c3a2dfecdfb80c94c6cf998714e85">UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga105ea98e074e82a8f87dff0a8ba330ca">UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaab3c3a2dfecdfb80c94c6cf998714e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff087676d0a351790bcf542f1ea8d0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaff087676d0a351790bcf542f1ea8d0ec">UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga34292cb2ae0e3d649b44c227696ad228">UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaff087676d0a351790bcf542f1ea8d0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2962f70d80d4859743fda313a05d5590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2962f70d80d4859743fda313a05d5590">UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga97396deb47c3ea992a41e174dc1c6cb8">UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga2962f70d80d4859743fda313a05d5590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939b9bfb902fceea0a5883b1a8502725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga939b9bfb902fceea0a5883b1a8502725">UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac14d90d204c24c12c829dc6f260aab93">UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga939b9bfb902fceea0a5883b1a8502725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6885630d7374930e8967ec6fa409eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa6885630d7374930e8967ec6fa409eca">UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac71765ef256a64dfc5771a9d3b5da0f8">UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaa6885630d7374930e8967ec6fa409eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf092ea9738a1677cced733983d70f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gacf092ea9738a1677cced733983d70f6f">UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gab9227e42d5a4bea592a92a6e0cff0343">UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gacf092ea9738a1677cced733983d70f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c837176efeda87a6e2ccec9fa0566b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga1c837176efeda87a6e2ccec9fa0566b3">UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gadf5fb6741948dae47667e65c1a007cd9">UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga1c837176efeda87a6e2ccec9fa0566b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09e08ef454f65be5c9f0a758f06cc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gab09e08ef454f65be5c9f0a758f06cc05">UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga290367cf4ffb1035cc7b2def6408a00b">UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gab09e08ef454f65be5c9f0a758f06cc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa3b6625b366fc42b97655cf9298b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabfa3b6625b366fc42b97655cf9298b36">UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaa4a6ca5cf1f9c3821ea7839baa592b4a">UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gabfa3b6625b366fc42b97655cf9298b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fcf921522d8d95b408ce26c4a198cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga33fcf921522d8d95b408ce26c4a198cf">UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga385333822d82bac33475e688bd2d10d5">UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga33fcf921522d8d95b408ce26c4a198cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee24c74e9c58ed778d5c07ed50c296d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaee24c74e9c58ed778d5c07ed50c296d2">UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gad9e284d9c4ef77ec3e969403bcc3b571">UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaee24c74e9c58ed778d5c07ed50c296d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f83a7fd26420f008d64610f4b0e875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga91f83a7fd26420f008d64610f4b0e875">UDMA_PDMA_CH_MAIN0_UART0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae4e8f350f8f2407af0e54568b75ae558">UDMA_PDMA_CH_MAIN0_UART0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga91f83a7fd26420f008d64610f4b0e875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3ffcc56aa22ba7d5b690bf7801e9a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga7a3ffcc56aa22ba7d5b690bf7801e9a0">UDMA_PDMA_CH_MAIN0_UART1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga71c422ada5cfcaffa7671332e5fd16fb">UDMA_PDMA_CH_MAIN0_UART1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga7a3ffcc56aa22ba7d5b690bf7801e9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cb6e596ba173ee787444c289b5c7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad5cb6e596ba173ee787444c289b5c7ee">UDMA_PDMA_CH_MAIN0_UART2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae0407696c63c93e60c0f2c870297b9ae">UDMA_PDMA_CH_MAIN0_UART2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gad5cb6e596ba173ee787444c289b5c7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6794434af53e6bc2aae9d0dd48618ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga6794434af53e6bc2aae9d0dd48618ecb">UDMA_PDMA_CH_MAIN0_UART3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafa04aeaee7218baa3f765096ddd411e7">UDMA_PDMA_CH_MAIN0_UART3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga6794434af53e6bc2aae9d0dd48618ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7c17eadc989553ef6001f71134a9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabf7c17eadc989553ef6001f71134a9b2">UDMA_PDMA_CH_MAIN0_UART4_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga7aa5b37b57b42fdc1ade4a5419428307">UDMA_PDMA_CH_MAIN0_UART4_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gabf7c17eadc989553ef6001f71134a9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fccec3d4737d003e50b226bf68098c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gab1fccec3d4737d003e50b226bf68098c">UDMA_PDMA_CH_MAIN0_UART5_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaea2ebaacdf2c7e8006588154d95de403">UDMA_PDMA_CH_MAIN0_UART5_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gab1fccec3d4737d003e50b226bf68098c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdb2edc8143099df42cc5baca3a291a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaffdb2edc8143099df42cc5baca3a291a">UDMA_PDMA_CH_MAIN0_UART6_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga44153c244a607ec033c9f390af8b2329">UDMA_PDMA_CH_MAIN0_UART6_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaffdb2edc8143099df42cc5baca3a291a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab297fee1c3d78b770ffa245f9611517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaab297fee1c3d78b770ffa245f9611517">UDMA_PDMA_CH_MAIN0_MCASP0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga822a266a81f8957b852a52c7e832e9fc">UDMA_PDMA_CH_MAIN0_MCASP0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaab297fee1c3d78b770ffa245f9611517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8919083ff3a2e0a91e5a71ec992ce3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8919083ff3a2e0a91e5a71ec992ce3d4">UDMA_PDMA_CH_MAIN0_MCASP1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga45a7e5748319f903b01e782a58b2d6c7">UDMA_PDMA_CH_MAIN0_MCASP1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga8919083ff3a2e0a91e5a71ec992ce3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2285896ff3c444ccfb3a7e59f9da5a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga2285896ff3c444ccfb3a7e59f9da5a3e">UDMA_PDMA_CH_MAIN0_MCASP2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafae2ab88196c030fe6a7485a711cf416">UDMA_PDMA_CH_MAIN0_MCASP2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga2285896ff3c444ccfb3a7e59f9da5a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Main1 RX PDMA Channels</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe7376761e70ecf6bd116df7599dac1d8"></a><a class="anchor" id="Udma_PdmaChMain1Rx"></a></p>
<p>List of all Main1 PDMA RX channels </p>
</td></tr>
<tr class="memitem:gae3d7f9d97ba94609ef89c3d0499ce9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae3d7f9d97ba94609ef89c3d0499ce9e4">UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX</a>&#160;&#160;&#160;(0x4400U + 0U)</td></tr>
<tr class="separator:gae3d7f9d97ba94609ef89c3d0499ce9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0b50aa1bebdfe4c338735dc0f8c37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabb0b50aa1bebdfe4c338735dc0f8c37f">UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX</a>&#160;&#160;&#160;(0x4400U + 1U)</td></tr>
<tr class="separator:gabb0b50aa1bebdfe4c338735dc0f8c37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a0e8aa17aec58052a1c90bae15b968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga87a0e8aa17aec58052a1c90bae15b968">UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX</a>&#160;&#160;&#160;(0x4400U + 2U)</td></tr>
<tr class="separator:ga87a0e8aa17aec58052a1c90bae15b968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb68643f6494cdd43ae4b7cea0963aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gafb68643f6494cdd43ae4b7cea0963aec">UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX</a>&#160;&#160;&#160;(0x4400U + 3U)</td></tr>
<tr class="separator:gafb68643f6494cdd43ae4b7cea0963aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga830a31647b078160cb02167252e9e997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga830a31647b078160cb02167252e9e997">UDMA_PDMA_CH_MAIN1_UART2_RX</a>&#160;&#160;&#160;(0x4400U + 4U)</td></tr>
<tr class="separator:ga830a31647b078160cb02167252e9e997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d1ede76b01610a912579c4787c2fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaf1d1ede76b01610a912579c4787c2fb0">UDMA_PDMA_CH_MAIN1_UART3_RX</a>&#160;&#160;&#160;(0x4400U + 5U)</td></tr>
<tr class="separator:gaf1d1ede76b01610a912579c4787c2fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e2120b98dd77fcf3f363b5000d4002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga61e2120b98dd77fcf3f363b5000d4002">UDMA_PDMA_CH_MAIN1_UART4_RX</a>&#160;&#160;&#160;(0x4400U + 6U)</td></tr>
<tr class="separator:ga61e2120b98dd77fcf3f363b5000d4002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950d28bc18a0147ef06e238d09406194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga950d28bc18a0147ef06e238d09406194">UDMA_PDMA_CH_MAIN1_UART5_RX</a>&#160;&#160;&#160;(0x4400U + 7U)</td></tr>
<tr class="separator:ga950d28bc18a0147ef06e238d09406194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f634d108e07032f8f908558c270ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga10f634d108e07032f8f908558c270ec2">UDMA_PDMA_CH_MAIN1_UART6_RX</a>&#160;&#160;&#160;(0x4400U + 8U)</td></tr>
<tr class="separator:ga10f634d108e07032f8f908558c270ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7afb443f9b2d47758dca6c5f106fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3e7afb443f9b2d47758dca6c5f106fbe">UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX</a>&#160;&#160;&#160;(0x4400U + 9U)</td></tr>
<tr class="separator:ga3e7afb443f9b2d47758dca6c5f106fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fe1bc740d3e751fbba9bd463bf9e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga76fe1bc740d3e751fbba9bd463bf9e98">UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX</a>&#160;&#160;&#160;(0x4400U + 10U)</td></tr>
<tr class="separator:ga76fe1bc740d3e751fbba9bd463bf9e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaddd9dc7c433d31e01e71a0dd88b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8aaddd9dc7c433d31e01e71a0dd88b05">UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX</a>&#160;&#160;&#160;(0x4400U + 11U)</td></tr>
<tr class="separator:ga8aaddd9dc7c433d31e01e71a0dd88b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1512f8596058a033b059637f3415b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gae1512f8596058a033b059637f3415b2e">UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX</a>&#160;&#160;&#160;(0x4400U + 12U)</td></tr>
<tr class="separator:gae1512f8596058a033b059637f3415b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694ab7edd2cabd8c6272f40c973bb4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga694ab7edd2cabd8c6272f40c973bb4e7">UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX</a>&#160;&#160;&#160;(0x4400U + 13U)</td></tr>
<tr class="separator:ga694ab7edd2cabd8c6272f40c973bb4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad830570ba4bbce7fe9b2f172e98c3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaad830570ba4bbce7fe9b2f172e98c3fb">UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX</a>&#160;&#160;&#160;(0x4400U + 14U)</td></tr>
<tr class="separator:gaad830570ba4bbce7fe9b2f172e98c3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe7a543107a95118b3bb7641704465b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0fe7a543107a95118b3bb7641704465b">UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX</a>&#160;&#160;&#160;(0x4400U + 15U)</td></tr>
<tr class="separator:ga0fe7a543107a95118b3bb7641704465b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fb008cfdf4366597d7d727a398f322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaa6fb008cfdf4366597d7d727a398f322">UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX</a>&#160;&#160;&#160;(0x4400U + 16U)</td></tr>
<tr class="separator:gaa6fb008cfdf4366597d7d727a398f322"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Main1 TX PDMA Channels</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdf98c9805731f5de813f334c8c474aa2"></a><a class="anchor" id="Udma_PdmaChMain1Tx"></a></p>
<p>List of all Main1 PDMA TX channels </p>
</td></tr>
<tr class="memitem:gad8727ba3a99502dba6c2caf7a0b00e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gad8727ba3a99502dba6c2caf7a0b00e74">UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae3d7f9d97ba94609ef89c3d0499ce9e4">UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gad8727ba3a99502dba6c2caf7a0b00e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8721360f3a05f4ea576f29f8e0534dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga8721360f3a05f4ea576f29f8e0534dff">UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gabb0b50aa1bebdfe4c338735dc0f8c37f">UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga8721360f3a05f4ea576f29f8e0534dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d583be195b722a10523afca7a298e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga46d583be195b722a10523afca7a298e3">UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga87a0e8aa17aec58052a1c90bae15b968">UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga46d583be195b722a10523afca7a298e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae45266684b9ce34f5eddfe6d032845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga1ae45266684b9ce34f5eddfe6d032845">UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafb68643f6494cdd43ae4b7cea0963aec">UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga1ae45266684b9ce34f5eddfe6d032845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c586a72cacdb0d207afd92aaab2729f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0c586a72cacdb0d207afd92aaab2729f">UDMA_PDMA_CH_MAIN1_UART2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga830a31647b078160cb02167252e9e997">UDMA_PDMA_CH_MAIN1_UART2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga0c586a72cacdb0d207afd92aaab2729f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4baed3f4e72a6a79c8fe35e124e62175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga4baed3f4e72a6a79c8fe35e124e62175">UDMA_PDMA_CH_MAIN1_UART3_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaf1d1ede76b01610a912579c4787c2fb0">UDMA_PDMA_CH_MAIN1_UART3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga4baed3f4e72a6a79c8fe35e124e62175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa29b92784b80e43fabbff46602607ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gaaa29b92784b80e43fabbff46602607ca">UDMA_PDMA_CH_MAIN1_UART4_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga61e2120b98dd77fcf3f363b5000d4002">UDMA_PDMA_CH_MAIN1_UART4_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gaaa29b92784b80e43fabbff46602607ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8aab8cac06cb843fad4c373be3493d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga3b8aab8cac06cb843fad4c373be3493d">UDMA_PDMA_CH_MAIN1_UART5_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga950d28bc18a0147ef06e238d09406194">UDMA_PDMA_CH_MAIN1_UART5_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga3b8aab8cac06cb843fad4c373be3493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9b18a5484fe8bd04c6a5880fe9da19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gade9b18a5484fe8bd04c6a5880fe9da19">UDMA_PDMA_CH_MAIN1_UART6_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga10f634d108e07032f8f908558c270ec2">UDMA_PDMA_CH_MAIN1_UART6_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gade9b18a5484fe8bd04c6a5880fe9da19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdf33c939107aef7cc183434e5f7044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0fdf33c939107aef7cc183434e5f7044">UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga3e7afb443f9b2d47758dca6c5f106fbe">UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga0fdf33c939107aef7cc183434e5f7044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5e193ed1c5e9766a0190e1915cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga48f5e193ed1c5e9766a0190e1915cbe2">UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga76fe1bc740d3e751fbba9bd463bf9e98">UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga48f5e193ed1c5e9766a0190e1915cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4014bf88ef7a8ddbc89508dae294783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga4014bf88ef7a8ddbc89508dae294783f">UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga8aaddd9dc7c433d31e01e71a0dd88b05">UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga4014bf88ef7a8ddbc89508dae294783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57845432e01853e70ea105dc2169ba49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga57845432e01853e70ea105dc2169ba49">UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae1512f8596058a033b059637f3415b2e">UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga57845432e01853e70ea105dc2169ba49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a9f660d94c6ca84a85182525cdbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#ga0b0a9f660d94c6ca84a85182525cdbf5">UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga694ab7edd2cabd8c6272f40c973bb4e7">UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:ga0b0a9f660d94c6ca84a85182525cdbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb57fb74380b0968d38d4b5db7c30c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__SOC.html#gabb57fb74380b0968d38d4b5db7c30c77">UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaad830570ba4bbce7fe9b2f172e98c3fb">UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td></tr>
<tr class="separator:gabb57fb74380b0968d38d4b5db7c30c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga14550d81fcf0f34c7c5f0280868d3a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14550d81fcf0f34c7c5f0280868d3a45">&#9670;&nbsp;</a></span>UDMA_INST_ID_BCDMA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_BCDMA_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCDMA instance. </p>

</div>
</div>
<a id="ga8fdb78bfc5604d480e5ccec3c3b6df60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdb78bfc5604d480e5ccec3c3b6df60">&#9670;&nbsp;</a></span>UDMA_INST_ID_PKTDMA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_PKTDMA_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaa7989a3af0231d66e7a7b06e6a8775c7">UDMA_INST_ID_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PKTDMA instance. </p>

</div>
</div>
<a id="gad35203330bdeb3b99eea31aaa6af4f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad35203330bdeb3b99eea31aaa6af4f03">&#9670;&nbsp;</a></span>UDMA_INST_ID_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_START&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of UDMA instance. </p>

</div>
</div>
<a id="ga15801b0e1d3fa515c16083a38fcef4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15801b0e1d3fa515c16083a38fcef4db">&#9670;&nbsp;</a></span>UDMA_INST_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaa7989a3af0231d66e7a7b06e6a8775c7">UDMA_INST_ID_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of UDMA instance. </p>

</div>
</div>
<a id="ga7c4df78cd4c5af513e2b5dde5077e8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4df78cd4c5af513e2b5dde5077e8e7">&#9670;&nbsp;</a></span>UDMA_NUM_INST_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_INST_ID&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga15801b0e1d3fa515c16083a38fcef4db">UDMA_INST_ID_MAX</a> - <a class="el" href="group__DRV__UDMA__SOC.html#gad35203330bdeb3b99eea31aaa6af4f03">UDMA_INST_ID_START</a> + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of UDMA instances. </p>

</div>
</div>
<a id="gae8af0333736462bde7ddd2c49b62b59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8af0333736462bde7ddd2c49b62b59e">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_LCDMA_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_LCDMA_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate LCDMA module is present or not in the SOC. </p>

</div>
</div>
<a id="ga683dea49672cb5521331e521447da8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683dea49672cb5521331e521447da8fd">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RA_LCDMA_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RA_LCDMA_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate LCDMA RA is present or not in the SOC. </p>

</div>
</div>
<a id="ga3a9aafcf18b28ccd2f4f0d024ee25a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a9aafcf18b28ccd2f4f0d024ee25a71">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_UDMAP_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_UDMAP_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41840ad220bd3c492d067ad61eb83655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41840ad220bd3c492d067ad61eb83655">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_PROXY_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_PROXY_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Proxy is present or not in the SOC. </p>

</div>
</div>
<a id="ga27b732845bbb92c1a2094f4ccf24a02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b732845bbb92c1a2094f4ccf24a02e">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_CLEC_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_CLEC_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Clec is present or not in the SOC. </p>

</div>
</div>
<a id="gadfceb91afd2ca54958eef19ef05f904e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfceb91afd2ca54958eef19ef05f904e">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RA_NORMAL_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RA_NORMAL_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Normal RA is present or not in the SOC. </p>

</div>
</div>
<a id="ga7a05378f35d2ba17ab38afa48f8e5144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a05378f35d2ba17ab38afa48f8e5144">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RING_MON_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RING_MON_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Ring Monitor is present or not in the SOC. </p>

</div>
</div>
<a id="ga786f396fe55a7bb812734e14c92b26b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga786f396fe55a7bb812734e14c92b26b5">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_APPLY_RING_WORKAROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_APPLY_RING_WORKAROUND&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate the SOC needs ring reset workaround. </p>

</div>
</div>
<a id="gab1e444dbc8fb1bc7197e5d0d81a6f4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e444dbc8fb1bc7197e5d0d81a6f4bd">&#9670;&nbsp;</a></span>UDMA_TX_UHC_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_UHC_CHANS_FDEPTH&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Ultra High Capacity Channel FDEPTH. </p>

</div>
</div>
<a id="ga72c1cc2cb341cf5b68dac5f774eb3622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c1cc2cb341cf5b68dac5f774eb3622">&#9670;&nbsp;</a></span>UDMA_TX_HC_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_HC_CHANS_FDEPTH&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx High Capacity Channel FDEPTH. </p>

</div>
</div>
<a id="ga6803f9430aa1cb2e90cb090b1f2d3e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6803f9430aa1cb2e90cb090b1f2d3e6c">&#9670;&nbsp;</a></span>UDMA_TX_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_CHANS_FDEPTH&#160;&#160;&#160;(192U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Normal Channel FDEPTH. </p>

</div>
</div>
<a id="ga9d28ec7d2b3263fcc71d1b755b4efe0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d28ec7d2b3263fcc71d1b755b4efe0f">&#9670;&nbsp;</a></span>UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical address (normal) </p>

</div>
</div>
<a id="ga2922235ab16d0775840ab5b87d87b18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2922235ab16d0775840ab5b87d87b18f">&#9670;&nbsp;</a></span>UDMA_RINGACC_ASEL_ENDPOINT_PCIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RINGACC_ASEL_ENDPOINT_PCIE0&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCIE0. </p>

</div>
</div>
<a id="ga825e6e62e09afa08845bc9a79aab52d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga825e6e62e09afa08845bc9a79aab52d9">&#9670;&nbsp;</a></span>UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RINGACC_ASEL_ENDPOINT_ACP_WR_ALLOC&#160;&#160;&#160;((uint32_t) 14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM ACP port: write-allocate cacheable, bufferable. </p>

</div>
</div>
<a id="gaa6fe914b7f328a75a774060b24fea861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6fe914b7f328a75a774060b24fea861">&#9670;&nbsp;</a></span>UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RINGACC_ASEL_ENDPOINT_ACP_RD_ALLOC&#160;&#160;&#160;((uint32_t) 15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM ACP port: read-allocate, cacheable, bufferable. </p>

</div>
</div>
<a id="ga2d07937d61a59b318170003ad06d456b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d07937d61a59b318170003ad06d456b">&#9670;&nbsp;</a></span>UDMA_NUM_MAPPED_TX_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MAPPED_TX_GROUP&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Mapped TX Group. </p>

</div>
</div>
<a id="gaa03ce820ce64111c06f65672cab4d8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03ce820ce64111c06f65672cab4d8ea">&#9670;&nbsp;</a></span>UDMA_MAPPED_TX_GROUP_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_TX_GROUP_CPSW&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gafec3b00e95ce41d911a09e6117da4779">UDMA_MAPPED_GROUP0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02de7b143d3010522337ea00212ac34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02de7b143d3010522337ea00212ac34a">&#9670;&nbsp;</a></span>UDMA_MAPPED_TX_GROUP_SAUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_TX_GROUP_SAUL&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gac7932bad563725f249d5cbc1c55af812">UDMA_MAPPED_GROUP1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6051365e98faf9f05b1b84ae4d5d47c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6051365e98faf9f05b1b84ae4d5d47c5">&#9670;&nbsp;</a></span>UDMA_MAPPED_TX_GROUP_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_TX_GROUP_ICSSG_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga45b4491a489a053c63efbfd495de2706">UDMA_MAPPED_GROUP2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadee4ca73d1eb4535ec2da4140e1325c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee4ca73d1eb4535ec2da4140e1325c5">&#9670;&nbsp;</a></span>UDMA_MAPPED_TX_GROUP_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_TX_GROUP_ICSSG_1&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gab571e0508c9780634ecdd35a4d74376d">UDMA_MAPPED_GROUP3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1258ccfbc942638e000a3de996651d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1258ccfbc942638e000a3de996651d42">&#9670;&nbsp;</a></span>UDMA_NUM_MAPPED_RX_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MAPPED_RX_GROUP&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Mapped RX Group. </p>

</div>
</div>
<a id="gacabe0b0307ab2bc56af93a64f84ea799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacabe0b0307ab2bc56af93a64f84ea799">&#9670;&nbsp;</a></span>UDMA_MAPPED_RX_GROUP_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_RX_GROUP_CPSW&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga04fb9c15ccec7d9fd6f91ac07b79a60b">UDMA_MAPPED_GROUP4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6c0980ff06fb21c5e783f5b3a89e501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c0980ff06fb21c5e783f5b3a89e501">&#9670;&nbsp;</a></span>UDMA_MAPPED_RX_GROUP_SAUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_RX_GROUP_SAUL&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga7af283162756790b715da28a2c034fde">UDMA_MAPPED_GROUP5</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9579804bfb59ac06f57656fa618169ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9579804bfb59ac06f57656fa618169ee">&#9670;&nbsp;</a></span>UDMA_MAPPED_RX_GROUP_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_RX_GROUP_ICSSG_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga1d6cde46b99e7b4f1bc1cef20806cc97">UDMA_MAPPED_GROUP6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacac29c09c33de909a2a72800009ff96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacac29c09c33de909a2a72800009ff96b">&#9670;&nbsp;</a></span>UDMA_MAPPED_RX_GROUP_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAPPED_RX_GROUP_ICSSG_1&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga2f9c47b5ac3fd82f1ff3509c5fb049c8">UDMA_MAPPED_GROUP7</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae086607a5b83f3b4bcd4311310bca2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae086607a5b83f3b4bcd4311310bca2aa">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MPU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MPU1_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d8047135b737b982ab17812b8e3ff9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d8047135b737b982ab17812b8e3ff9b">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU2_0&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf3c054af6d2ac52c91ef7e125b7025e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf3c054af6d2ac52c91ef7e125b7025e">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU2_1&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga383940be8a38b0e3f909fd701e14a3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383940be8a38b0e3f909fd701e14a3a8">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU1_0&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4516b6955fcf0e36bb97edf0c669d1fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4516b6955fcf0e36bb97edf0c669d1fb">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU1_1&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c3d81881427e99aa375dd30d612be00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c3d81881427e99aa375dd30d612be00">&#9670;&nbsp;</a></span>UDMA_NUM_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_CORE&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db767e607e289e0097964f5823961ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db767e607e289e0097964f5823961ce">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC_UHC&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity Block Copy Channels. </p>

</div>
</div>
<a id="ga3eea6a143c03d1836cb64561be088f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eea6a143c03d1836cb64561be088f47">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC_HC&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity Block Copy Channels. </p>

</div>
</div>
<a id="ga931e1520f2d0c8efa58a1ee8f8f58e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga931e1520f2d0c8efa58a1ee8f8f58e54">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity Block Copy Channels. </p>

</div>
</div>
<a id="ga94d6966beb96e4dceae7d68233ec2d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d6966beb96e4dceae7d68233ec2d61">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX_UHC&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity TX Channels. </p>

</div>
</div>
<a id="ga8fdedfa7053f02d0b63633d634640624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fdedfa7053f02d0b63633d634640624">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX_HC&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity TX Channels. </p>

</div>
</div>
<a id="ga284e0cead32aec29f1a0b6eb7e3d0c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284e0cead32aec29f1a0b6eb7e3d0c13">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity TX Channels. </p>

</div>
</div>
<a id="ga0bc872f030eb5920f0d8b92e4af53b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc872f030eb5920f0d8b92e4af53b17">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX_UHC&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity RX Channels. </p>

</div>
</div>
<a id="gabd40bf8d50ea1e8832d5aa3e3c1eddb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd40bf8d50ea1e8832d5aa3e3c1eddb3">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX_HC&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity RX Channels. </p>

</div>
</div>
<a id="gaf691a82361ed05294167ebb20691c770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf691a82361ed05294167ebb20691c770">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity RX Channels. </p>

</div>
</div>
<a id="ga018be1389ac9bcee51a029be858c6229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga018be1389ac9bcee51a029be858c6229">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_GLOBAL_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_GLOBAL_EVENT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Event. </p>

</div>
</div>
<a id="ga631ceb75dee3d0d6dddb60da785e847f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga631ceb75dee3d0d6dddb60da785e847f">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_VINTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_VINTR&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Interrupts. </p>

</div>
</div>
<a id="gab8c1d22174323ac0b1e39cf596b06a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8c1d22174323ac0b1e39cf596b06a08">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_CPSW&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Channels for CPSW </p>

</div>
</div>
<a id="ga2f83e40b9e63f521d3dcda48639633e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f83e40b9e63f521d3dcda48639633e9">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_SAUL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_SAUL_0&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Channels for SAUL_0 </p>

</div>
</div>
<a id="ga8886b49686eff5ec9f7c3d9289e852c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8886b49686eff5ec9f7c3d9289e852c1">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_SAUL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_SAUL_1&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Channels for SAUL_1 </p>

</div>
</div>
<a id="ga11194448414608c23ea16c709792e58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11194448414608c23ea16c709792e58f">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_0&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Channels for ICSSG_0 </p>

</div>
</div>
<a id="ga95a9d82335955f455c889b7000ce591b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95a9d82335955f455c889b7000ce591b">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_ICSSG_1&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Channels for ICSSG_1 </p>

</div>
</div>
<a id="ga051bce31e21e753669dccd360c8c2759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga051bce31e21e753669dccd360c8c2759">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_CPSW&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for CPSW </p>

</div>
</div>
<a id="ga42cf73e54ba158362ef32fabe9dc1969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42cf73e54ba158362ef32fabe9dc1969">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_SAUL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_0&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for SAUL_0 </p>

</div>
</div>
<a id="ga3c90e453aa1554bf3c763dc86960f07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c90e453aa1554bf3c763dc86960f07d">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_SAUL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_1&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for SAUL_1 </p>

</div>
</div>
<a id="ga1892122940a844d5d445e949a17a1979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1892122940a844d5d445e949a17a1979">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_SAUL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_2&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for SAUL_2 </p>

</div>
</div>
<a id="gad3531c0dff71190e1a748b793ce9c7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3531c0dff71190e1a748b793ce9c7bd">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_SAUL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_SAUL_3&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for SAUL_3 </p>

</div>
</div>
<a id="ga625a4bd6ff5bbd377dfc723bdc98ac51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625a4bd6ff5bbd377dfc723bdc98ac51">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_0&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for ICSSG_0 </p>

</div>
</div>
<a id="ga8219c8a3118810aacf471fec99673b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8219c8a3118810aacf471fec99673b6a">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_ICSSG_1&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Channels for ICSSG_1 </p>

</div>
</div>
<a id="ga27f0f506d742ee6a7d75239122ccf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f0f506d742ee6a7d75239122ccf745">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_RING_CPSW&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Rings for CPSW </p>

</div>
</div>
<a id="ga3aa6721d9042f1ca99a0bf7bd0d0b70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa6721d9042f1ca99a0bf7bd0d0b70a">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_0&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Rings for SAUL_0 </p>

</div>
</div>
<a id="gad21eec863f37f0f4342e6e5e68ef1842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21eec863f37f0f4342e6e5e68ef1842">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_RING_SAUL_1&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Rings for SAUL_1 </p>

</div>
</div>
<a id="ga63772595ae921534bfac767b5bca6322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63772595ae921534bfac767b5bca6322">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_0&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Rings for ICSSG_0 </p>

</div>
</div>
<a id="ga3c4762fad495e04e9590f0f0c7135e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4762fad495e04e9590f0f0c7135e56">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_TX_RING_ICSSG_1&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped TX Rings for ICSSG_1 </p>

</div>
</div>
<a id="ga4198dd0a270168a3083e8e6df6c7127d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4198dd0a270168a3083e8e6df6c7127d">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_CPSW&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for CPSW </p>

</div>
</div>
<a id="ga27025e9a1fe1f82075e52405f340949e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27025e9a1fe1f82075e52405f340949e">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_0&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for SAUL_0 </p>

</div>
</div>
<a id="gabf53d034a14ece57eb62186b90cd7ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf53d034a14ece57eb62186b90cd7ab0">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_1&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for SAUL_1 </p>

</div>
</div>
<a id="gad4fd5125a945ca3466214c8aeec2e80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4fd5125a945ca3466214c8aeec2e80e">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_2&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for SAUL_2 </p>

</div>
</div>
<a id="ga181554e7708c350a72ab9c7a44f21ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181554e7708c350a72ab9c7a44f21ce8">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_SAUL_3&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for SAUL_3 </p>

</div>
</div>
<a id="ga576d5f4f6bd3d45ca92875774e863138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576d5f4f6bd3d45ca92875774e863138">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_0&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for ICSSG_0 </p>

</div>
</div>
<a id="ga9a02ce8e9e6726fa06323642b448a130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a02ce8e9e6726fa06323642b448a130">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_MAPPED_RX_RING_ICSSG_1&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[Pktdma Only] Mapped RX Rings for ICSSG_1 </p>

</div>
</div>
<a id="gac29e6d541c5ece5a2b1873d30c25c4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac29e6d541c5ece5a2b1873d30c25c4ac">&#9670;&nbsp;</a></span>UDMA_RM_NUM_BCDMA_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_BCDMA_RES&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of BCDMA resources. </p>

</div>
</div>
<a id="ga473477adce1fdb154a13ff4d38805a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473477adce1fdb154a13ff4d38805a4e">&#9670;&nbsp;</a></span>UDMA_RM_NUM_PKTDMA_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_PKTDMA_RES&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of PKTDMA resources. </p>

</div>
</div>
<a id="ga22140b6b4916c5c9b08a4a7013216f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22140b6b4916c5c9b08a4a7013216f13">&#9670;&nbsp;</a></span>UDMA_RM_NUM_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_RES&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of resources. </p>

</div>
</div>
<a id="ga696ccd3f681d225dfbb9394e1108c261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga696ccd3f681d225dfbb9394e1108c261">&#9670;&nbsp;</a></span>UDMA_RM_NUM_SHARED_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_SHARED_RES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of shared resources - Global_Event/IR Intr. </p>

</div>
</div>
<a id="gabeeff22048042cdf140ed3c40875cdb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeeff22048042cdf140ed3c40875cdb5">&#9670;&nbsp;</a></span>UDMA_RM_SHARED_RES_MAX_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_SHARED_RES_MAX_INST&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum no.of instances to split a shared resource. This should be max(UDMA_NUM_CORE,UDMA_NUM_INST_ID) </p>

</div>
</div>
<a id="ga04d07d8662b93555357c633304d1cf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04d07d8662b93555357c633304d1cf6b">&#9670;&nbsp;</a></span>UDMA_PSIL_DEST_THREAD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_DEST_THREAD_OFFSET&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Destination thread offset. </p>

</div>
</div>
<a id="gad076f220153d17df2f65666d70456e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad076f220153d17df2f65666d70456e00">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_CPSW2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_CPSW2_RX&#160;&#160;&#160;(0x4500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5eee822d4750a13430fee866bc370547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eee822d4750a13430fee866bc370547">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_SAUL0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_SAUL0_RX&#160;&#160;&#160;(0x7504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54dab0a2b9fd24b62867b383aa8cd685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54dab0a2b9fd24b62867b383aa8cd685">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G0_RX&#160;&#160;&#160;(0x4100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b7f1461d9a65fbf12bff97496b26891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b7f1461d9a65fbf12bff97496b26891">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G1_RX&#160;&#160;&#160;(0x4200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3201626d1893254a036b3d981f92cbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3201626d1893254a036b3d981f92cbb0">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_CPSW2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_CPSW2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gad076f220153d17df2f65666d70456e00">UDMA_PSIL_CH_CPSW2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gace1013fdfc88a96284c2239714888879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1013fdfc88a96284c2239714888879">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_SAUL0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_SAUL0_TX&#160;&#160;&#160;(0xf500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98cbdc6f9f28a06ec390590e1154d07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98cbdc6f9f28a06ec390590e1154d07b">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga54dab0a2b9fd24b62867b383aa8cd685">UDMA_PSIL_CH_ICSS_G0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc1e4d27c9c872529dd60b49a272f8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc1e4d27c9c872529dd60b49a272f8fc">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga2b7f1461d9a65fbf12bff97496b26891">UDMA_PSIL_CH_ICSS_G1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacaa3b4a11ab96a1ac62d69d6714448a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa3b4a11ab96a1ac62d69d6714448a5">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_CPSW2_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_CPSW2_TX_CNT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad457997713822238f0d1f4100d09c22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad457997713822238f0d1f4100d09c22d">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_SAUL0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_SAUL0_TX_CNT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad28f634aaba7a173c90099b004414953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28f634aaba7a173c90099b004414953">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G0_TX_CNT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7498fb40c23eeaeb7e28a4ceec39a6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7498fb40c23eeaeb7e28a4ceec39a6d1">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G1_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G1_TX_CNT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga267389ffc5e73b62ab267495884f0185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga267389ffc5e73b62ab267495884f0185">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_CPSW2_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_CPSW2_RX_CNT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa96eda724c7bdc533432820b21606c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96eda724c7bdc533432820b21606c5b">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_SAUL0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_SAUL0_RX_CNT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef88daa527ceab8daf60c3229ba7a024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef88daa527ceab8daf60c3229ba7a024">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G0_RX_CNT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga61b030ccda5762f51ab4145c6e8fd130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b030ccda5762f51ab4145c6e8fd130">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_ICSS_G1_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_ICSS_G1_RX_CNT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2bd5f6c0870e49d11f0aa0b717a7e05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd5f6c0870e49d11f0aa0b717a7e05f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX&#160;&#160;&#160;(0x4300U + 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac78af9567917bd51034c3e03db89cf5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78af9567917bd51034c3e03db89cf5d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX&#160;&#160;&#160;(0x4300U + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2acdbd351b0b08d38c03b58e8510a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2acdbd351b0b08d38c03b58e8510a1b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX&#160;&#160;&#160;(0x4300U + 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08d028950be0090a4d9974b357e2bfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08d028950be0090a4d9974b357e2bfed">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX&#160;&#160;&#160;(0x4300U + 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga146532cf6de166a5a1b229c77b01d3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146532cf6de166a5a1b229c77b01d3c9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX&#160;&#160;&#160;(0x4300U + 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga105ea98e074e82a8f87dff0a8ba330ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga105ea98e074e82a8f87dff0a8ba330ca">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX&#160;&#160;&#160;(0x4300U + 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34292cb2ae0e3d649b44c227696ad228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34292cb2ae0e3d649b44c227696ad228">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX&#160;&#160;&#160;(0x4300U + 6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97396deb47c3ea992a41e174dc1c6cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97396deb47c3ea992a41e174dc1c6cb8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX&#160;&#160;&#160;(0x4300U + 7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac14d90d204c24c12c829dc6f260aab93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac14d90d204c24c12c829dc6f260aab93">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX&#160;&#160;&#160;(0x4300U + 8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac71765ef256a64dfc5771a9d3b5da0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71765ef256a64dfc5771a9d3b5da0f8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX&#160;&#160;&#160;(0x4300U + 9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9227e42d5a4bea592a92a6e0cff0343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9227e42d5a4bea592a92a6e0cff0343">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX&#160;&#160;&#160;(0x4300U + 10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf5fb6741948dae47667e65c1a007cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf5fb6741948dae47667e65c1a007cd9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX&#160;&#160;&#160;(0x4300U + 11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga290367cf4ffb1035cc7b2def6408a00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290367cf4ffb1035cc7b2def6408a00b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX&#160;&#160;&#160;(0x4300U + 12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa4a6ca5cf1f9c3821ea7839baa592b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a6ca5cf1f9c3821ea7839baa592b4a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX&#160;&#160;&#160;(0x4300U + 13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga385333822d82bac33475e688bd2d10d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga385333822d82bac33475e688bd2d10d5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX&#160;&#160;&#160;(0x4300U + 14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9e284d9c4ef77ec3e969403bcc3b571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e284d9c4ef77ec3e969403bcc3b571">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX&#160;&#160;&#160;(0x4300U + 15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4e8f350f8f2407af0e54568b75ae558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e8f350f8f2407af0e54568b75ae558">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART0_RX&#160;&#160;&#160;(0x4400 + 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71c422ada5cfcaffa7671332e5fd16fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c422ada5cfcaffa7671332e5fd16fb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART1_RX&#160;&#160;&#160;(0x4400 + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0407696c63c93e60c0f2c870297b9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0407696c63c93e60c0f2c870297b9ae">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART2_RX&#160;&#160;&#160;(0x4400 + 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa04aeaee7218baa3f765096ddd411e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa04aeaee7218baa3f765096ddd411e7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART3_RX&#160;&#160;&#160;(0x4400 + 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7aa5b37b57b42fdc1ade4a5419428307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aa5b37b57b42fdc1ade4a5419428307">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART4_RX&#160;&#160;&#160;(0x4400 + 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea2ebaacdf2c7e8006588154d95de403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea2ebaacdf2c7e8006588154d95de403">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART5_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART5_RX&#160;&#160;&#160;(0x4400 + 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44153c244a607ec033c9f390af8b2329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44153c244a607ec033c9f390af8b2329">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART6_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART6_RX&#160;&#160;&#160;(0x4400 + 6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga822a266a81f8957b852a52c7e832e9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga822a266a81f8957b852a52c7e832e9fc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP0_RX&#160;&#160;&#160;(0x4500U + 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45a7e5748319f903b01e782a58b2d6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a7e5748319f903b01e782a58b2d6c7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP1_RX&#160;&#160;&#160;(0x4500U + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafae2ab88196c030fe6a7485a711cf416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae2ab88196c030fe6a7485a711cf416">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP2_RX&#160;&#160;&#160;(0x4500U + 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfafee17c6692cf8a28ff339b6265116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfafee17c6692cf8a28ff339b6265116">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga2bd5f6c0870e49d11f0aa0b717a7e05f">UDMA_PDMA_CH_MAIN0_MCSPI0_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga070ebffcf4d1127e4e2e433177ff18d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070ebffcf4d1127e4e2e433177ff18d1">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac78af9567917bd51034c3e03db89cf5d">UDMA_PDMA_CH_MAIN0_MCSPI0_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23ef629e6900dbd14f74355f303a8e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ef629e6900dbd14f74355f303a8e8c">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae2acdbd351b0b08d38c03b58e8510a1b">UDMA_PDMA_CH_MAIN0_MCSPI0_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8dc61a1226ee468aa1a37d2e266a6970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc61a1226ee468aa1a37d2e266a6970">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga08d028950be0090a4d9974b357e2bfed">UDMA_PDMA_CH_MAIN0_MCSPI0_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3dc607270429273686c3130a6d6ae68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3dc607270429273686c3130a6d6ae68">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga146532cf6de166a5a1b229c77b01d3c9">UDMA_PDMA_CH_MAIN0_MCSPI1_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab3c3a2dfecdfb80c94c6cf998714e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3c3a2dfecdfb80c94c6cf998714e85">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga105ea98e074e82a8f87dff0a8ba330ca">UDMA_PDMA_CH_MAIN0_MCSPI1_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff087676d0a351790bcf542f1ea8d0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff087676d0a351790bcf542f1ea8d0ec">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga34292cb2ae0e3d649b44c227696ad228">UDMA_PDMA_CH_MAIN0_MCSPI1_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2962f70d80d4859743fda313a05d5590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2962f70d80d4859743fda313a05d5590">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga97396deb47c3ea992a41e174dc1c6cb8">UDMA_PDMA_CH_MAIN0_MCSPI1_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga939b9bfb902fceea0a5883b1a8502725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga939b9bfb902fceea0a5883b1a8502725">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac14d90d204c24c12c829dc6f260aab93">UDMA_PDMA_CH_MAIN0_MCSPI2_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6885630d7374930e8967ec6fa409eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6885630d7374930e8967ec6fa409eca">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gac71765ef256a64dfc5771a9d3b5da0f8">UDMA_PDMA_CH_MAIN0_MCSPI2_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf092ea9738a1677cced733983d70f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf092ea9738a1677cced733983d70f6f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gab9227e42d5a4bea592a92a6e0cff0343">UDMA_PDMA_CH_MAIN0_MCSPI2_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c837176efeda87a6e2ccec9fa0566b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c837176efeda87a6e2ccec9fa0566b3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gadf5fb6741948dae47667e65c1a007cd9">UDMA_PDMA_CH_MAIN0_MCSPI2_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab09e08ef454f65be5c9f0a758f06cc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab09e08ef454f65be5c9f0a758f06cc05">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga290367cf4ffb1035cc7b2def6408a00b">UDMA_PDMA_CH_MAIN0_MCSPI3_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfa3b6625b366fc42b97655cf9298b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfa3b6625b366fc42b97655cf9298b36">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaa4a6ca5cf1f9c3821ea7839baa592b4a">UDMA_PDMA_CH_MAIN0_MCSPI3_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33fcf921522d8d95b408ce26c4a198cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33fcf921522d8d95b408ce26c4a198cf">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga385333822d82bac33475e688bd2d10d5">UDMA_PDMA_CH_MAIN0_MCSPI3_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee24c74e9c58ed778d5c07ed50c296d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee24c74e9c58ed778d5c07ed50c296d2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gad9e284d9c4ef77ec3e969403bcc3b571">UDMA_PDMA_CH_MAIN0_MCSPI3_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91f83a7fd26420f008d64610f4b0e875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91f83a7fd26420f008d64610f4b0e875">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae4e8f350f8f2407af0e54568b75ae558">UDMA_PDMA_CH_MAIN0_UART0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a3ffcc56aa22ba7d5b690bf7801e9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a3ffcc56aa22ba7d5b690bf7801e9a0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga71c422ada5cfcaffa7671332e5fd16fb">UDMA_PDMA_CH_MAIN0_UART1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad5cb6e596ba173ee787444c289b5c7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5cb6e596ba173ee787444c289b5c7ee">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae0407696c63c93e60c0f2c870297b9ae">UDMA_PDMA_CH_MAIN0_UART2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6794434af53e6bc2aae9d0dd48618ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6794434af53e6bc2aae9d0dd48618ecb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafa04aeaee7218baa3f765096ddd411e7">UDMA_PDMA_CH_MAIN0_UART3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf7c17eadc989553ef6001f71134a9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7c17eadc989553ef6001f71134a9b2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART4_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga7aa5b37b57b42fdc1ade4a5419428307">UDMA_PDMA_CH_MAIN0_UART4_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1fccec3d4737d003e50b226bf68098c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1fccec3d4737d003e50b226bf68098c">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART5_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART5_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaea2ebaacdf2c7e8006588154d95de403">UDMA_PDMA_CH_MAIN0_UART5_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffdb2edc8143099df42cc5baca3a291a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffdb2edc8143099df42cc5baca3a291a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_UART6_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_UART6_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga44153c244a607ec033c9f390af8b2329">UDMA_PDMA_CH_MAIN0_UART6_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab297fee1c3d78b770ffa245f9611517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab297fee1c3d78b770ffa245f9611517">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga822a266a81f8957b852a52c7e832e9fc">UDMA_PDMA_CH_MAIN0_MCASP0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8919083ff3a2e0a91e5a71ec992ce3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8919083ff3a2e0a91e5a71ec992ce3d4">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga45a7e5748319f903b01e782a58b2d6c7">UDMA_PDMA_CH_MAIN0_MCASP1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2285896ff3c444ccfb3a7e59f9da5a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2285896ff3c444ccfb3a7e59f9da5a3e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN0_MCASP2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN0_MCASP2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafae2ab88196c030fe6a7485a711cf416">UDMA_PDMA_CH_MAIN0_MCASP2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3d7f9d97ba94609ef89c3d0499ce9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d7f9d97ba94609ef89c3d0499ce9e4">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX&#160;&#160;&#160;(0x4400U + 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb0b50aa1bebdfe4c338735dc0f8c37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0b50aa1bebdfe4c338735dc0f8c37f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX&#160;&#160;&#160;(0x4400U + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87a0e8aa17aec58052a1c90bae15b968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87a0e8aa17aec58052a1c90bae15b968">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX&#160;&#160;&#160;(0x4400U + 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb68643f6494cdd43ae4b7cea0963aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb68643f6494cdd43ae4b7cea0963aec">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX&#160;&#160;&#160;(0x4400U + 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga830a31647b078160cb02167252e9e997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga830a31647b078160cb02167252e9e997">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART2_RX&#160;&#160;&#160;(0x4400U + 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1d1ede76b01610a912579c4787c2fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d1ede76b01610a912579c4787c2fb0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART3_RX&#160;&#160;&#160;(0x4400U + 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga61e2120b98dd77fcf3f363b5000d4002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e2120b98dd77fcf3f363b5000d4002">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART4_RX&#160;&#160;&#160;(0x4400U + 6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga950d28bc18a0147ef06e238d09406194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950d28bc18a0147ef06e238d09406194">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART5_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART5_RX&#160;&#160;&#160;(0x4400U + 7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10f634d108e07032f8f908558c270ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f634d108e07032f8f908558c270ec2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART6_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART6_RX&#160;&#160;&#160;(0x4400U + 8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e7afb443f9b2d47758dca6c5f106fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7afb443f9b2d47758dca6c5f106fbe">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX&#160;&#160;&#160;(0x4400U + 9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76fe1bc740d3e751fbba9bd463bf9e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fe1bc740d3e751fbba9bd463bf9e98">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX&#160;&#160;&#160;(0x4400U + 10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8aaddd9dc7c433d31e01e71a0dd88b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aaddd9dc7c433d31e01e71a0dd88b05">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX&#160;&#160;&#160;(0x4400U + 11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1512f8596058a033b059637f3415b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1512f8596058a033b059637f3415b2e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX&#160;&#160;&#160;(0x4400U + 12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga694ab7edd2cabd8c6272f40c973bb4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694ab7edd2cabd8c6272f40c973bb4e7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX&#160;&#160;&#160;(0x4400U + 13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaad830570ba4bbce7fe9b2f172e98c3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad830570ba4bbce7fe9b2f172e98c3fb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX&#160;&#160;&#160;(0x4400U + 14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fe7a543107a95118b3bb7641704465b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe7a543107a95118b3bb7641704465b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_ADC0_CH0_RX&#160;&#160;&#160;(0x4400U + 15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6fb008cfdf4366597d7d727a398f322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6fb008cfdf4366597d7d727a398f322">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_ADC0_CH1_RX&#160;&#160;&#160;(0x4400U + 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8727ba3a99502dba6c2caf7a0b00e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8727ba3a99502dba6c2caf7a0b00e74">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae3d7f9d97ba94609ef89c3d0499ce9e4">UDMA_PDMA_CH_MAIN1_MCSPI4_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8721360f3a05f4ea576f29f8e0534dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8721360f3a05f4ea576f29f8e0534dff">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gabb0b50aa1bebdfe4c338735dc0f8c37f">UDMA_PDMA_CH_MAIN1_MCSPI4_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga46d583be195b722a10523afca7a298e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46d583be195b722a10523afca7a298e3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga87a0e8aa17aec58052a1c90bae15b968">UDMA_PDMA_CH_MAIN1_MCSPI4_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ae45266684b9ce34f5eddfe6d032845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae45266684b9ce34f5eddfe6d032845">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gafb68643f6494cdd43ae4b7cea0963aec">UDMA_PDMA_CH_MAIN1_MCSPI4_CH3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c586a72cacdb0d207afd92aaab2729f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c586a72cacdb0d207afd92aaab2729f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga830a31647b078160cb02167252e9e997">UDMA_PDMA_CH_MAIN1_UART2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4baed3f4e72a6a79c8fe35e124e62175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4baed3f4e72a6a79c8fe35e124e62175">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART3_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaf1d1ede76b01610a912579c4787c2fb0">UDMA_PDMA_CH_MAIN1_UART3_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa29b92784b80e43fabbff46602607ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa29b92784b80e43fabbff46602607ca">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART4_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga61e2120b98dd77fcf3f363b5000d4002">UDMA_PDMA_CH_MAIN1_UART4_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b8aab8cac06cb843fad4c373be3493d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8aab8cac06cb843fad4c373be3493d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART5_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART5_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga950d28bc18a0147ef06e238d09406194">UDMA_PDMA_CH_MAIN1_UART5_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade9b18a5484fe8bd04c6a5880fe9da19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade9b18a5484fe8bd04c6a5880fe9da19">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_UART6_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_UART6_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga10f634d108e07032f8f908558c270ec2">UDMA_PDMA_CH_MAIN1_UART6_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fdf33c939107aef7cc183434e5f7044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fdf33c939107aef7cc183434e5f7044">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga3e7afb443f9b2d47758dca6c5f106fbe">UDMA_PDMA_CH_MAIN1_MCAN0_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48f5e193ed1c5e9766a0190e1915cbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f5e193ed1c5e9766a0190e1915cbe2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga76fe1bc740d3e751fbba9bd463bf9e98">UDMA_PDMA_CH_MAIN1_MCAN0_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4014bf88ef7a8ddbc89508dae294783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4014bf88ef7a8ddbc89508dae294783f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN0_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga8aaddd9dc7c433d31e01e71a0dd88b05">UDMA_PDMA_CH_MAIN1_MCAN0_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57845432e01853e70ea105dc2169ba49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57845432e01853e70ea105dc2169ba49">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH0_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gae1512f8596058a033b059637f3415b2e">UDMA_PDMA_CH_MAIN1_MCAN1_CH0_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b0a9f660d94c6ca84a85182525cdbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b0a9f660d94c6ca84a85182525cdbf5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH1_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#ga694ab7edd2cabd8c6272f40c973bb4e7">UDMA_PDMA_CH_MAIN1_MCAN1_CH1_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb57fb74380b0968d38d4b5db7c30c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb57fb74380b0968d38d4b5db7c30c77">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN1_MCAN1_CH2_TX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__SOC.html#gaad830570ba4bbce7fe9b2f172e98c3fb">UDMA_PDMA_CH_MAIN1_MCAN1_CH2_RX</a> | <a class="el" href="group__DRV__UDMA__SOC.html#ga04d07d8662b93555357c633304d1cf6b">UDMA_PSIL_DEST_THREAD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf661ab58e393126d8aefc70becd88af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf661ab58e393126d8aefc70becd88af7">&#9670;&nbsp;</a></span>UDMA_C7X_CORE_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_C7X_CORE_INTR_OFFSET&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae29f58b1f00a6a88b1e4229b24f12b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29f58b1f00a6a88b1e4229b24f12b57">&#9670;&nbsp;</a></span>UDMA_C7X_CORE_NUM_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_C7X_CORE_NUM_INTR&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25723089a605a7301df7de095398b009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25723089a605a7301df7de095398b009">&#9670;&nbsp;</a></span>UDMA_VINT_CLEC_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_VINT_CLEC_OFFSET&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
