
*** Running vivado
    with args -log top_gpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_gpu.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Feb 13 23:10:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_gpu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.445 ; gain = 5.965 ; free physical = 7322 ; free virtual = 11868
Command: read_checkpoint -auto_incremental -incremental /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.srcs/utils_1/imports/synth_1/top_gpu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.srcs/utils_1/imports/synth_1/top_gpu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_gpu -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Device 21-9227] Part: xc7a35ticpg236-1L does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 997924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2128.043 ; gain = 419.746 ; free physical = 6084 ; free virtual = 10807
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_gpu' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.runs/synth_1/.Xil/Vivado-997874-Wangs-Linux/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.runs/synth_1/.Xil/Vivado-997874-Wangs-Linux/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'instance_name' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:26]
WARNING: [Synth 8-7023] instance 'instance_name' of module 'clk_wiz_0' has 7 connections declared, but only 6 given [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:26]
INFO: [Synth 8-6157] synthesizing module 'tt_um_pongsagon_tiniest_gpu' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v:8]
INFO: [Synth 8-6157] synthesizing module 'ia' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v:35]
	Parameter N bound to: 5 - type: integer 
	Parameter M bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/baud_rate_generator.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v:22]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_receiver.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/uart_top.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ia' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/ia.v:6]
INFO: [Synth 8-6157] synthesizing module 'vs' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v:13]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v:6]
INFO: [Synth 8-6157] synthesizing module 'div__parameterized0' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v:6]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter FBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'div__parameterized0' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/div.v:6]
INFO: [Synth 8-6157] synthesizing module 'slowmpy' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v:52]
	Parameter LGNA bound to: 5 - type: integer 
	Parameter NA bound to: 6'b010110 
INFO: [Synth 8-6155] done synthesizing module 'slowmpy' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v:52]
INFO: [Synth 8-6157] synthesizing module 'dot4' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v:14]
INFO: [Synth 8-6157] synthesizing module 'slowmpy__parameterized0' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v:52]
	Parameter LGNA bound to: 4 - type: integer 
	Parameter NA bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'slowmpy__parameterized0' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v:52]
INFO: [Synth 8-6155] done synthesizing module 'dot4' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/dot4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vs' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/vs.v:13]
INFO: [Synth 8-6157] synthesizing module 'raster' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v:12]
INFO: [Synth 8-6157] synthesizing module 'bitmap_rom_ddct' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bitmap_rom_ddct' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_ddct.v:2]
INFO: [Synth 8-6157] synthesizing module 'bitmap_rom_sk' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bitmap_rom_sk' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/bitmap_rom_sk.v:2]
INFO: [Synth 8-6155] done synthesizing module 'raster' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v:12]
INFO: [Synth 8-6155] done synthesizing module 'tt_um_pongsagon_tiniest_gpu' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/project.v:8]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga' [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/rtl/vga_controller/vga_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_gpu' (0#1) [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:8]
WARNING: [Synth 8-6014] Unused sequential element back_face_reg was removed.  [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/raster.v:97]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  rgb_buf_reg with 30000 registers
WARNING: [Synth 8-3848] Net vsync in module/entity top_gpu does not have driver. [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:24]
WARNING: [Synth 8-3848] Net hsync in module/entity top_gpu does not have driver. [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/top_fpga.v:24]
WARNING: [Synth 8-3917] design top_gpu has port uo_out[7] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uo_out[6] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[5] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uo_out[4] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[3] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[2] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[1] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[0] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[7] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[6] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[5] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[4] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[3] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[2] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[1] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[0] driven by constant 1
WARNING: [Synth 8-7129] Port ena in module tt_um_pongsagon_tiniest_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[7] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[6] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[5] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[4] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[2] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[1] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[0] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[7] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[6] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[5] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[4] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[3] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[2] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[1] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[0] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ena in module top_gpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2778.434 ; gain = 1070.137 ; free physical = 5310 ; free virtual = 10023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2784.371 ; gain = 1076.074 ; free physical = 5304 ; free virtual = 10038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2784.371 ; gain = 1076.074 ; free physical = 5304 ; free virtual = 10038
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2788.371 ; gain = 0.000 ; free physical = 5336 ; free virtual = 10059
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/Basys-3-tiniest_gpu.xdc]
Finished Parsing XDC File [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/Basys-3-tiniest_gpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/Basys-3-tiniest_gpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.184 ; gain = 0.000 ; free physical = 5299 ; free virtual = 10035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2947.109 ; gain = 1238.812 ; free physical = 2533 ; free virtual = 7274
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
top_gpu__GC0vga_controller__GB4vga_controller__GB2---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2947.109 ; gain = 1238.812 ; free physical = 2452 ; free virtual = 7190
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ia'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dot4'
INFO: [Synth 8-802] inferred FSM for state register 'state_transform_reg' in module 'vs'
INFO: [Synth 8-802] inferred FSM for state register 'state_ei_frame_reg' in module 'vs'
INFO: [Synth 8-802] inferred FSM for state register 'state_pixel_reg' in module 'raster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ia'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                    INIT |                              001 |                              001
                    CALC |                              010 |                              010
                   ROUND |                              011 |                              011
                    SIGN |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                    INIT |                              001 |                              001
                    CALC |                              010 |                              010
                   ROUND |                              011 |                              011
                    SIGN |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dot4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE18 |                           000000 |                           000000
                iSTATE15 |                           000001 |                           000001
                iSTATE11 |                           000010 |                           000010
                 iSTATE9 |                           000011 |                           000011
                 iSTATE0 |                           000100 |                           000100
                iSTATE31 |                           000101 |                           000101
                iSTATE25 |                           000110 |                           000110
                iSTATE22 |                           000111 |                           000111
                iSTATE29 |                           001000 |                           001000
                iSTATE27 |                           001001 |                           001001
                iSTATE20 |                           001010 |                           001010
                iSTATE17 |                           001011 |                           001011
                 iSTATE6 |                           001100 |                           001100
                 iSTATE4 |                           001101 |                           001101
                 iSTATE1 |                           001110 |                           001110
                  iSTATE |                           001111 |                           001111
                iSTATE12 |                           010000 |                           010000
                iSTATE10 |                           010001 |                           010001
                 iSTATE8 |                           010010 |                           010010
                 iSTATE7 |                           010011 |                           010011
                iSTATE26 |                           010100 |                           010100
                iSTATE24 |                           010101 |                           010101
                iSTATE19 |                           010110 |                           010110
                iSTATE16 |                           010111 |                           010111
                iSTATE23 |                           011000 |                           011000
                iSTATE21 |                           011001 |                           011001
                iSTATE14 |                           011010 |                           011010
                iSTATE13 |                           011011 |                           011011
                 iSTATE3 |                           011100 |                           011100
                 iSTATE2 |                           011101 |                           011101
                iSTATE30 |                           011110 |                           011110
                iSTATE28 |                           011111 |                           011111
                 iSTATE5 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_transform_reg' using encoding 'sequential' in module 'vs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 | 000000000000000000000000000000000000000000000000001 |                           000000
                 iSTATE0 | 000000000000000000000000000000000000000000000000010 |                           000001
                  iSTATE | 000000000000000000000000000000000000000000000000100 |                           000010
                iSTATE49 | 000000000000000000000000000000000000000000000001000 |                           000011
                iSTATE33 | 000000000000000000000000000000000000000000000010000 |                           000100
                iSTATE31 | 000000000000000000000000000000000000000000000100000 |                           000101
                iSTATE29 | 000000000000000000000000000000000000000000001000000 |                           000110
                iSTATE26 | 000000000000000000000000000000000000000000010000000 |                           000111
                iSTATE32 | 000000000000000000000000000000000000000000100000000 |                           001000
                iSTATE30 | 000000000000000000000000000000000000000001000000000 |                           001001
                iSTATE27 | 000000000000000000000000000000000000000010000000000 |                           001010
                iSTATE24 | 000000000000000000000000000000000000000100000000000 |                           001011
                iSTATE17 | 000000000000000000000000000000000000001000000000000 |                           001100
                iSTATE16 | 000000000000000000000000000000000000010000000000000 |                           001101
                iSTATE15 | 000000000000000000000000000000000000100000000000000 |                           001110
                iSTATE12 | 000000000000000000000000000000000001000000000000000 |                           001111
                iSTATE28 | 000000000000000000000000000000000010000000000000000 |                           010000
                iSTATE25 | 000000000000000000000000000000000100000000000000000 |                           010001
                iSTATE21 | 000000000000000000000000000000001000000000000000000 |                           010010
                iSTATE20 | 000000000000000000000000000000010000000000000000000 |                           010011
                iSTATE14 | 000000000000000000000000000000100000000000000000000 |                           010100
                iSTATE10 | 000000000000000000000000000001000000000000000000000 |                           010101
                 iSTATE7 | 000000000000000000000000000010000000000000000000000 |                           010110
                 iSTATE4 | 000000000000000000000000000100000000000000000000000 |                           010111
                iSTATE11 | 000000000000000000000000001000000000000000000000000 |                           011000
                 iSTATE8 | 000000000000000000000000010000000000000000000000000 |                           011001
                 iSTATE5 | 000000000000000000000000100000000000000000000000000 |                           011010
                 iSTATE2 | 000000000000000000000001000000000000000000000000000 |                           011011
                iSTATE47 | 000000000000000000000010000000000000000000000000000 |                           011100
                iSTATE44 | 000000000000000000000100000000000000000000000000000 |                           011101
                iSTATE40 | 000000000000000000001000000000000000000000000000000 |                           011110
                iSTATE36 | 000000000000000000010000000000000000000000000000000 |                           011111
                iSTATE13 | 000000000000000000100000000000000000000000000000000 |                           100000
                 iSTATE9 | 000000000000000001000000000000000000000000000000000 |                           100001
                 iSTATE6 | 000000000000000010000000000000000000000000000000000 |                           100010
                 iSTATE3 | 000000000000000100000000000000000000000000000000000 |                           100011
                iSTATE48 | 000000000000001000000000000000000000000000000000000 |                           100100
                iSTATE46 | 000000000000010000000000000000000000000000000000000 |                           100101
                iSTATE42 | 000000000000100000000000000000000000000000000000000 |                           100110
                iSTATE39 | 000000000001000000000000000000000000000000000000000 |                           100111
                iSTATE45 | 000000000010000000000000000000000000000000000000000 |                           101000
                iSTATE43 | 000000000100000000000000000000000000000000000000000 |                           101001
                iSTATE38 | 000000001000000000000000000000000000000000000000000 |                           101010
                iSTATE35 | 000000010000000000000000000000000000000000000000000 |                           101011
                iSTATE23 | 000000100000000000000000000000000000000000000000000 |                           101100
                iSTATE22 | 000001000000000000000000000000000000000000000000000 |                           101101
                iSTATE19 | 000010000000000000000000000000000000000000000000000 |                           101110
                iSTATE18 | 000100000000000000000000000000000000000000000000000 |                           101111
                iSTATE41 | 001000000000000000000000000000000000000000000000000 |                           110000
                iSTATE37 | 010000000000000000000000000000000000000000000000000 |                           110001
                iSTATE34 | 100000000000000000000000000000000000000000000000000 |                           110010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ei_frame_reg' using encoding 'one-hot' in module 'vs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               01
                  iSTATE |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_pixel_reg' using encoding 'sequential' in module 'raster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2951.195 ; gain = 1242.898 ; free physical = 1021 ; free virtual = 5764
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   44 Bit       Adders := 1     
	   2 Input   39 Bit       Adders := 3     
	   3 Input   39 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   3 Input   22 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 24    
	   2 Input   20 Bit       Adders := 2     
	   4 Input   20 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 13    
	   3 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               44 Bit    Registers := 2     
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 3     
	               22 Bit    Registers := 22    
	               20 Bit    Registers := 38    
	               16 Bit    Registers := 56    
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5001  
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   40 Bit        Muxes := 2     
	   5 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 3     
	   5 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 3     
	   5 Input   31 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 9     
	  51 Input   22 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 26    
	  51 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 3     
	  33 Input   16 Bit        Muxes := 17    
	  14 Input   16 Bit        Muxes := 7     
	  14 Input   10 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2516  
	  33 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 36    
	  33 Input    1 Bit        Muxes := 23    
	  51 Input    1 Bit        Muxes := 23    
	  62 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top_gpu has port uo_out[7] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uo_out[6] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[5] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uo_out[4] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[3] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[2] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[1] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uo_out[0] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[7] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[6] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[5] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[4] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[3] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[2] driven by constant 0
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[1] driven by constant 1
WARNING: [Synth 8-3917] design top_gpu has port uio_oe[0] driven by constant 1
WARNING: [Synth 8-7129] Port ui_in[7] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[6] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[5] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[4] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[2] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[1] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ui_in[0] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[7] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[6] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[5] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[4] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[3] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[2] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[1] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port uio_in[0] in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ena in module top_gpu is either unconnected or has no load
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2/o_p_reg' and it is trimmed from '32' to '24' bits. [/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/rtl/clk_20MHz/slowmpy.v:147]
INFO: [Synth 8-5546] ROM "v1_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v1_w" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-7129] Port ena in module tt_um_pongsagon_tiniest_gpu is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'gpu/vs1/mul_a_reg[1]' (FDRE) to 'gpu/vs1/mul_a_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\mul_a_reg[0] )
INFO: [Synth 8-3886] merging instance 'gpu/vs1/tmp_ndc_reg[15]' (FDRE) to 'gpu/vs1/tmp_ndc_reg[12]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/tmp_ndc_reg[12]' (FDRE) to 'gpu/vs1/tmp_ndc_reg[13]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/tmp_ndc_reg[13]' (FDRE) to 'gpu/vs1/tmp_ndc_reg[14]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[30]' (FDRE) to 'gpu/vs1/div_a_reg[29]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[0]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[29]' (FDRE) to 'gpu/vs1/div_a_reg[28]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[28]' (FDRE) to 'gpu/vs1/div_a_reg[27]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[27]' (FDRE) to 'gpu/vs1/div_a_reg[26]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[26]' (FDRE) to 'gpu/vs1/div_a_reg[25]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[25]' (FDRE) to 'gpu/vs1/div_a_reg[24]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[24]' (FDRE) to 'gpu/vs1/div_a_reg[23]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[23]' (FDRE) to 'gpu/vs1/div_a_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[7]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[6]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[5]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[4]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[3]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[2]' (FDRE) to 'gpu/vs1/div_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_a_reg[1]' (FDRE) to 'gpu/vs1/div_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[30]' (FDRE) to 'gpu/vs1/div_b_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[31]' (FDRE) to 'gpu/vs1/div_b_reg[29]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[29]' (FDRE) to 'gpu/vs1/div_b_reg[28]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[28]' (FDRE) to 'gpu/vs1/div_b_reg[27]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[27]' (FDRE) to 'gpu/vs1/div_b_reg[26]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[26]' (FDRE) to 'gpu/vs1/div_b_reg[25]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[25]' (FDRE) to 'gpu/vs1/div_b_reg[24]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[24]' (FDRE) to 'gpu/vs1/div_b_reg[23]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[7]' (FDRE) to 'gpu/vs1/div_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[6]' (FDRE) to 'gpu/vs1/div_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[5]' (FDRE) to 'gpu/vs1/div_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[4]' (FDRE) to 'gpu/vs1/div_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[3]' (FDRE) to 'gpu/vs1/div_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[2]' (FDRE) to 'gpu/vs1/div_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div_b_reg[1]' (FDRE) to 'gpu/vs1/div_b_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\div_b_reg[0] )
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[38]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[0]' (FDRE) to 'gpu/vs1/div2_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[37]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[36]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[35]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[34]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[33]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[32]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[31]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[30]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[29]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[28]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[27]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[26]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[25]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[24]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[23]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[22]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[21]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[19]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[18]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[17]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[16]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[15]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[14]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[13]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[12]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[11]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[10]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[9]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[8]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[7]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[6]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[5]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[4]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[3]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[2]' (FDRE) to 'gpu/vs1/div2_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[1]' (FDRE) to 'gpu/vs1/div2_a_reg[39]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_a_reg[39]' (FDRE) to 'gpu/vs1/div2_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[19]' (FDRE) to 'gpu/vs1/div2_b_reg[18]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[18]' (FDRE) to 'gpu/vs1/div2_b_reg[17]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[17]' (FDRE) to 'gpu/vs1/div2_b_reg[16]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[16]' (FDRE) to 'gpu/vs1/div2_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[15]' (FDRE) to 'gpu/vs1/div2_b_reg[14]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[14]' (FDRE) to 'gpu/vs1/div2_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[13]' (FDRE) to 'gpu/vs1/div2_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[12]' (FDRE) to 'gpu/vs1/div2_b_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[11]' (FDRE) to 'gpu/vs1/div2_b_reg[10]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[10]' (FDRE) to 'gpu/vs1/div2_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[9]' (FDRE) to 'gpu/vs1/div2_b_reg[8]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[8]' (FDRE) to 'gpu/vs1/div2_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[7]' (FDRE) to 'gpu/vs1/div2_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[6]' (FDRE) to 'gpu/vs1/div2_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[5]' (FDRE) to 'gpu/vs1/div2_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[4]' (FDRE) to 'gpu/vs1/div2_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[3]' (FDRE) to 'gpu/vs1/div2_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[2]' (FDRE) to 'gpu/vs1/div2_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/div2_b_reg[1]' (FDRE) to 'gpu/vs1/div2_b_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\div2_b_reg[0] )
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff1_reg[19]' (FDRE) to 'gpu/vs1/x_screen_v3_buff1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff2_reg[19]' (FDRE) to 'gpu/vs1/x_screen_v3_buff2_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff1_reg[18]' (FDRE) to 'gpu/vs1/x_screen_v3_buff1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff2_reg[18]' (FDRE) to 'gpu/vs1/x_screen_v3_buff2_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff1_reg[11]' (FDRE) to 'gpu/vs1/x_screen_v3_buff1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff2_reg[11]' (FDRE) to 'gpu/vs1/x_screen_v3_buff2_reg[11]'
INFO: [Synth 8-3886] merging instance 'gpu/vs1/x_screen_v1_buff1_reg[12]' (FDRE) to 'gpu/vs1/x_screen_v3_buff1_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\y_screen_v0_buff1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\y_screen_v0_buff2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/ia1/\idx_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/div1/\bu_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/div2/\bu_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/mul/\p_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpu/vs1/\y_screen_v0_reg[18] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 2963.121 ; gain = 1254.824 ; free physical = 296 ; free virtual = 4976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|bitmap_rom_ddct | mem        | 2048x8        | LUT            | 
|bitmap_rom_sk   | mem        | 2048x8        | LUT            | 
+----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 2963.121 ; gain = 1254.824 ; free physical = 290 ; free virtual = 4891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:02:59 . Memory (MB): peak = 2963.121 ; gain = 1254.824 ; free physical = 437 ; free virtual = 5035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:02 ; elapsed = 00:03:16 . Memory (MB): peak = 2971.125 ; gain = 1262.828 ; free physical = 308 ; free virtual = 4439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:24 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 408 ; free virtual = 4469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:24 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 410 ; free virtual = 4474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 546 ; free virtual = 4612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 546 ; free virtual = 4613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:29 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 586 ; free virtual = 4637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:03:29 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 586 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |   334|
|3     |LUT1    |   111|
|4     |LUT2    |  1033|
|5     |LUT3    | 12104|
|6     |LUT4    |  1752|
|7     |LUT5    |  3669|
|8     |LUT6    |  7495|
|9     |MUXF7   |  2388|
|10    |MUXF8   |   831|
|11    |FDRE    | 32689|
|12    |FDSE    |    11|
|13    |IBUF    |     2|
|14    |OBUF    |    24|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:29 . Memory (MB): peak = 2984.445 ; gain = 1276.148 ; free physical = 586 ; free virtual = 4639
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:09 ; elapsed = 00:03:24 . Memory (MB): peak = 2988.355 ; gain = 1125.324 ; free physical = 6582 ; free virtual = 10635
Synthesis Optimization Complete : Time (s): cpu = 00:03:18 ; elapsed = 00:03:31 . Memory (MB): peak = 2988.355 ; gain = 1280.059 ; free physical = 6598 ; free virtual = 10630
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2988.355 ; gain = 0.000 ; free physical = 6627 ; free virtual = 10659
INFO: [Netlist 29-17] Analyzing 3553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_gpu' is not ideal for floorplanning, since the cellview 'vga_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3032.469 ; gain = 0.000 ; free physical = 6653 ; free virtual = 10693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c7051347
INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:03:41 . Memory (MB): peak = 3032.469 ; gain = 1658.180 ; free physical = 6672 ; free virtual = 10698
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8267.442; main = 2173.006; forked = 6270.366
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13652.512; main = 3032.473; forked = 10668.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3056.480 ; gain = 0.000 ; free physical = 6661 ; free virtual = 10693
INFO: [Common 17-1381] The checkpoint '/home/yangfan/Desktop/Columbia/2025Spring/Projects/microgpu/tiniest-gpu/fpga/xilinx/full_20MHz_vga_exc/full_20MHz_vga_exc.runs/synth_1/top_gpu.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_gpu_utilization_synth.rpt -pb top_gpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 23:14:40 2025...
