|LAB4
FL_CE_N <= fl_controller:inst2.FL_CE_N
CLOCK_50 => clk_25:pll_25.inclk0
CLOCK_50 => clk_133:pll_75.inclk0
CLOCK_50 => clk_sync:pll_2516.inclk0
SW[0] => image_controller:inst3.TYPE[0]
SW[1] => image_controller:inst3.TYPE[1]
SW[2] => inst.DATAIN
SW[3] => inst.ACLR
DRAM_DQ[0] <> fl_controller:inst2.data_out[0]
DRAM_DQ[1] <> fl_controller:inst2.data_out[1]
DRAM_DQ[2] <> fl_controller:inst2.data_out[2]
DRAM_DQ[3] <> fl_controller:inst2.data_out[3]
DRAM_DQ[4] <> fl_controller:inst2.data_out[4]
DRAM_DQ[5] <> fl_controller:inst2.data_out[5]
DRAM_DQ[6] <> fl_controller:inst2.data_out[6]
DRAM_DQ[7] <> fl_controller:inst2.data_out[7]
DRAM_DQ[8] <> fl_controller:inst2.data_out[8]
DRAM_DQ[9] <> fl_controller:inst2.data_out[9]
DRAM_DQ[10] <> fl_controller:inst2.data_out[10]
DRAM_DQ[11] <> fl_controller:inst2.data_out[11]
DRAM_DQ[12] <> fl_controller:inst2.data_out[12]
DRAM_DQ[13] <> fl_controller:inst2.data_out[13]
DRAM_DQ[14] <> fl_controller:inst2.data_out[14]
DRAM_DQ[15] <> fl_controller:inst2.data_out[15]
DRAM_DQ[16] <> fl_controller:inst2.data_out[16]
DRAM_DQ[17] <> fl_controller:inst2.data_out[17]
DRAM_DQ[18] <> fl_controller:inst2.data_out[18]
DRAM_DQ[19] <> fl_controller:inst2.data_out[19]
DRAM_DQ[20] <> fl_controller:inst2.data_out[20]
DRAM_DQ[21] <> fl_controller:inst2.data_out[21]
DRAM_DQ[22] <> fl_controller:inst2.data_out[22]
DRAM_DQ[23] <> fl_controller:inst2.data_out[23]
KEY[0] => image_controller:inst3.switch[0]
KEY[1] => image_controller:inst3.switch[1]
KEY[2] => image_controller:inst3.switch[2]
KEY[3] => image_controller:inst3.switch[3]
FL_DQ[0] => fl_controller:inst2.FL_DQ[0]
FL_DQ[1] => fl_controller:inst2.FL_DQ[1]
FL_DQ[2] => fl_controller:inst2.FL_DQ[2]
FL_DQ[3] => fl_controller:inst2.FL_DQ[3]
FL_DQ[4] => fl_controller:inst2.FL_DQ[4]
FL_DQ[5] => fl_controller:inst2.FL_DQ[5]
FL_DQ[6] => fl_controller:inst2.FL_DQ[6]
FL_DQ[7] => fl_controller:inst2.FL_DQ[7]
FL_OE_N <= fl_controller:inst2.FL_OE_N
FL_RST_N <= fl_controller:inst2.FL_RST_N
FL_WE_N <= fl_controller:inst2.FL_WE_N
DRAM_CAS_N <= sdram:inst4.DRAM_CAS_N
DRAM_CKE <= sdram:inst4.DRAM_CKE
DRAM_CS_N <= sdram:inst4.DRAM_CS_N
DRAM_RAS_N <= sdram:inst4.DRAM_RAS_N
DRAM_WE_N <= sdram:inst4.DRAM_WE_N
VGA_HS <= VGA_module:inst1.VGA_HS
VGA_VS <= VGA_module:inst1.VGA_VS
VGA_SYNC_N <= VGA_module:inst1.VGA_SYNC_N
VGA_BLANK_N <= VGA_module:inst1.VGA_BLANK_N
VGA_CLK <= clk_25:pll_25.c2
DRAM_CLK <= clk_133:pll_75.c0
DRAM_ADDR[0] <= sdram:inst4.DRAM_ADDR[0]
DRAM_ADDR[1] <= sdram:inst4.DRAM_ADDR[1]
DRAM_ADDR[2] <= sdram:inst4.DRAM_ADDR[2]
DRAM_ADDR[3] <= sdram:inst4.DRAM_ADDR[3]
DRAM_ADDR[4] <= sdram:inst4.DRAM_ADDR[4]
DRAM_ADDR[5] <= sdram:inst4.DRAM_ADDR[5]
DRAM_ADDR[6] <= sdram:inst4.DRAM_ADDR[6]
DRAM_ADDR[7] <= sdram:inst4.DRAM_ADDR[7]
DRAM_ADDR[8] <= sdram:inst4.DRAM_ADDR[8]
DRAM_ADDR[9] <= sdram:inst4.DRAM_ADDR[9]
DRAM_ADDR[10] <= sdram:inst4.DRAM_ADDR[10]
DRAM_ADDR[11] <= sdram:inst4.DRAM_ADDR[11]
DRAM_ADDR[12] <= sdram:inst4.DRAM_ADDR[12]
DRAM_BA[0] <= sdram:inst4.DRAM_BA[0]
DRAM_BA[1] <= sdram:inst4.DRAM_BA[1]
DRAM_DQM[0] <= sdram:inst4.DRAM_DQM0
DRAM_DQM[1] <= sdram:inst4.DRAM_DQM1
DRAM_DQM[2] <= sdram:inst4.DRAM_DQM2
DRAM_DQM[3] <= sdram:inst4.DRAM_DQM3
FL_ADDR[0] <= fl_controller:inst2.FL_ADDR[0]
FL_ADDR[1] <= fl_controller:inst2.FL_ADDR[1]
FL_ADDR[2] <= fl_controller:inst2.FL_ADDR[2]
FL_ADDR[3] <= fl_controller:inst2.FL_ADDR[3]
FL_ADDR[4] <= fl_controller:inst2.FL_ADDR[4]
FL_ADDR[5] <= fl_controller:inst2.FL_ADDR[5]
FL_ADDR[6] <= fl_controller:inst2.FL_ADDR[6]
FL_ADDR[7] <= fl_controller:inst2.FL_ADDR[7]
FL_ADDR[8] <= fl_controller:inst2.FL_ADDR[8]
FL_ADDR[9] <= fl_controller:inst2.FL_ADDR[9]
FL_ADDR[10] <= fl_controller:inst2.FL_ADDR[10]
FL_ADDR[11] <= fl_controller:inst2.FL_ADDR[11]
FL_ADDR[12] <= fl_controller:inst2.FL_ADDR[12]
FL_ADDR[13] <= fl_controller:inst2.FL_ADDR[13]
FL_ADDR[14] <= fl_controller:inst2.FL_ADDR[14]
FL_ADDR[15] <= fl_controller:inst2.FL_ADDR[15]
FL_ADDR[16] <= fl_controller:inst2.FL_ADDR[16]
FL_ADDR[17] <= fl_controller:inst2.FL_ADDR[17]
FL_ADDR[18] <= fl_controller:inst2.FL_ADDR[18]
FL_ADDR[19] <= fl_controller:inst2.FL_ADDR[19]
FL_ADDR[20] <= fl_controller:inst2.FL_ADDR[20]
FL_ADDR[21] <= fl_controller:inst2.FL_ADDR[21]
FL_ADDR[22] <= fl_controller:inst2.FL_ADDR[22]
GPIO[0] <= VGA_module:inst1.row[0]
GPIO[1] <= VGA_module:inst1.row[1]
GPIO[2] <= VGA_module:inst1.row[2]
GPIO[3] <= VGA_module:inst1.row[3]
GPIO[4] <= VGA_module:inst1.row[4]
GPIO[5] <= VGA_module:inst1.row[5]
GPIO[6] <= VGA_module:inst1.row[6]
GPIO[7] <= VGA_module:inst1.row[7]
GPIO[8] <= VGA_module:inst1.row[8]
GPIO[9] <= VGA_module:inst1.row[9]
GPIO12[10] <= VGA_module:inst1.column[0]
GPIO12[11] <= VGA_module:inst1.column[1]
GPIO12[12] <= VGA_module:inst1.column[2]
GPIO12[13] <= VGA_module:inst1.column[3]
GPIO12[14] <= VGA_module:inst1.column[4]
GPIO12[15] <= VGA_module:inst1.column[5]
GPIO12[16] <= VGA_module:inst1.column[6]
GPIO12[17] <= VGA_module:inst1.column[7]
GPIO12[18] <= VGA_module:inst1.column[8]
GPIO12[19] <= VGA_module:inst1.column[9]
LEDG[0] <= fl_controller:inst2.finished
LEDG[1] <= sdram:inst4.FIFO_re
LEDR[0] <= t5_t6:inst13.branco
LEDR[1] <= t7:inst15.showingFIFO
LEDR[2] <= S1_module:inst9.sprite0[0]
LEDR[3] <= S1_module:inst9.sprite0[1]
LEDR[4] <= S1_module:inst9.sprite0[2]
LEDR[5] <= S1_module:inst9.sprite0[3]
LEDR[6] <= S1_module:inst9.sprite0[4]
LEDR[7] <= S1_module:inst9.sprite0[5]
LEDR[8] <= S1_module:inst9.sprite0[6]
LEDR[9] <= S1_module:inst9.sprite0[7]
LEDR[10] <= S1_module:inst9.sprite0[8]
LEDR[11] <= S1_module:inst9.sprite0[9]
LEDR[12] <= S1_module:inst9.sprite0[10]
LEDR[13] <= S1_module:inst9.sprite0[11]
LEDR[14] <= S1_module:inst9.sprite0[12]
LEDR[15] <= S1_module:inst9.sprite0[13]
LEDR[16] <= S1_module:inst9.sprite0[14]
VGA_B[0] <= t7:inst15.VGA_B[0]
VGA_B[1] <= t7:inst15.VGA_B[1]
VGA_B[2] <= t7:inst15.VGA_B[2]
VGA_B[3] <= t7:inst15.VGA_B[3]
VGA_B[4] <= t7:inst15.VGA_B[4]
VGA_B[5] <= t7:inst15.VGA_B[5]
VGA_B[6] <= t7:inst15.VGA_B[6]
VGA_B[7] <= t7:inst15.VGA_B[7]
VGA_G[0] <= t7:inst15.VGA_G[0]
VGA_G[1] <= t7:inst15.VGA_G[1]
VGA_G[2] <= t7:inst15.VGA_G[2]
VGA_G[3] <= t7:inst15.VGA_G[3]
VGA_G[4] <= t7:inst15.VGA_G[4]
VGA_G[5] <= t7:inst15.VGA_G[5]
VGA_G[6] <= t7:inst15.VGA_G[6]
VGA_G[7] <= t7:inst15.VGA_G[7]
VGA_R[0] <= t7:inst15.VGA_R[0]
VGA_R[1] <= t7:inst15.VGA_R[1]
VGA_R[2] <= t7:inst15.VGA_R[2]
VGA_R[3] <= t7:inst15.VGA_R[3]
VGA_R[4] <= t7:inst15.VGA_R[4]
VGA_R[5] <= t7:inst15.VGA_R[5]
VGA_R[6] <= t7:inst15.VGA_R[6]
VGA_R[7] <= t7:inst15.VGA_R[7]


|LAB4|fl_controller:inst2
FL_ADDR[0] <= FL_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[1] <= FL_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[2] <= FL_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[3] <= FL_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[4] <= FL_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[5] <= FL_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[6] <= FL_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[7] <= FL_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[8] <= FL_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[9] <= FL_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[10] <= FL_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[11] <= FL_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[12] <= FL_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[13] <= FL_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[14] <= FL_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[15] <= FL_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[16] <= FL_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[17] <= FL_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[18] <= FL_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[19] <= FL_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[20] <= FL_ADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[21] <= FL_ADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[22] <= FL_ADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FL_CE_N <= FL_CE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_OE_N <= FL_CE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_RST_N <= FL_RST_N.DB_MAX_OUTPUT_PORT_TYPE
FL_WE_N <= <VCC>
finished <= finished.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
clk_25 => wait_count[0].CLK
clk_25 => wait_count[1].CLK
clk_25 => wait_count[2].CLK
clk_25 => wait_count[3].CLK
clk_25 => current_data[0].CLK
clk_25 => current_data[1].CLK
clk_25 => current_data[2].CLK
clk_25 => current_data[3].CLK
clk_25 => current_data[4].CLK
clk_25 => current_data[5].CLK
clk_25 => current_data[6].CLK
clk_25 => current_data[7].CLK
clk_25 => current_data[8].CLK
clk_25 => current_data[9].CLK
clk_25 => current_data[10].CLK
clk_25 => current_data[11].CLK
clk_25 => current_data[12].CLK
clk_25 => current_data[13].CLK
clk_25 => current_data[14].CLK
clk_25 => current_data[15].CLK
clk_25 => current_data[16].CLK
clk_25 => current_data[17].CLK
clk_25 => current_data[18].CLK
clk_25 => current_data[19].CLK
clk_25 => current_data[20].CLK
clk_25 => current_data[21].CLK
clk_25 => current_data[22].CLK
clk_25 => current_data[23].CLK
clk_25 => buffer_count.CLK
clk_25 => buffer.CLK
clk_25 => FL_ADDR[0]~reg0.CLK
clk_25 => FL_ADDR[1]~reg0.CLK
clk_25 => FL_ADDR[2]~reg0.CLK
clk_25 => FL_ADDR[3]~reg0.CLK
clk_25 => FL_ADDR[4]~reg0.CLK
clk_25 => FL_ADDR[5]~reg0.CLK
clk_25 => FL_ADDR[6]~reg0.CLK
clk_25 => FL_ADDR[7]~reg0.CLK
clk_25 => FL_ADDR[8]~reg0.CLK
clk_25 => FL_ADDR[9]~reg0.CLK
clk_25 => FL_ADDR[10]~reg0.CLK
clk_25 => FL_ADDR[11]~reg0.CLK
clk_25 => FL_ADDR[12]~reg0.CLK
clk_25 => FL_ADDR[13]~reg0.CLK
clk_25 => FL_ADDR[14]~reg0.CLK
clk_25 => FL_ADDR[15]~reg0.CLK
clk_25 => FL_ADDR[16]~reg0.CLK
clk_25 => FL_ADDR[17]~reg0.CLK
clk_25 => FL_ADDR[18]~reg0.CLK
clk_25 => FL_ADDR[19]~reg0.CLK
clk_25 => FL_ADDR[20]~reg0.CLK
clk_25 => FL_ADDR[21]~reg0.CLK
clk_25 => FL_ADDR[22]~reg0.CLK
clk_25 => state~1.DATAIN
FL_DQ[0] => Selector42.IN2
FL_DQ[0] => Selector50.IN2
FL_DQ[0] => Selector58.IN2
FL_DQ[1] => Selector41.IN2
FL_DQ[1] => Selector49.IN2
FL_DQ[1] => Selector57.IN2
FL_DQ[2] => Selector40.IN2
FL_DQ[2] => Selector48.IN2
FL_DQ[2] => Selector56.IN2
FL_DQ[3] => Selector39.IN2
FL_DQ[3] => Selector47.IN2
FL_DQ[3] => Selector55.IN2
FL_DQ[4] => Selector38.IN2
FL_DQ[4] => Selector46.IN2
FL_DQ[4] => Selector54.IN2
FL_DQ[5] => Selector37.IN2
FL_DQ[5] => Selector45.IN2
FL_DQ[5] => Selector53.IN2
FL_DQ[6] => Selector36.IN2
FL_DQ[6] => Selector44.IN2
FL_DQ[6] => Selector52.IN2
FL_DQ[7] => Selector35.IN2
FL_DQ[7] => Selector43.IN2
FL_DQ[7] => Selector51.IN2
ack => always0.IN1
ack => next_buffer_count.OUTPUTSELECT
ack => next_buffer.OUTPUTSELECT
ack => nextstate.DATAA
ack => nextstate.DATAA
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => FL_ADDR.OUTPUTSELECT
rst_n => buffer.OUTPUTSELECT
rst_n => buffer_count.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => current_data.OUTPUTSELECT
rst_n => wait_count.OUTPUTSELECT
rst_n => wait_count.OUTPUTSELECT
rst_n => wait_count.OUTPUTSELECT
rst_n => wait_count.OUTPUTSELECT
start => next_wait_count.OUTPUTSELECT
start => next_wait_count.OUTPUTSELECT
start => next_wait_count.OUTPUTSELECT
start => next_wait_count.OUTPUTSELECT
start => Selector27.IN3
start => Selector23.IN1


|LAB4|clk_25:pll_25
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|LAB4|clk_25:pll_25|altpll:altpll_component
inclk[0] => clk_25_altpll1:auto_generated.inclk[0]
inclk[1] => clk_25_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LAB4|clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LAB4|sdram:inst4
CFL_ack <= CFL_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
CFL_rst_n <= CFL_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
CFL_start <= CFL_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
CGRAM_rdy <= CGRAM_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[0] <= DRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM0 <= DRAM_DQM0~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM1 <= DRAM_DQM1~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM2 <= DRAM_DQM2~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM3 <= DRAM_DQM3~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_re <= FIFO_re~reg0.DB_MAX_OUTPUT_PORT_TYPE
CFL_finished => nextstate.OUTPUTSELECT
CFL_finished => nextstate.OUTPUTSELECT
CFL_finished => next_support_count.OUTPUTSELECT
CFL_finished => next_support_count.OUTPUTSELECT
CFL_finished => next_support_count.OUTPUTSELECT
CFL_finished => nextstate.DATAA
CFL_ready => nextstate.DATAA
CFL_ready => nextstate.DATAA
CGRAM_addr[0] => Selector43.IN3
CGRAM_addr[1] => Selector42.IN3
CGRAM_addr[2] => Selector41.IN3
CGRAM_addr[3] => Selector40.IN3
CGRAM_addr[4] => Selector39.IN3
CGRAM_addr[5] => Selector38.IN4
CGRAM_addr[6] => Selector37.IN3
CGRAM_addr[7] => Selector36.IN3
CGRAM_addr[8] => Selector35.IN3
CGRAM_addr[9] => Selector34.IN4
CGRAM_addr[10] => Selector33.IN4
CGRAM_addr[11] => Selector32.IN2
CGRAM_next => always0.IN1
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => nextstate.DATAA
CGRAM_next => nextstate.DATAA
CGRAM_next => Selector18.IN3
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => next_support_count.OUTPUTSELECT
CGRAM_next => nextstate.DATAA
CGRAM_next => always0.IN1
CGRAM_next => nextstate.DATAA
CGRAM_next => Selector10.IN1
CGRAM_start => Selector3.IN3
CGRAM_start => nextstate.Desligado.DATAB
CLOCK_100 => FIFO_re~reg0.CLK
CLOCK_100 => DRAM_WE_N~reg0.CLK
CLOCK_100 => DRAM_RAS_N~reg0.CLK
CLOCK_100 => DRAM_DQM3~reg0.CLK
CLOCK_100 => DRAM_DQM2~reg0.CLK
CLOCK_100 => DRAM_DQM1~reg0.CLK
CLOCK_100 => DRAM_DQM0~reg0.CLK
CLOCK_100 => DRAM_CS_N~reg0.CLK
CLOCK_100 => DRAM_CKE~reg0.CLK
CLOCK_100 => DRAM_CAS_N~reg0.CLK
CLOCK_100 => DRAM_BA[0]~reg0.CLK
CLOCK_100 => DRAM_BA[1]~reg0.CLK
CLOCK_100 => DRAM_ADDR[0]~reg0.CLK
CLOCK_100 => DRAM_ADDR[1]~reg0.CLK
CLOCK_100 => DRAM_ADDR[2]~reg0.CLK
CLOCK_100 => DRAM_ADDR[3]~reg0.CLK
CLOCK_100 => DRAM_ADDR[4]~reg0.CLK
CLOCK_100 => DRAM_ADDR[5]~reg0.CLK
CLOCK_100 => DRAM_ADDR[6]~reg0.CLK
CLOCK_100 => DRAM_ADDR[7]~reg0.CLK
CLOCK_100 => DRAM_ADDR[8]~reg0.CLK
CLOCK_100 => DRAM_ADDR[9]~reg0.CLK
CLOCK_100 => DRAM_ADDR[10]~reg0.CLK
CLOCK_100 => DRAM_ADDR[11]~reg0.CLK
CLOCK_100 => DRAM_ADDR[12]~reg0.CLK
CLOCK_100 => CGRAM_rdy~reg0.CLK
CLOCK_100 => CFL_start~reg0.CLK
CLOCK_100 => CFL_rst_n~reg0.CLK
CLOCK_100 => CFL_ack~reg0.CLK
CLOCK_100 => support_count[0].CLK
CLOCK_100 => support_count[1].CLK
CLOCK_100 => support_count[2].CLK
CLOCK_100 => support_count2[0].CLK
CLOCK_100 => support_count2[1].CLK
CLOCK_100 => row_data[0].CLK
CLOCK_100 => row_data[1].CLK
CLOCK_100 => row_data[2].CLK
CLOCK_100 => row_data[3].CLK
CLOCK_100 => row_data[4].CLK
CLOCK_100 => row_data[5].CLK
CLOCK_100 => row_data[6].CLK
CLOCK_100 => row_data[7].CLK
CLOCK_100 => row_data[8].CLK
CLOCK_100 => row_data[9].CLK
CLOCK_100 => row_data[10].CLK
CLOCK_100 => row_data[11].CLK
CLOCK_100 => column_data[0].CLK
CLOCK_100 => column_data[1].CLK
CLOCK_100 => column_data[2].CLK
CLOCK_100 => column_data[3].CLK
CLOCK_100 => column_data[4].CLK
CLOCK_100 => column_data[5].CLK
CLOCK_100 => column_data[6].CLK
CLOCK_100 => column_data[7].CLK
CLOCK_100 => column_data[8].CLK
CLOCK_100 => column_data[9].CLK
CLOCK_100 => Refresh_count[0].CLK
CLOCK_100 => Refresh_count[1].CLK
CLOCK_100 => Refresh_count[2].CLK
CLOCK_100 => Refresh_count[3].CLK
CLOCK_100 => Refresh_count[4].CLK
CLOCK_100 => Refresh_count[5].CLK
CLOCK_100 => Refresh_count[6].CLK
CLOCK_100 => Refresh_count[7].CLK
CLOCK_100 => Refresh_count[8].CLK
CLOCK_100 => Refresh_count[9].CLK
CLOCK_100 => state~1.DATAIN
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => Refresh_count.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => column_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => row_data.OUTPUTSELECT
rst_n => support_count2.OUTPUTSELECT
rst_n => support_count2.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => CFL_ack.OUTPUTSELECT
rst_n => CFL_rst_n.OUTPUTSELECT
rst_n => CFL_start.OUTPUTSELECT
rst_n => CGRAM_rdy.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_ADDR.OUTPUTSELECT
rst_n => DRAM_CAS_N.OUTPUTSELECT
rst_n => DRAM_CKE.OUTPUTSELECT
rst_n => DRAM_CS_N.OUTPUTSELECT
rst_n => DRAM_DQM0.OUTPUTSELECT
rst_n => DRAM_RAS_N.OUTPUTSELECT
rst_n => DRAM_WE_N.OUTPUTSELECT
rst_n => FIFO_re.OUTPUTSELECT


|LAB4|image_controller:inst3
RAM_addr[0] <= RAM_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[1] <= RAM_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[2] <= RAM_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[3] <= RAM_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[4] <= RAM_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[5] <= RAM_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[6] <= RAM_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[7] <= RAM_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[8] <= RAM_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[9] <= RAM_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[10] <= RAM_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_addr[11] <= RAM_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_next <= RAM_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_reset_n <= RAM_reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAM_start <= RAM_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_100 => RAM_start~reg0.CLK
CLOCK_100 => RAM_reset_n~reg0.CLK
CLOCK_100 => RAM_next~reg0.CLK
CLOCK_100 => RAM_addr[0]~reg0.CLK
CLOCK_100 => RAM_addr[1]~reg0.CLK
CLOCK_100 => RAM_addr[2]~reg0.CLK
CLOCK_100 => RAM_addr[3]~reg0.CLK
CLOCK_100 => RAM_addr[4]~reg0.CLK
CLOCK_100 => RAM_addr[5]~reg0.CLK
CLOCK_100 => RAM_addr[6]~reg0.CLK
CLOCK_100 => RAM_addr[7]~reg0.CLK
CLOCK_100 => RAM_addr[8]~reg0.CLK
CLOCK_100 => RAM_addr[9]~reg0.CLK
CLOCK_100 => RAM_addr[10]~reg0.CLK
CLOCK_100 => RAM_addr[11]~reg0.CLK
CLOCK_100 => tipo[0].CLK
CLOCK_100 => tipo[1].CLK
CLOCK_100 => support_count[0].CLK
CLOCK_100 => support_count[1].CLK
CLOCK_100 => support_count[2].CLK
CLOCK_100 => support_count[3].CLK
CLOCK_100 => support_count[4].CLK
CLOCK_100 => row[0].CLK
CLOCK_100 => row[1].CLK
CLOCK_100 => row[2].CLK
CLOCK_100 => row[3].CLK
CLOCK_100 => row[4].CLK
CLOCK_100 => row[5].CLK
CLOCK_100 => row[6].CLK
CLOCK_100 => row[7].CLK
CLOCK_100 => row[8].CLK
CLOCK_100 => row[9].CLK
CLOCK_100 => row[10].CLK
CLOCK_100 => row[11].CLK
CLOCK_100 => column[0].CLK
CLOCK_100 => column[1].CLK
CLOCK_100 => column[2].CLK
CLOCK_100 => column[3].CLK
CLOCK_100 => column[4].CLK
CLOCK_100 => column[5].CLK
CLOCK_100 => column[6].CLK
CLOCK_100 => column[7].CLK
CLOCK_100 => column[8].CLK
CLOCK_100 => column[9].CLK
CLOCK_100 => IMG_COUNT_Y[0].CLK
CLOCK_100 => IMG_COUNT_Y[1].CLK
CLOCK_100 => IMG_COUNT_Y[2].CLK
CLOCK_100 => IMG_COUNT_Y[3].CLK
CLOCK_100 => IMG_COUNT_Y[4].CLK
CLOCK_100 => IMG_COUNT_Y[5].CLK
CLOCK_100 => IMG_COUNT_Y[6].CLK
CLOCK_100 => IMG_COUNT_Y[7].CLK
CLOCK_100 => IMG_COUNT_Y[8].CLK
CLOCK_100 => IMG_COUNT_X[0].CLK
CLOCK_100 => IMG_COUNT_X[1].CLK
CLOCK_100 => IMG_COUNT_X[2].CLK
CLOCK_100 => IMG_COUNT_X[3].CLK
CLOCK_100 => IMG_COUNT_X[4].CLK
CLOCK_100 => IMG_COUNT_X[5].CLK
CLOCK_100 => IMG_COUNT_X[6].CLK
CLOCK_100 => IMG_COUNT_X[7].CLK
CLOCK_100 => IMG_COUNT_X[8].CLK
CLOCK_100 => IMG_COUNT_X[9].CLK
CLOCK_100 => FREE[0].CLK
CLOCK_100 => FREE[1].CLK
CLOCK_100 => FREE[2].CLK
CLOCK_100 => FREE[3].CLK
CLOCK_100 => FREE[4].CLK
CLOCK_100 => FREE[5].CLK
CLOCK_100 => FREE[6].CLK
CLOCK_100 => state~1.DATAIN
FIFO_Free[0] => next_FREE.DATAB
FIFO_Free[0] => Equal6.IN31
FIFO_Free[1] => next_FREE.DATAB
FIFO_Free[1] => Equal6.IN30
FIFO_Free[2] => next_FREE.DATAB
FIFO_Free[2] => Equal6.IN29
FIFO_Free[3] => next_FREE.DATAB
FIFO_Free[3] => Equal6.IN28
FIFO_Free[4] => next_FREE.DATAB
FIFO_Free[4] => Equal6.IN27
FIFO_Free[5] => next_FREE.DATAB
FIFO_Free[5] => Equal6.IN26
FIFO_Free[6] => next_FREE.DATAB
FIFO_Free[6] => Equal6.IN25
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_FREE.OUTPUTSELECT
RAM_ready => next_support_count.OUTPUTSELECT
RAM_ready => next_support_count.OUTPUTSELECT
RAM_ready => next_support_count.OUTPUTSELECT
RAM_ready => next_support_count.OUTPUTSELECT
RAM_ready => next_support_count.OUTPUTSELECT
RAM_ready => Selector0.IN3
RAM_ready => Selector3.IN4
TYPE[0] => next_tipo.DATAA
TYPE[0] => next_tipo.DATAB
TYPE[0] => Equal3.IN1
TYPE[0] => Equal5.IN1
TYPE[1] => next_tipo.DATAA
TYPE[1] => next_tipo.DATAB
TYPE[1] => Equal3.IN0
TYPE[1] => Equal5.IN0
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => state.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => FREE.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_X.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => IMG_COUNT_Y.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => column.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => support_count.OUTPUTSELECT
rst_n => tipo.OUTPUTSELECT
rst_n => tipo.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_addr.OUTPUTSELECT
rst_n => RAM_next.OUTPUTSELECT
rst_n => RAM_reset_n.OUTPUTSELECT
rst_n => RAM_start.OUTPUTSELECT
switch[0] => ~NO_FANOUT~
switch[1] => ~NO_FANOUT~
switch[2] => ~NO_FANOUT~
switch[3] => ~NO_FANOUT~


|LAB4|clk_133:pll_75
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|LAB4|clk_133:pll_75|altpll:altpll_component
inclk[0] => clk_133_altpll:auto_generated.inclk[0]
inclk[1] => clk_133_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LAB4|clk_133:pll_75|altpll:altpll_component|clk_133_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LAB4|clk_sync:pll_2516
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|LAB4|clk_sync:pll_2516|altpll:altpll_component
inclk[0] => clk_sync_altpll:auto_generated.inclk[0]
inclk[1] => clk_sync_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LAB4|clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LAB4|VGA_module:inst1
clk75 => clk75.IN1
clk25 => clk25.IN2
clk_sync => clk_sync.IN1
reset => resetSig.IN2
data_bgr[0] => data_rgb[16].IN1
data_bgr[1] => data_rgb[17].IN1
data_bgr[2] => data_rgb[18].IN1
data_bgr[3] => data_rgb[19].IN1
data_bgr[4] => data_rgb[20].IN1
data_bgr[5] => data_rgb[21].IN1
data_bgr[6] => data_rgb[22].IN1
data_bgr[7] => data_rgb[23].IN1
data_bgr[8] => data_rgb[8].IN1
data_bgr[9] => data_rgb[9].IN1
data_bgr[10] => data_rgb[10].IN1
data_bgr[11] => data_rgb[11].IN1
data_bgr[12] => data_rgb[12].IN1
data_bgr[13] => data_rgb[13].IN1
data_bgr[14] => data_rgb[14].IN1
data_bgr[15] => data_rgb[15].IN1
data_bgr[16] => data_rgb[0].IN1
data_bgr[17] => data_rgb[1].IN1
data_bgr[18] => data_rgb[2].IN1
data_bgr[19] => data_rgb[3].IN1
data_bgr[20] => data_rgb[4].IN1
data_bgr[21] => data_rgb[5].IN1
data_bgr[22] => data_rgb[6].IN1
data_bgr[23] => data_rgb[7].IN1
wr_en => wr_en.IN1
freeslots[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
freeslots[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= PixelLogic:dac_interface.b
VGA_B[1] <= PixelLogic:dac_interface.b
VGA_B[2] <= PixelLogic:dac_interface.b
VGA_B[3] <= PixelLogic:dac_interface.b
VGA_B[4] <= PixelLogic:dac_interface.b
VGA_B[5] <= PixelLogic:dac_interface.b
VGA_B[6] <= PixelLogic:dac_interface.b
VGA_B[7] <= PixelLogic:dac_interface.b
VGA_G[0] <= PixelLogic:dac_interface.g
VGA_G[1] <= PixelLogic:dac_interface.g
VGA_G[2] <= PixelLogic:dac_interface.g
VGA_G[3] <= PixelLogic:dac_interface.g
VGA_G[4] <= PixelLogic:dac_interface.g
VGA_G[5] <= PixelLogic:dac_interface.g
VGA_G[6] <= PixelLogic:dac_interface.g
VGA_G[7] <= PixelLogic:dac_interface.g
VGA_R[0] <= PixelLogic:dac_interface.r
VGA_R[1] <= PixelLogic:dac_interface.r
VGA_R[2] <= PixelLogic:dac_interface.r
VGA_R[3] <= PixelLogic:dac_interface.r
VGA_R[4] <= PixelLogic:dac_interface.r
VGA_R[5] <= PixelLogic:dac_interface.r
VGA_R[6] <= PixelLogic:dac_interface.r
VGA_R[7] <= PixelLogic:dac_interface.r
VGA_HS <= PixelLogic:dac_interface.hsync
VGA_VS <= PixelLogic:dac_interface.vsync
VGA_SYNC_N <= <VCC>
VGA_BLANK_N <= VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= PixelLogic:dac_interface.row
row[1] <= PixelLogic:dac_interface.row
row[2] <= PixelLogic:dac_interface.row
row[3] <= PixelLogic:dac_interface.row
row[4] <= PixelLogic:dac_interface.row
row[5] <= PixelLogic:dac_interface.row
row[6] <= PixelLogic:dac_interface.row
row[7] <= PixelLogic:dac_interface.row
row[8] <= PixelLogic:dac_interface.row
row[9] <= PixelLogic:dac_interface.row
column[0] <= PixelLogic:dac_interface.column
column[1] <= PixelLogic:dac_interface.column
column[2] <= PixelLogic:dac_interface.column
column[3] <= PixelLogic:dac_interface.column
column[4] <= PixelLogic:dac_interface.column
column[5] <= PixelLogic:dac_interface.column
column[6] <= PixelLogic:dac_interface.column
column[7] <= PixelLogic:dac_interface.column
column[8] <= PixelLogic:dac_interface.column
column[9] <= PixelLogic:dac_interface.column


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component
data[0] => dcfifo_8tm1:auto_generated.data[0]
data[1] => dcfifo_8tm1:auto_generated.data[1]
data[2] => dcfifo_8tm1:auto_generated.data[2]
data[3] => dcfifo_8tm1:auto_generated.data[3]
data[4] => dcfifo_8tm1:auto_generated.data[4]
data[5] => dcfifo_8tm1:auto_generated.data[5]
data[6] => dcfifo_8tm1:auto_generated.data[6]
data[7] => dcfifo_8tm1:auto_generated.data[7]
data[8] => dcfifo_8tm1:auto_generated.data[8]
data[9] => dcfifo_8tm1:auto_generated.data[9]
data[10] => dcfifo_8tm1:auto_generated.data[10]
data[11] => dcfifo_8tm1:auto_generated.data[11]
data[12] => dcfifo_8tm1:auto_generated.data[12]
data[13] => dcfifo_8tm1:auto_generated.data[13]
data[14] => dcfifo_8tm1:auto_generated.data[14]
data[15] => dcfifo_8tm1:auto_generated.data[15]
data[16] => dcfifo_8tm1:auto_generated.data[16]
data[17] => dcfifo_8tm1:auto_generated.data[17]
data[18] => dcfifo_8tm1:auto_generated.data[18]
data[19] => dcfifo_8tm1:auto_generated.data[19]
data[20] => dcfifo_8tm1:auto_generated.data[20]
data[21] => dcfifo_8tm1:auto_generated.data[21]
data[22] => dcfifo_8tm1:auto_generated.data[22]
data[23] => dcfifo_8tm1:auto_generated.data[23]
q[0] <= dcfifo_8tm1:auto_generated.q[0]
q[1] <= dcfifo_8tm1:auto_generated.q[1]
q[2] <= dcfifo_8tm1:auto_generated.q[2]
q[3] <= dcfifo_8tm1:auto_generated.q[3]
q[4] <= dcfifo_8tm1:auto_generated.q[4]
q[5] <= dcfifo_8tm1:auto_generated.q[5]
q[6] <= dcfifo_8tm1:auto_generated.q[6]
q[7] <= dcfifo_8tm1:auto_generated.q[7]
q[8] <= dcfifo_8tm1:auto_generated.q[8]
q[9] <= dcfifo_8tm1:auto_generated.q[9]
q[10] <= dcfifo_8tm1:auto_generated.q[10]
q[11] <= dcfifo_8tm1:auto_generated.q[11]
q[12] <= dcfifo_8tm1:auto_generated.q[12]
q[13] <= dcfifo_8tm1:auto_generated.q[13]
q[14] <= dcfifo_8tm1:auto_generated.q[14]
q[15] <= dcfifo_8tm1:auto_generated.q[15]
q[16] <= dcfifo_8tm1:auto_generated.q[16]
q[17] <= dcfifo_8tm1:auto_generated.q[17]
q[18] <= dcfifo_8tm1:auto_generated.q[18]
q[19] <= dcfifo_8tm1:auto_generated.q[19]
q[20] <= dcfifo_8tm1:auto_generated.q[20]
q[21] <= dcfifo_8tm1:auto_generated.q[21]
q[22] <= dcfifo_8tm1:auto_generated.q[22]
q[23] <= dcfifo_8tm1:auto_generated.q[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_8tm1:auto_generated.rdclk
rdreq => dcfifo_8tm1:auto_generated.rdreq
wrclk => dcfifo_8tm1:auto_generated.wrclk
wrreq => dcfifo_8tm1:auto_generated.wrreq
aclr => dcfifo_8tm1:auto_generated.aclr
rdempty <= dcfifo_8tm1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_8tm1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= dcfifo_8tm1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_8tm1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_8tm1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_8tm1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_8tm1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_8tm1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_8tm1:auto_generated.wrusedw[6]


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_gv61:fifo_ram.data_a[0]
data[1] => altsyncram_gv61:fifo_ram.data_a[1]
data[2] => altsyncram_gv61:fifo_ram.data_a[2]
data[3] => altsyncram_gv61:fifo_ram.data_a[3]
data[4] => altsyncram_gv61:fifo_ram.data_a[4]
data[5] => altsyncram_gv61:fifo_ram.data_a[5]
data[6] => altsyncram_gv61:fifo_ram.data_a[6]
data[7] => altsyncram_gv61:fifo_ram.data_a[7]
data[8] => altsyncram_gv61:fifo_ram.data_a[8]
data[9] => altsyncram_gv61:fifo_ram.data_a[9]
data[10] => altsyncram_gv61:fifo_ram.data_a[10]
data[11] => altsyncram_gv61:fifo_ram.data_a[11]
data[12] => altsyncram_gv61:fifo_ram.data_a[12]
data[13] => altsyncram_gv61:fifo_ram.data_a[13]
data[14] => altsyncram_gv61:fifo_ram.data_a[14]
data[15] => altsyncram_gv61:fifo_ram.data_a[15]
data[16] => altsyncram_gv61:fifo_ram.data_a[16]
data[17] => altsyncram_gv61:fifo_ram.data_a[17]
data[18] => altsyncram_gv61:fifo_ram.data_a[18]
data[19] => altsyncram_gv61:fifo_ram.data_a[19]
data[20] => altsyncram_gv61:fifo_ram.data_a[20]
data[21] => altsyncram_gv61:fifo_ram.data_a[21]
data[22] => altsyncram_gv61:fifo_ram.data_a[22]
data[23] => altsyncram_gv61:fifo_ram.data_a[23]
q[0] <= altsyncram_gv61:fifo_ram.q_b[0]
q[1] <= altsyncram_gv61:fifo_ram.q_b[1]
q[2] <= altsyncram_gv61:fifo_ram.q_b[2]
q[3] <= altsyncram_gv61:fifo_ram.q_b[3]
q[4] <= altsyncram_gv61:fifo_ram.q_b[4]
q[5] <= altsyncram_gv61:fifo_ram.q_b[5]
q[6] <= altsyncram_gv61:fifo_ram.q_b[6]
q[7] <= altsyncram_gv61:fifo_ram.q_b[7]
q[8] <= altsyncram_gv61:fifo_ram.q_b[8]
q[9] <= altsyncram_gv61:fifo_ram.q_b[9]
q[10] <= altsyncram_gv61:fifo_ram.q_b[10]
q[11] <= altsyncram_gv61:fifo_ram.q_b[11]
q[12] <= altsyncram_gv61:fifo_ram.q_b[12]
q[13] <= altsyncram_gv61:fifo_ram.q_b[13]
q[14] <= altsyncram_gv61:fifo_ram.q_b[14]
q[15] <= altsyncram_gv61:fifo_ram.q_b[15]
q[16] <= altsyncram_gv61:fifo_ram.q_b[16]
q[17] <= altsyncram_gv61:fifo_ram.q_b[17]
q[18] <= altsyncram_gv61:fifo_ram.q_b[18]
q[19] <= altsyncram_gv61:fifo_ram.q_b[19]
q[20] <= altsyncram_gv61:fifo_ram.q_b[20]
q[21] <= altsyncram_gv61:fifo_ram.q_b[21]
q[22] <= altsyncram_gv61:fifo_ram.q_b[22]
q[23] <= altsyncram_gv61:fifo_ram.q_b[23]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_gv61:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => alt_synch_pipe_unl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_gv61:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_vnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= dffpipe_8d9:wrfull_reg.q[0]


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp
clock => dffpipe_fd9:dffpipe14.clock
clrn => dffpipe_fd9:dffpipe14.clrn
d[0] => dffpipe_fd9:dffpipe14.d[0]
d[1] => dffpipe_fd9:dffpipe14.d[1]
d[2] => dffpipe_fd9:dffpipe14.d[2]
d[3] => dffpipe_fd9:dffpipe14.d[3]
d[4] => dffpipe_fd9:dffpipe14.d[4]
d[5] => dffpipe_fd9:dffpipe14.d[5]
d[6] => dffpipe_fd9:dffpipe14.d[6]
q[0] <= dffpipe_fd9:dffpipe14.q[0]
q[1] <= dffpipe_fd9:dffpipe14.q[1]
q[2] <= dffpipe_fd9:dffpipe14.q[2]
q[3] <= dffpipe_fd9:dffpipe14.q[3]
q[4] <= dffpipe_fd9:dffpipe14.q[4]
q[5] <= dffpipe_fd9:dffpipe14.q[5]
q[6] <= dffpipe_fd9:dffpipe14.q[6]


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe17a[0].CLK
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
clock => dffpipe_gd9:dffpipe19.clock
clrn => dffpipe_gd9:dffpipe19.clrn
d[0] => dffpipe_gd9:dffpipe19.d[0]
d[1] => dffpipe_gd9:dffpipe19.d[1]
d[2] => dffpipe_gd9:dffpipe19.d[2]
d[3] => dffpipe_gd9:dffpipe19.d[3]
d[4] => dffpipe_gd9:dffpipe19.d[4]
d[5] => dffpipe_gd9:dffpipe19.d[5]
d[6] => dffpipe_gd9:dffpipe19.d[6]
q[0] <= dffpipe_gd9:dffpipe19.q[0]
q[1] <= dffpipe_gd9:dffpipe19.q[1]
q[2] <= dffpipe_gd9:dffpipe19.q[2]
q[3] <= dffpipe_gd9:dffpipe19.q[3]
q[4] <= dffpipe_gd9:dffpipe19.q[4]
q[5] <= dffpipe_gd9:dffpipe19.q[5]
q[6] <= dffpipe_gd9:dffpipe19.q[6]


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|LAB4|VGA_module:inst1|FIFO_reader:controller
clk25 => vga_started~reg0.CLK
clk25 => rstVGA~reg0.CLK
rst => rstVGA.OUTPUTSELECT
rst => vga_started.OUTPUTSELECT
empty => rstVGA.DATAA
empty => vga_started.DATAA
rstVGA <= rstVGA~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_started <= vga_started~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|VGA_module:inst1|PixelLogic:dac_interface
clk => vsync~reg0.CLK
clk => hsync~reg0.CLK
clk => vcount[0].CLK
clk => vcount[1].CLK
clk => vcount[2].CLK
clk => vcount[3].CLK
clk => vcount[4].CLK
clk => vcount[5].CLK
clk => vcount[6].CLK
clk => vcount[7].CLK
clk => vcount[8].CLK
clk => vcount[9].CLK
clk => hcount[0].CLK
clk => hcount[1].CLK
clk => hcount[2].CLK
clk => hcount[3].CLK
clk => hcount[4].CLK
clk => hcount[5].CLK
clk => hcount[6].CLK
clk => hcount[7].CLK
clk => hcount[8].CLK
clk => hcount[9].CLK
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => hcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => vcount.OUTPUTSELECT
reset => hsync.OUTPUTSELECT
reset => vsync.OUTPUTSELECT
reset => r.IN1
red[0] => r.DATAB
red[1] => r.DATAB
red[2] => r.DATAB
red[3] => r.DATAB
red[4] => r.DATAB
red[5] => r.DATAB
red[6] => r.DATAB
red[7] => r.DATAB
green[0] => g.DATAB
green[1] => g.DATAB
green[2] => g.DATAB
green[3] => g.DATAB
green[4] => g.DATAB
green[5] => g.DATAB
green[6] => g.DATAB
green[7] => g.DATAB
blue[0] => b.DATAB
blue[1] => b.DATAB
blue[2] => b.DATAB
blue[3] => b.DATAB
blue[4] => b.DATAB
blue[5] => b.DATAB
blue[6] => b.DATAB
blue[7] => b.DATAB
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= vcount[0].DB_MAX_OUTPUT_PORT_TYPE
row[1] <= vcount[1].DB_MAX_OUTPUT_PORT_TYPE
row[2] <= vcount[2].DB_MAX_OUTPUT_PORT_TYPE
row[3] <= vcount[3].DB_MAX_OUTPUT_PORT_TYPE
row[4] <= vcount[4].DB_MAX_OUTPUT_PORT_TYPE
row[5] <= vcount[5].DB_MAX_OUTPUT_PORT_TYPE
row[6] <= vcount[6].DB_MAX_OUTPUT_PORT_TYPE
row[7] <= vcount[7].DB_MAX_OUTPUT_PORT_TYPE
row[8] <= vcount[8].DB_MAX_OUTPUT_PORT_TYPE
row[9] <= vcount[9].DB_MAX_OUTPUT_PORT_TYPE
column[0] <= hcount[0].DB_MAX_OUTPUT_PORT_TYPE
column[1] <= hcount[1].DB_MAX_OUTPUT_PORT_TYPE
column[2] <= hcount[2].DB_MAX_OUTPUT_PORT_TYPE
column[3] <= hcount[3].DB_MAX_OUTPUT_PORT_TYPE
column[4] <= hcount[4].DB_MAX_OUTPUT_PORT_TYPE
column[5] <= hcount[5].DB_MAX_OUTPUT_PORT_TYPE
column[6] <= hcount[6].DB_MAX_OUTPUT_PORT_TYPE
column[7] <= hcount[7].DB_MAX_OUTPUT_PORT_TYPE
column[8] <= hcount[8].DB_MAX_OUTPUT_PORT_TYPE
column[9] <= hcount[9].DB_MAX_OUTPUT_PORT_TYPE
videoon <= videoon.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|t5_t6:inst13
v0[0] => sprites[0][0].DATAIN
v0[1] => sprites[0][1].DATAIN
v0[2] => sprites[0][2].DATAIN
v0[3] => sprites[0][3].DATAIN
v0[4] => sprites[0][4].DATAIN
v0[5] => sprites[0][5].DATAIN
v0[6] => sprites[0][6].DATAIN
v0[7] => sprites[0][7].DATAIN
v0[8] => sprites[0][8].DATAIN
v0[9] => sprites[0][9].DATAIN
v0[10] => sprites[0][10].DATAIN
v0[11] => sprites[0][11].DATAIN
v0[12] => sprites[0][12].DATAIN
v0[13] => sprites[0][13].DATAIN
v0[14] => sprites[0][14].DATAIN
v0[15] => sprites[0][15].DATAIN
v1[0] => sprites[1][0].DATAIN
v1[1] => sprites[1][1].DATAIN
v1[2] => sprites[1][2].DATAIN
v1[3] => sprites[1][3].DATAIN
v1[4] => sprites[1][4].DATAIN
v1[5] => sprites[1][5].DATAIN
v1[6] => sprites[1][6].DATAIN
v1[7] => sprites[1][7].DATAIN
v1[8] => sprites[1][8].DATAIN
v1[9] => sprites[1][9].DATAIN
v1[10] => sprites[1][10].DATAIN
v1[11] => sprites[1][11].DATAIN
v1[12] => sprites[1][12].DATAIN
v1[13] => sprites[1][13].DATAIN
v1[14] => sprites[1][14].DATAIN
v1[15] => sprites[1][15].DATAIN
v2[0] => sprites[2][0].DATAIN
v2[1] => sprites[2][1].DATAIN
v2[2] => sprites[2][2].DATAIN
v2[3] => sprites[2][3].DATAIN
v2[4] => sprites[2][4].DATAIN
v2[5] => sprites[2][5].DATAIN
v2[6] => sprites[2][6].DATAIN
v2[7] => sprites[2][7].DATAIN
v2[8] => sprites[2][8].DATAIN
v2[9] => sprites[2][9].DATAIN
v2[10] => sprites[2][10].DATAIN
v2[11] => sprites[2][11].DATAIN
v2[12] => sprites[2][12].DATAIN
v2[13] => sprites[2][13].DATAIN
v2[14] => sprites[2][14].DATAIN
v2[15] => sprites[2][15].DATAIN
v3[0] => sprites[3][0].DATAIN
v3[1] => sprites[3][1].DATAIN
v3[2] => sprites[3][2].DATAIN
v3[3] => sprites[3][3].DATAIN
v3[4] => sprites[3][4].DATAIN
v3[5] => sprites[3][5].DATAIN
v3[6] => sprites[3][6].DATAIN
v3[7] => sprites[3][7].DATAIN
v3[8] => sprites[3][8].DATAIN
v3[9] => sprites[3][9].DATAIN
v3[10] => sprites[3][10].DATAIN
v3[11] => sprites[3][11].DATAIN
v3[12] => sprites[3][12].DATAIN
v3[13] => sprites[3][13].DATAIN
v3[14] => sprites[3][14].DATAIN
v3[15] => sprites[3][15].DATAIN
sp0[0] => pos[0][0].DATAIN
sp0[1] => pos[0][1].DATAIN
sp0[2] => pos[0][2].DATAIN
sp0[3] => pos[0][3].DATAIN
sp0[4] => pos[0][4].DATAIN
sp1[0] => pos[1][0].DATAIN
sp1[1] => pos[1][1].DATAIN
sp1[2] => pos[1][2].DATAIN
sp1[3] => pos[1][3].DATAIN
sp1[4] => pos[1][4].DATAIN
sp2[0] => pos[2][0].DATAIN
sp2[1] => pos[2][1].DATAIN
sp2[2] => pos[2][2].DATAIN
sp2[3] => pos[2][3].DATAIN
sp2[4] => pos[2][4].DATAIN
sp3[0] => pos[3][0].DATAIN
sp3[1] => pos[3][1].DATAIN
sp3[2] => pos[3][2].DATAIN
sp3[3] => pos[3][3].DATAIN
sp3[4] => pos[3][4].DATAIN
clock_25 => Color_Memory[31][0].CLK
clock_25 => Color_Memory[31][1].CLK
clock_25 => Color_Memory[31][2].CLK
clock_25 => Color_Memory[31][3].CLK
clock_25 => Color_Memory[31][4].CLK
clock_25 => Color_Memory[31][5].CLK
clock_25 => Color_Memory[31][6].CLK
clock_25 => Color_Memory[31][7].CLK
clock_25 => Color_Memory[31][8].CLK
clock_25 => Color_Memory[31][9].CLK
clock_25 => Color_Memory[31][10].CLK
clock_25 => Color_Memory[31][11].CLK
clock_25 => Color_Memory[31][12].CLK
clock_25 => Color_Memory[31][13].CLK
clock_25 => Color_Memory[31][14].CLK
clock_25 => Color_Memory[31][15].CLK
clock_25 => Color_Memory[31][16].CLK
clock_25 => Color_Memory[31][17].CLK
clock_25 => Color_Memory[31][18].CLK
clock_25 => Color_Memory[31][19].CLK
clock_25 => Color_Memory[31][20].CLK
clock_25 => Color_Memory[31][21].CLK
clock_25 => Color_Memory[31][22].CLK
clock_25 => Color_Memory[31][23].CLK
clock_25 => Color_Memory[30][0].CLK
clock_25 => Color_Memory[30][1].CLK
clock_25 => Color_Memory[30][2].CLK
clock_25 => Color_Memory[30][3].CLK
clock_25 => Color_Memory[30][4].CLK
clock_25 => Color_Memory[30][5].CLK
clock_25 => Color_Memory[30][6].CLK
clock_25 => Color_Memory[30][7].CLK
clock_25 => Color_Memory[30][8].CLK
clock_25 => Color_Memory[30][9].CLK
clock_25 => Color_Memory[30][10].CLK
clock_25 => Color_Memory[30][11].CLK
clock_25 => Color_Memory[30][12].CLK
clock_25 => Color_Memory[30][13].CLK
clock_25 => Color_Memory[30][14].CLK
clock_25 => Color_Memory[30][15].CLK
clock_25 => Color_Memory[30][16].CLK
clock_25 => Color_Memory[30][17].CLK
clock_25 => Color_Memory[30][18].CLK
clock_25 => Color_Memory[30][19].CLK
clock_25 => Color_Memory[30][20].CLK
clock_25 => Color_Memory[30][21].CLK
clock_25 => Color_Memory[30][22].CLK
clock_25 => Color_Memory[30][23].CLK
clock_25 => Color_Memory[29][0].CLK
clock_25 => Color_Memory[29][1].CLK
clock_25 => Color_Memory[29][2].CLK
clock_25 => Color_Memory[29][3].CLK
clock_25 => Color_Memory[29][4].CLK
clock_25 => Color_Memory[29][5].CLK
clock_25 => Color_Memory[29][6].CLK
clock_25 => Color_Memory[29][7].CLK
clock_25 => Color_Memory[29][8].CLK
clock_25 => Color_Memory[29][9].CLK
clock_25 => Color_Memory[29][10].CLK
clock_25 => Color_Memory[29][11].CLK
clock_25 => Color_Memory[29][12].CLK
clock_25 => Color_Memory[29][13].CLK
clock_25 => Color_Memory[29][14].CLK
clock_25 => Color_Memory[29][15].CLK
clock_25 => Color_Memory[29][16].CLK
clock_25 => Color_Memory[29][17].CLK
clock_25 => Color_Memory[29][18].CLK
clock_25 => Color_Memory[29][19].CLK
clock_25 => Color_Memory[29][20].CLK
clock_25 => Color_Memory[29][21].CLK
clock_25 => Color_Memory[29][22].CLK
clock_25 => Color_Memory[29][23].CLK
clock_25 => Color_Memory[28][0].CLK
clock_25 => Color_Memory[28][1].CLK
clock_25 => Color_Memory[28][2].CLK
clock_25 => Color_Memory[28][3].CLK
clock_25 => Color_Memory[28][4].CLK
clock_25 => Color_Memory[28][5].CLK
clock_25 => Color_Memory[28][6].CLK
clock_25 => Color_Memory[28][7].CLK
clock_25 => Color_Memory[28][8].CLK
clock_25 => Color_Memory[28][9].CLK
clock_25 => Color_Memory[28][10].CLK
clock_25 => Color_Memory[28][11].CLK
clock_25 => Color_Memory[28][12].CLK
clock_25 => Color_Memory[28][13].CLK
clock_25 => Color_Memory[28][14].CLK
clock_25 => Color_Memory[28][15].CLK
clock_25 => Color_Memory[28][16].CLK
clock_25 => Color_Memory[28][17].CLK
clock_25 => Color_Memory[28][18].CLK
clock_25 => Color_Memory[28][19].CLK
clock_25 => Color_Memory[28][20].CLK
clock_25 => Color_Memory[28][21].CLK
clock_25 => Color_Memory[28][22].CLK
clock_25 => Color_Memory[28][23].CLK
clock_25 => Color_Memory[27][0].CLK
clock_25 => Color_Memory[27][1].CLK
clock_25 => Color_Memory[27][2].CLK
clock_25 => Color_Memory[27][3].CLK
clock_25 => Color_Memory[27][4].CLK
clock_25 => Color_Memory[27][5].CLK
clock_25 => Color_Memory[27][6].CLK
clock_25 => Color_Memory[27][7].CLK
clock_25 => Color_Memory[27][8].CLK
clock_25 => Color_Memory[27][9].CLK
clock_25 => Color_Memory[27][10].CLK
clock_25 => Color_Memory[27][11].CLK
clock_25 => Color_Memory[27][12].CLK
clock_25 => Color_Memory[27][13].CLK
clock_25 => Color_Memory[27][14].CLK
clock_25 => Color_Memory[27][15].CLK
clock_25 => Color_Memory[27][16].CLK
clock_25 => Color_Memory[27][17].CLK
clock_25 => Color_Memory[27][18].CLK
clock_25 => Color_Memory[27][19].CLK
clock_25 => Color_Memory[27][20].CLK
clock_25 => Color_Memory[27][21].CLK
clock_25 => Color_Memory[27][22].CLK
clock_25 => Color_Memory[27][23].CLK
clock_25 => Color_Memory[26][0].CLK
clock_25 => Color_Memory[26][1].CLK
clock_25 => Color_Memory[26][2].CLK
clock_25 => Color_Memory[26][3].CLK
clock_25 => Color_Memory[26][4].CLK
clock_25 => Color_Memory[26][5].CLK
clock_25 => Color_Memory[26][6].CLK
clock_25 => Color_Memory[26][7].CLK
clock_25 => Color_Memory[26][8].CLK
clock_25 => Color_Memory[26][9].CLK
clock_25 => Color_Memory[26][10].CLK
clock_25 => Color_Memory[26][11].CLK
clock_25 => Color_Memory[26][12].CLK
clock_25 => Color_Memory[26][13].CLK
clock_25 => Color_Memory[26][14].CLK
clock_25 => Color_Memory[26][15].CLK
clock_25 => Color_Memory[26][16].CLK
clock_25 => Color_Memory[26][17].CLK
clock_25 => Color_Memory[26][18].CLK
clock_25 => Color_Memory[26][19].CLK
clock_25 => Color_Memory[26][20].CLK
clock_25 => Color_Memory[26][21].CLK
clock_25 => Color_Memory[26][22].CLK
clock_25 => Color_Memory[26][23].CLK
clock_25 => Color_Memory[25][0].CLK
clock_25 => Color_Memory[25][1].CLK
clock_25 => Color_Memory[25][2].CLK
clock_25 => Color_Memory[25][3].CLK
clock_25 => Color_Memory[25][4].CLK
clock_25 => Color_Memory[25][5].CLK
clock_25 => Color_Memory[25][6].CLK
clock_25 => Color_Memory[25][7].CLK
clock_25 => Color_Memory[25][8].CLK
clock_25 => Color_Memory[25][9].CLK
clock_25 => Color_Memory[25][10].CLK
clock_25 => Color_Memory[25][11].CLK
clock_25 => Color_Memory[25][12].CLK
clock_25 => Color_Memory[25][13].CLK
clock_25 => Color_Memory[25][14].CLK
clock_25 => Color_Memory[25][15].CLK
clock_25 => Color_Memory[25][16].CLK
clock_25 => Color_Memory[25][17].CLK
clock_25 => Color_Memory[25][18].CLK
clock_25 => Color_Memory[25][19].CLK
clock_25 => Color_Memory[25][20].CLK
clock_25 => Color_Memory[25][21].CLK
clock_25 => Color_Memory[25][22].CLK
clock_25 => Color_Memory[25][23].CLK
clock_25 => Color_Memory[24][0].CLK
clock_25 => Color_Memory[24][1].CLK
clock_25 => Color_Memory[24][2].CLK
clock_25 => Color_Memory[24][3].CLK
clock_25 => Color_Memory[24][4].CLK
clock_25 => Color_Memory[24][5].CLK
clock_25 => Color_Memory[24][6].CLK
clock_25 => Color_Memory[24][7].CLK
clock_25 => Color_Memory[24][8].CLK
clock_25 => Color_Memory[24][9].CLK
clock_25 => Color_Memory[24][10].CLK
clock_25 => Color_Memory[24][11].CLK
clock_25 => Color_Memory[24][12].CLK
clock_25 => Color_Memory[24][13].CLK
clock_25 => Color_Memory[24][14].CLK
clock_25 => Color_Memory[24][15].CLK
clock_25 => Color_Memory[24][16].CLK
clock_25 => Color_Memory[24][17].CLK
clock_25 => Color_Memory[24][18].CLK
clock_25 => Color_Memory[24][19].CLK
clock_25 => Color_Memory[24][20].CLK
clock_25 => Color_Memory[24][21].CLK
clock_25 => Color_Memory[24][22].CLK
clock_25 => Color_Memory[24][23].CLK
clock_25 => Color_Memory[23][0].CLK
clock_25 => Color_Memory[23][1].CLK
clock_25 => Color_Memory[23][2].CLK
clock_25 => Color_Memory[23][3].CLK
clock_25 => Color_Memory[23][4].CLK
clock_25 => Color_Memory[23][5].CLK
clock_25 => Color_Memory[23][6].CLK
clock_25 => Color_Memory[23][7].CLK
clock_25 => Color_Memory[23][8].CLK
clock_25 => Color_Memory[23][9].CLK
clock_25 => Color_Memory[23][10].CLK
clock_25 => Color_Memory[23][11].CLK
clock_25 => Color_Memory[23][12].CLK
clock_25 => Color_Memory[23][13].CLK
clock_25 => Color_Memory[23][14].CLK
clock_25 => Color_Memory[23][15].CLK
clock_25 => Color_Memory[23][16].CLK
clock_25 => Color_Memory[23][17].CLK
clock_25 => Color_Memory[23][18].CLK
clock_25 => Color_Memory[23][19].CLK
clock_25 => Color_Memory[23][20].CLK
clock_25 => Color_Memory[23][21].CLK
clock_25 => Color_Memory[23][22].CLK
clock_25 => Color_Memory[23][23].CLK
clock_25 => Color_Memory[22][0].CLK
clock_25 => Color_Memory[22][1].CLK
clock_25 => Color_Memory[22][2].CLK
clock_25 => Color_Memory[22][3].CLK
clock_25 => Color_Memory[22][4].CLK
clock_25 => Color_Memory[22][5].CLK
clock_25 => Color_Memory[22][6].CLK
clock_25 => Color_Memory[22][7].CLK
clock_25 => Color_Memory[22][8].CLK
clock_25 => Color_Memory[22][9].CLK
clock_25 => Color_Memory[22][10].CLK
clock_25 => Color_Memory[22][11].CLK
clock_25 => Color_Memory[22][12].CLK
clock_25 => Color_Memory[22][13].CLK
clock_25 => Color_Memory[22][14].CLK
clock_25 => Color_Memory[22][15].CLK
clock_25 => Color_Memory[22][16].CLK
clock_25 => Color_Memory[22][17].CLK
clock_25 => Color_Memory[22][18].CLK
clock_25 => Color_Memory[22][19].CLK
clock_25 => Color_Memory[22][20].CLK
clock_25 => Color_Memory[22][21].CLK
clock_25 => Color_Memory[22][22].CLK
clock_25 => Color_Memory[22][23].CLK
clock_25 => Color_Memory[21][0].CLK
clock_25 => Color_Memory[21][1].CLK
clock_25 => Color_Memory[21][2].CLK
clock_25 => Color_Memory[21][3].CLK
clock_25 => Color_Memory[21][4].CLK
clock_25 => Color_Memory[21][5].CLK
clock_25 => Color_Memory[21][6].CLK
clock_25 => Color_Memory[21][7].CLK
clock_25 => Color_Memory[21][8].CLK
clock_25 => Color_Memory[21][9].CLK
clock_25 => Color_Memory[21][10].CLK
clock_25 => Color_Memory[21][11].CLK
clock_25 => Color_Memory[21][12].CLK
clock_25 => Color_Memory[21][13].CLK
clock_25 => Color_Memory[21][14].CLK
clock_25 => Color_Memory[21][15].CLK
clock_25 => Color_Memory[21][16].CLK
clock_25 => Color_Memory[21][17].CLK
clock_25 => Color_Memory[21][18].CLK
clock_25 => Color_Memory[21][19].CLK
clock_25 => Color_Memory[21][20].CLK
clock_25 => Color_Memory[21][21].CLK
clock_25 => Color_Memory[21][22].CLK
clock_25 => Color_Memory[21][23].CLK
clock_25 => Color_Memory[20][0].CLK
clock_25 => Color_Memory[20][1].CLK
clock_25 => Color_Memory[20][2].CLK
clock_25 => Color_Memory[20][3].CLK
clock_25 => Color_Memory[20][4].CLK
clock_25 => Color_Memory[20][5].CLK
clock_25 => Color_Memory[20][6].CLK
clock_25 => Color_Memory[20][7].CLK
clock_25 => Color_Memory[20][8].CLK
clock_25 => Color_Memory[20][9].CLK
clock_25 => Color_Memory[20][10].CLK
clock_25 => Color_Memory[20][11].CLK
clock_25 => Color_Memory[20][12].CLK
clock_25 => Color_Memory[20][13].CLK
clock_25 => Color_Memory[20][14].CLK
clock_25 => Color_Memory[20][15].CLK
clock_25 => Color_Memory[20][16].CLK
clock_25 => Color_Memory[20][17].CLK
clock_25 => Color_Memory[20][18].CLK
clock_25 => Color_Memory[20][19].CLK
clock_25 => Color_Memory[20][20].CLK
clock_25 => Color_Memory[20][21].CLK
clock_25 => Color_Memory[20][22].CLK
clock_25 => Color_Memory[20][23].CLK
clock_25 => Color_Memory[19][0].CLK
clock_25 => Color_Memory[19][1].CLK
clock_25 => Color_Memory[19][2].CLK
clock_25 => Color_Memory[19][3].CLK
clock_25 => Color_Memory[19][4].CLK
clock_25 => Color_Memory[19][5].CLK
clock_25 => Color_Memory[19][6].CLK
clock_25 => Color_Memory[19][7].CLK
clock_25 => Color_Memory[19][8].CLK
clock_25 => Color_Memory[19][9].CLK
clock_25 => Color_Memory[19][10].CLK
clock_25 => Color_Memory[19][11].CLK
clock_25 => Color_Memory[19][12].CLK
clock_25 => Color_Memory[19][13].CLK
clock_25 => Color_Memory[19][14].CLK
clock_25 => Color_Memory[19][15].CLK
clock_25 => Color_Memory[19][16].CLK
clock_25 => Color_Memory[19][17].CLK
clock_25 => Color_Memory[19][18].CLK
clock_25 => Color_Memory[19][19].CLK
clock_25 => Color_Memory[19][20].CLK
clock_25 => Color_Memory[19][21].CLK
clock_25 => Color_Memory[19][22].CLK
clock_25 => Color_Memory[19][23].CLK
clock_25 => Color_Memory[18][0].CLK
clock_25 => Color_Memory[18][1].CLK
clock_25 => Color_Memory[18][2].CLK
clock_25 => Color_Memory[18][3].CLK
clock_25 => Color_Memory[18][4].CLK
clock_25 => Color_Memory[18][5].CLK
clock_25 => Color_Memory[18][6].CLK
clock_25 => Color_Memory[18][7].CLK
clock_25 => Color_Memory[18][8].CLK
clock_25 => Color_Memory[18][9].CLK
clock_25 => Color_Memory[18][10].CLK
clock_25 => Color_Memory[18][11].CLK
clock_25 => Color_Memory[18][12].CLK
clock_25 => Color_Memory[18][13].CLK
clock_25 => Color_Memory[18][14].CLK
clock_25 => Color_Memory[18][15].CLK
clock_25 => Color_Memory[18][16].CLK
clock_25 => Color_Memory[18][17].CLK
clock_25 => Color_Memory[18][18].CLK
clock_25 => Color_Memory[18][19].CLK
clock_25 => Color_Memory[18][20].CLK
clock_25 => Color_Memory[18][21].CLK
clock_25 => Color_Memory[18][22].CLK
clock_25 => Color_Memory[18][23].CLK
clock_25 => Color_Memory[17][0].CLK
clock_25 => Color_Memory[17][1].CLK
clock_25 => Color_Memory[17][2].CLK
clock_25 => Color_Memory[17][3].CLK
clock_25 => Color_Memory[17][4].CLK
clock_25 => Color_Memory[17][5].CLK
clock_25 => Color_Memory[17][6].CLK
clock_25 => Color_Memory[17][7].CLK
clock_25 => Color_Memory[17][8].CLK
clock_25 => Color_Memory[17][9].CLK
clock_25 => Color_Memory[17][10].CLK
clock_25 => Color_Memory[17][11].CLK
clock_25 => Color_Memory[17][12].CLK
clock_25 => Color_Memory[17][13].CLK
clock_25 => Color_Memory[17][14].CLK
clock_25 => Color_Memory[17][15].CLK
clock_25 => Color_Memory[17][16].CLK
clock_25 => Color_Memory[17][17].CLK
clock_25 => Color_Memory[17][18].CLK
clock_25 => Color_Memory[17][19].CLK
clock_25 => Color_Memory[17][20].CLK
clock_25 => Color_Memory[17][21].CLK
clock_25 => Color_Memory[17][22].CLK
clock_25 => Color_Memory[17][23].CLK
clock_25 => Color_Memory[16][0].CLK
clock_25 => Color_Memory[16][1].CLK
clock_25 => Color_Memory[16][2].CLK
clock_25 => Color_Memory[16][3].CLK
clock_25 => Color_Memory[16][4].CLK
clock_25 => Color_Memory[16][5].CLK
clock_25 => Color_Memory[16][6].CLK
clock_25 => Color_Memory[16][7].CLK
clock_25 => Color_Memory[16][8].CLK
clock_25 => Color_Memory[16][9].CLK
clock_25 => Color_Memory[16][10].CLK
clock_25 => Color_Memory[16][11].CLK
clock_25 => Color_Memory[16][12].CLK
clock_25 => Color_Memory[16][13].CLK
clock_25 => Color_Memory[16][14].CLK
clock_25 => Color_Memory[16][15].CLK
clock_25 => Color_Memory[16][16].CLK
clock_25 => Color_Memory[16][17].CLK
clock_25 => Color_Memory[16][18].CLK
clock_25 => Color_Memory[16][19].CLK
clock_25 => Color_Memory[16][20].CLK
clock_25 => Color_Memory[16][21].CLK
clock_25 => Color_Memory[16][22].CLK
clock_25 => Color_Memory[16][23].CLK
clock_25 => Color_Memory[15][0].CLK
clock_25 => Color_Memory[15][1].CLK
clock_25 => Color_Memory[15][2].CLK
clock_25 => Color_Memory[15][3].CLK
clock_25 => Color_Memory[15][4].CLK
clock_25 => Color_Memory[15][5].CLK
clock_25 => Color_Memory[15][6].CLK
clock_25 => Color_Memory[15][7].CLK
clock_25 => Color_Memory[15][8].CLK
clock_25 => Color_Memory[15][9].CLK
clock_25 => Color_Memory[15][10].CLK
clock_25 => Color_Memory[15][11].CLK
clock_25 => Color_Memory[15][12].CLK
clock_25 => Color_Memory[15][13].CLK
clock_25 => Color_Memory[15][14].CLK
clock_25 => Color_Memory[15][15].CLK
clock_25 => Color_Memory[15][16].CLK
clock_25 => Color_Memory[15][17].CLK
clock_25 => Color_Memory[15][18].CLK
clock_25 => Color_Memory[15][19].CLK
clock_25 => Color_Memory[15][20].CLK
clock_25 => Color_Memory[15][21].CLK
clock_25 => Color_Memory[15][22].CLK
clock_25 => Color_Memory[15][23].CLK
clock_25 => Color_Memory[14][0].CLK
clock_25 => Color_Memory[14][1].CLK
clock_25 => Color_Memory[14][2].CLK
clock_25 => Color_Memory[14][3].CLK
clock_25 => Color_Memory[14][4].CLK
clock_25 => Color_Memory[14][5].CLK
clock_25 => Color_Memory[14][6].CLK
clock_25 => Color_Memory[14][7].CLK
clock_25 => Color_Memory[14][8].CLK
clock_25 => Color_Memory[14][9].CLK
clock_25 => Color_Memory[14][10].CLK
clock_25 => Color_Memory[14][11].CLK
clock_25 => Color_Memory[14][12].CLK
clock_25 => Color_Memory[14][13].CLK
clock_25 => Color_Memory[14][14].CLK
clock_25 => Color_Memory[14][15].CLK
clock_25 => Color_Memory[14][16].CLK
clock_25 => Color_Memory[14][17].CLK
clock_25 => Color_Memory[14][18].CLK
clock_25 => Color_Memory[14][19].CLK
clock_25 => Color_Memory[14][20].CLK
clock_25 => Color_Memory[14][21].CLK
clock_25 => Color_Memory[14][22].CLK
clock_25 => Color_Memory[14][23].CLK
clock_25 => Color_Memory[13][0].CLK
clock_25 => Color_Memory[13][1].CLK
clock_25 => Color_Memory[13][2].CLK
clock_25 => Color_Memory[13][3].CLK
clock_25 => Color_Memory[13][4].CLK
clock_25 => Color_Memory[13][5].CLK
clock_25 => Color_Memory[13][6].CLK
clock_25 => Color_Memory[13][7].CLK
clock_25 => Color_Memory[13][8].CLK
clock_25 => Color_Memory[13][9].CLK
clock_25 => Color_Memory[13][10].CLK
clock_25 => Color_Memory[13][11].CLK
clock_25 => Color_Memory[13][12].CLK
clock_25 => Color_Memory[13][13].CLK
clock_25 => Color_Memory[13][14].CLK
clock_25 => Color_Memory[13][15].CLK
clock_25 => Color_Memory[13][16].CLK
clock_25 => Color_Memory[13][17].CLK
clock_25 => Color_Memory[13][18].CLK
clock_25 => Color_Memory[13][19].CLK
clock_25 => Color_Memory[13][20].CLK
clock_25 => Color_Memory[13][21].CLK
clock_25 => Color_Memory[13][22].CLK
clock_25 => Color_Memory[13][23].CLK
clock_25 => Color_Memory[12][0].CLK
clock_25 => Color_Memory[12][1].CLK
clock_25 => Color_Memory[12][2].CLK
clock_25 => Color_Memory[12][3].CLK
clock_25 => Color_Memory[12][4].CLK
clock_25 => Color_Memory[12][5].CLK
clock_25 => Color_Memory[12][6].CLK
clock_25 => Color_Memory[12][7].CLK
clock_25 => Color_Memory[12][8].CLK
clock_25 => Color_Memory[12][9].CLK
clock_25 => Color_Memory[12][10].CLK
clock_25 => Color_Memory[12][11].CLK
clock_25 => Color_Memory[12][12].CLK
clock_25 => Color_Memory[12][13].CLK
clock_25 => Color_Memory[12][14].CLK
clock_25 => Color_Memory[12][15].CLK
clock_25 => Color_Memory[12][16].CLK
clock_25 => Color_Memory[12][17].CLK
clock_25 => Color_Memory[12][18].CLK
clock_25 => Color_Memory[12][19].CLK
clock_25 => Color_Memory[12][20].CLK
clock_25 => Color_Memory[12][21].CLK
clock_25 => Color_Memory[12][22].CLK
clock_25 => Color_Memory[12][23].CLK
clock_25 => Color_Memory[11][0].CLK
clock_25 => Color_Memory[11][1].CLK
clock_25 => Color_Memory[11][2].CLK
clock_25 => Color_Memory[11][3].CLK
clock_25 => Color_Memory[11][4].CLK
clock_25 => Color_Memory[11][5].CLK
clock_25 => Color_Memory[11][6].CLK
clock_25 => Color_Memory[11][7].CLK
clock_25 => Color_Memory[11][8].CLK
clock_25 => Color_Memory[11][9].CLK
clock_25 => Color_Memory[11][10].CLK
clock_25 => Color_Memory[11][11].CLK
clock_25 => Color_Memory[11][12].CLK
clock_25 => Color_Memory[11][13].CLK
clock_25 => Color_Memory[11][14].CLK
clock_25 => Color_Memory[11][15].CLK
clock_25 => Color_Memory[11][16].CLK
clock_25 => Color_Memory[11][17].CLK
clock_25 => Color_Memory[11][18].CLK
clock_25 => Color_Memory[11][19].CLK
clock_25 => Color_Memory[11][20].CLK
clock_25 => Color_Memory[11][21].CLK
clock_25 => Color_Memory[11][22].CLK
clock_25 => Color_Memory[11][23].CLK
clock_25 => Color_Memory[10][0].CLK
clock_25 => Color_Memory[10][1].CLK
clock_25 => Color_Memory[10][2].CLK
clock_25 => Color_Memory[10][3].CLK
clock_25 => Color_Memory[10][4].CLK
clock_25 => Color_Memory[10][5].CLK
clock_25 => Color_Memory[10][6].CLK
clock_25 => Color_Memory[10][7].CLK
clock_25 => Color_Memory[10][8].CLK
clock_25 => Color_Memory[10][9].CLK
clock_25 => Color_Memory[10][10].CLK
clock_25 => Color_Memory[10][11].CLK
clock_25 => Color_Memory[10][12].CLK
clock_25 => Color_Memory[10][13].CLK
clock_25 => Color_Memory[10][14].CLK
clock_25 => Color_Memory[10][15].CLK
clock_25 => Color_Memory[10][16].CLK
clock_25 => Color_Memory[10][17].CLK
clock_25 => Color_Memory[10][18].CLK
clock_25 => Color_Memory[10][19].CLK
clock_25 => Color_Memory[10][20].CLK
clock_25 => Color_Memory[10][21].CLK
clock_25 => Color_Memory[10][22].CLK
clock_25 => Color_Memory[10][23].CLK
clock_25 => Color_Memory[9][0].CLK
clock_25 => Color_Memory[9][1].CLK
clock_25 => Color_Memory[9][2].CLK
clock_25 => Color_Memory[9][3].CLK
clock_25 => Color_Memory[9][4].CLK
clock_25 => Color_Memory[9][5].CLK
clock_25 => Color_Memory[9][6].CLK
clock_25 => Color_Memory[9][7].CLK
clock_25 => Color_Memory[9][8].CLK
clock_25 => Color_Memory[9][9].CLK
clock_25 => Color_Memory[9][10].CLK
clock_25 => Color_Memory[9][11].CLK
clock_25 => Color_Memory[9][12].CLK
clock_25 => Color_Memory[9][13].CLK
clock_25 => Color_Memory[9][14].CLK
clock_25 => Color_Memory[9][15].CLK
clock_25 => Color_Memory[9][16].CLK
clock_25 => Color_Memory[9][17].CLK
clock_25 => Color_Memory[9][18].CLK
clock_25 => Color_Memory[9][19].CLK
clock_25 => Color_Memory[9][20].CLK
clock_25 => Color_Memory[9][21].CLK
clock_25 => Color_Memory[9][22].CLK
clock_25 => Color_Memory[9][23].CLK
clock_25 => Color_Memory[8][0].CLK
clock_25 => Color_Memory[8][1].CLK
clock_25 => Color_Memory[8][2].CLK
clock_25 => Color_Memory[8][3].CLK
clock_25 => Color_Memory[8][4].CLK
clock_25 => Color_Memory[8][5].CLK
clock_25 => Color_Memory[8][6].CLK
clock_25 => Color_Memory[8][7].CLK
clock_25 => Color_Memory[8][8].CLK
clock_25 => Color_Memory[8][9].CLK
clock_25 => Color_Memory[8][10].CLK
clock_25 => Color_Memory[8][11].CLK
clock_25 => Color_Memory[8][12].CLK
clock_25 => Color_Memory[8][13].CLK
clock_25 => Color_Memory[8][14].CLK
clock_25 => Color_Memory[8][15].CLK
clock_25 => Color_Memory[8][16].CLK
clock_25 => Color_Memory[8][17].CLK
clock_25 => Color_Memory[8][18].CLK
clock_25 => Color_Memory[8][19].CLK
clock_25 => Color_Memory[8][20].CLK
clock_25 => Color_Memory[8][21].CLK
clock_25 => Color_Memory[8][22].CLK
clock_25 => Color_Memory[8][23].CLK
clock_25 => Color_Memory[7][0].CLK
clock_25 => Color_Memory[7][1].CLK
clock_25 => Color_Memory[7][2].CLK
clock_25 => Color_Memory[7][3].CLK
clock_25 => Color_Memory[7][4].CLK
clock_25 => Color_Memory[7][5].CLK
clock_25 => Color_Memory[7][6].CLK
clock_25 => Color_Memory[7][7].CLK
clock_25 => Color_Memory[7][8].CLK
clock_25 => Color_Memory[7][9].CLK
clock_25 => Color_Memory[7][10].CLK
clock_25 => Color_Memory[7][11].CLK
clock_25 => Color_Memory[7][12].CLK
clock_25 => Color_Memory[7][13].CLK
clock_25 => Color_Memory[7][14].CLK
clock_25 => Color_Memory[7][15].CLK
clock_25 => Color_Memory[7][16].CLK
clock_25 => Color_Memory[7][17].CLK
clock_25 => Color_Memory[7][18].CLK
clock_25 => Color_Memory[7][19].CLK
clock_25 => Color_Memory[7][20].CLK
clock_25 => Color_Memory[7][21].CLK
clock_25 => Color_Memory[7][22].CLK
clock_25 => Color_Memory[7][23].CLK
clock_25 => Color_Memory[6][0].CLK
clock_25 => Color_Memory[6][1].CLK
clock_25 => Color_Memory[6][2].CLK
clock_25 => Color_Memory[6][3].CLK
clock_25 => Color_Memory[6][4].CLK
clock_25 => Color_Memory[6][5].CLK
clock_25 => Color_Memory[6][6].CLK
clock_25 => Color_Memory[6][7].CLK
clock_25 => Color_Memory[6][8].CLK
clock_25 => Color_Memory[6][9].CLK
clock_25 => Color_Memory[6][10].CLK
clock_25 => Color_Memory[6][11].CLK
clock_25 => Color_Memory[6][12].CLK
clock_25 => Color_Memory[6][13].CLK
clock_25 => Color_Memory[6][14].CLK
clock_25 => Color_Memory[6][15].CLK
clock_25 => Color_Memory[6][16].CLK
clock_25 => Color_Memory[6][17].CLK
clock_25 => Color_Memory[6][18].CLK
clock_25 => Color_Memory[6][19].CLK
clock_25 => Color_Memory[6][20].CLK
clock_25 => Color_Memory[6][21].CLK
clock_25 => Color_Memory[6][22].CLK
clock_25 => Color_Memory[6][23].CLK
clock_25 => Color_Memory[5][0].CLK
clock_25 => Color_Memory[5][1].CLK
clock_25 => Color_Memory[5][2].CLK
clock_25 => Color_Memory[5][3].CLK
clock_25 => Color_Memory[5][4].CLK
clock_25 => Color_Memory[5][5].CLK
clock_25 => Color_Memory[5][6].CLK
clock_25 => Color_Memory[5][7].CLK
clock_25 => Color_Memory[5][8].CLK
clock_25 => Color_Memory[5][9].CLK
clock_25 => Color_Memory[5][10].CLK
clock_25 => Color_Memory[5][11].CLK
clock_25 => Color_Memory[5][12].CLK
clock_25 => Color_Memory[5][13].CLK
clock_25 => Color_Memory[5][14].CLK
clock_25 => Color_Memory[5][15].CLK
clock_25 => Color_Memory[5][16].CLK
clock_25 => Color_Memory[5][17].CLK
clock_25 => Color_Memory[5][18].CLK
clock_25 => Color_Memory[5][19].CLK
clock_25 => Color_Memory[5][20].CLK
clock_25 => Color_Memory[5][21].CLK
clock_25 => Color_Memory[5][22].CLK
clock_25 => Color_Memory[5][23].CLK
clock_25 => Color_Memory[4][0].CLK
clock_25 => Color_Memory[4][1].CLK
clock_25 => Color_Memory[4][2].CLK
clock_25 => Color_Memory[4][3].CLK
clock_25 => Color_Memory[4][4].CLK
clock_25 => Color_Memory[4][5].CLK
clock_25 => Color_Memory[4][6].CLK
clock_25 => Color_Memory[4][7].CLK
clock_25 => Color_Memory[4][8].CLK
clock_25 => Color_Memory[4][9].CLK
clock_25 => Color_Memory[4][10].CLK
clock_25 => Color_Memory[4][11].CLK
clock_25 => Color_Memory[4][12].CLK
clock_25 => Color_Memory[4][13].CLK
clock_25 => Color_Memory[4][14].CLK
clock_25 => Color_Memory[4][15].CLK
clock_25 => Color_Memory[4][16].CLK
clock_25 => Color_Memory[4][17].CLK
clock_25 => Color_Memory[4][18].CLK
clock_25 => Color_Memory[4][19].CLK
clock_25 => Color_Memory[4][20].CLK
clock_25 => Color_Memory[4][21].CLK
clock_25 => Color_Memory[4][22].CLK
clock_25 => Color_Memory[4][23].CLK
clock_25 => Color_Memory[3][0].CLK
clock_25 => Color_Memory[3][1].CLK
clock_25 => Color_Memory[3][2].CLK
clock_25 => Color_Memory[3][3].CLK
clock_25 => Color_Memory[3][4].CLK
clock_25 => Color_Memory[3][5].CLK
clock_25 => Color_Memory[3][6].CLK
clock_25 => Color_Memory[3][7].CLK
clock_25 => Color_Memory[3][8].CLK
clock_25 => Color_Memory[3][9].CLK
clock_25 => Color_Memory[3][10].CLK
clock_25 => Color_Memory[3][11].CLK
clock_25 => Color_Memory[3][12].CLK
clock_25 => Color_Memory[3][13].CLK
clock_25 => Color_Memory[3][14].CLK
clock_25 => Color_Memory[3][15].CLK
clock_25 => Color_Memory[3][16].CLK
clock_25 => Color_Memory[3][17].CLK
clock_25 => Color_Memory[3][18].CLK
clock_25 => Color_Memory[3][19].CLK
clock_25 => Color_Memory[3][20].CLK
clock_25 => Color_Memory[3][21].CLK
clock_25 => Color_Memory[3][22].CLK
clock_25 => Color_Memory[3][23].CLK
clock_25 => Color_Memory[2][0].CLK
clock_25 => Color_Memory[2][1].CLK
clock_25 => Color_Memory[2][2].CLK
clock_25 => Color_Memory[2][3].CLK
clock_25 => Color_Memory[2][4].CLK
clock_25 => Color_Memory[2][5].CLK
clock_25 => Color_Memory[2][6].CLK
clock_25 => Color_Memory[2][7].CLK
clock_25 => Color_Memory[2][8].CLK
clock_25 => Color_Memory[2][9].CLK
clock_25 => Color_Memory[2][10].CLK
clock_25 => Color_Memory[2][11].CLK
clock_25 => Color_Memory[2][12].CLK
clock_25 => Color_Memory[2][13].CLK
clock_25 => Color_Memory[2][14].CLK
clock_25 => Color_Memory[2][15].CLK
clock_25 => Color_Memory[2][16].CLK
clock_25 => Color_Memory[2][17].CLK
clock_25 => Color_Memory[2][18].CLK
clock_25 => Color_Memory[2][19].CLK
clock_25 => Color_Memory[2][20].CLK
clock_25 => Color_Memory[2][21].CLK
clock_25 => Color_Memory[2][22].CLK
clock_25 => Color_Memory[2][23].CLK
clock_25 => Color_Memory[1][0].CLK
clock_25 => Color_Memory[1][1].CLK
clock_25 => Color_Memory[1][2].CLK
clock_25 => Color_Memory[1][3].CLK
clock_25 => Color_Memory[1][4].CLK
clock_25 => Color_Memory[1][5].CLK
clock_25 => Color_Memory[1][6].CLK
clock_25 => Color_Memory[1][7].CLK
clock_25 => Color_Memory[1][8].CLK
clock_25 => Color_Memory[1][9].CLK
clock_25 => Color_Memory[1][10].CLK
clock_25 => Color_Memory[1][11].CLK
clock_25 => Color_Memory[1][12].CLK
clock_25 => Color_Memory[1][13].CLK
clock_25 => Color_Memory[1][14].CLK
clock_25 => Color_Memory[1][15].CLK
clock_25 => Color_Memory[1][16].CLK
clock_25 => Color_Memory[1][17].CLK
clock_25 => Color_Memory[1][18].CLK
clock_25 => Color_Memory[1][19].CLK
clock_25 => Color_Memory[1][20].CLK
clock_25 => Color_Memory[1][21].CLK
clock_25 => Color_Memory[1][22].CLK
clock_25 => Color_Memory[1][23].CLK
clock_25 => Color_Memory[0][0].CLK
clock_25 => Color_Memory[0][1].CLK
clock_25 => Color_Memory[0][2].CLK
clock_25 => Color_Memory[0][3].CLK
clock_25 => Color_Memory[0][4].CLK
clock_25 => Color_Memory[0][5].CLK
clock_25 => Color_Memory[0][6].CLK
clock_25 => Color_Memory[0][7].CLK
clock_25 => Color_Memory[0][8].CLK
clock_25 => Color_Memory[0][9].CLK
clock_25 => Color_Memory[0][10].CLK
clock_25 => Color_Memory[0][11].CLK
clock_25 => Color_Memory[0][12].CLK
clock_25 => Color_Memory[0][13].CLK
clock_25 => Color_Memory[0][14].CLK
clock_25 => Color_Memory[0][15].CLK
clock_25 => Color_Memory[0][16].CLK
clock_25 => Color_Memory[0][17].CLK
clock_25 => Color_Memory[0][18].CLK
clock_25 => Color_Memory[0][19].CLK
clock_25 => Color_Memory[0][20].CLK
clock_25 => Color_Memory[0][21].CLK
clock_25 => Color_Memory[0][22].CLK
clock_25 => Color_Memory[0][23].CLK
clock_25 => count[0].CLK
clock_25 => count[1].CLK
clock_25 => count[2].CLK
clock_25 => count[3].CLK
clock_25 => elemento[0].CLK
clock_25 => elemento[1].CLK
clock_25 => elemento[2].CLK
clock_25 => elemento[3].CLK
clock_25 => elemento[4].CLK
clock_25 => state~1.DATAIN
clock_maior => start.CLK
clock_maior => pos[3][0].CLK
clock_maior => pos[3][1].CLK
clock_maior => pos[3][2].CLK
clock_maior => pos[3][3].CLK
clock_maior => pos[3][4].CLK
clock_maior => pos[2][0].CLK
clock_maior => pos[2][1].CLK
clock_maior => pos[2][2].CLK
clock_maior => pos[2][3].CLK
clock_maior => pos[2][4].CLK
clock_maior => pos[1][0].CLK
clock_maior => pos[1][1].CLK
clock_maior => pos[1][2].CLK
clock_maior => pos[1][3].CLK
clock_maior => pos[1][4].CLK
clock_maior => pos[0][0].CLK
clock_maior => pos[0][1].CLK
clock_maior => pos[0][2].CLK
clock_maior => pos[0][3].CLK
clock_maior => pos[0][4].CLK
clock_maior => sprites[3][0].CLK
clock_maior => sprites[3][1].CLK
clock_maior => sprites[3][2].CLK
clock_maior => sprites[3][3].CLK
clock_maior => sprites[3][4].CLK
clock_maior => sprites[3][5].CLK
clock_maior => sprites[3][6].CLK
clock_maior => sprites[3][7].CLK
clock_maior => sprites[3][8].CLK
clock_maior => sprites[3][9].CLK
clock_maior => sprites[3][10].CLK
clock_maior => sprites[3][11].CLK
clock_maior => sprites[3][12].CLK
clock_maior => sprites[3][13].CLK
clock_maior => sprites[3][14].CLK
clock_maior => sprites[3][15].CLK
clock_maior => sprites[2][0].CLK
clock_maior => sprites[2][1].CLK
clock_maior => sprites[2][2].CLK
clock_maior => sprites[2][3].CLK
clock_maior => sprites[2][4].CLK
clock_maior => sprites[2][5].CLK
clock_maior => sprites[2][6].CLK
clock_maior => sprites[2][7].CLK
clock_maior => sprites[2][8].CLK
clock_maior => sprites[2][9].CLK
clock_maior => sprites[2][10].CLK
clock_maior => sprites[2][11].CLK
clock_maior => sprites[2][12].CLK
clock_maior => sprites[2][13].CLK
clock_maior => sprites[2][14].CLK
clock_maior => sprites[2][15].CLK
clock_maior => sprites[1][0].CLK
clock_maior => sprites[1][1].CLK
clock_maior => sprites[1][2].CLK
clock_maior => sprites[1][3].CLK
clock_maior => sprites[1][4].CLK
clock_maior => sprites[1][5].CLK
clock_maior => sprites[1][6].CLK
clock_maior => sprites[1][7].CLK
clock_maior => sprites[1][8].CLK
clock_maior => sprites[1][9].CLK
clock_maior => sprites[1][10].CLK
clock_maior => sprites[1][11].CLK
clock_maior => sprites[1][12].CLK
clock_maior => sprites[1][13].CLK
clock_maior => sprites[1][14].CLK
clock_maior => sprites[1][15].CLK
clock_maior => sprites[0][0].CLK
clock_maior => sprites[0][1].CLK
clock_maior => sprites[0][2].CLK
clock_maior => sprites[0][3].CLK
clock_maior => sprites[0][4].CLK
clock_maior => sprites[0][5].CLK
clock_maior => sprites[0][6].CLK
clock_maior => sprites[0][7].CLK
clock_maior => sprites[0][8].CLK
clock_maior => sprites[0][9].CLK
clock_maior => sprites[0][10].CLK
clock_maior => sprites[0][11].CLK
clock_maior => sprites[0][12].CLK
clock_maior => sprites[0][13].CLK
clock_maior => sprites[0][14].CLK
clock_maior => sprites[0][15].CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => elemento.OUTPUTSELECT
rst => elemento.OUTPUTSELECT
rst => elemento.OUTPUTSELECT
rst => elemento.OUTPUTSELECT
rst => elemento.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => Color_Memory[28][14].ENA
rst => start.ENA
rst => pos[3][0].ENA
rst => pos[3][1].ENA
rst => pos[3][2].ENA
rst => pos[3][3].ENA
rst => pos[3][4].ENA
rst => pos[2][0].ENA
rst => pos[2][1].ENA
rst => pos[2][2].ENA
rst => pos[2][3].ENA
rst => pos[2][4].ENA
rst => pos[1][0].ENA
rst => pos[1][1].ENA
rst => pos[1][2].ENA
rst => pos[1][3].ENA
rst => pos[1][4].ENA
rst => pos[0][0].ENA
rst => pos[0][1].ENA
rst => pos[0][2].ENA
rst => pos[0][3].ENA
rst => pos[0][4].ENA
rst => sprites[3][0].ENA
rst => sprites[3][1].ENA
rst => sprites[3][2].ENA
rst => sprites[3][3].ENA
rst => sprites[3][4].ENA
rst => sprites[3][5].ENA
rst => sprites[3][6].ENA
rst => sprites[3][7].ENA
rst => sprites[3][8].ENA
rst => sprites[3][9].ENA
rst => sprites[3][10].ENA
rst => sprites[3][11].ENA
rst => sprites[3][12].ENA
rst => sprites[3][13].ENA
rst => sprites[3][14].ENA
rst => sprites[3][15].ENA
rst => sprites[2][0].ENA
rst => sprites[2][1].ENA
rst => sprites[2][2].ENA
rst => sprites[2][3].ENA
rst => sprites[2][4].ENA
rst => sprites[2][5].ENA
rst => sprites[2][6].ENA
rst => sprites[2][7].ENA
rst => sprites[2][8].ENA
rst => sprites[2][9].ENA
rst => sprites[2][10].ENA
rst => sprites[2][11].ENA
rst => sprites[2][12].ENA
rst => sprites[2][13].ENA
rst => sprites[2][14].ENA
rst => sprites[2][15].ENA
rst => sprites[1][0].ENA
rst => sprites[1][1].ENA
rst => sprites[1][2].ENA
rst => sprites[1][3].ENA
rst => sprites[1][4].ENA
rst => sprites[1][5].ENA
rst => sprites[1][6].ENA
rst => sprites[1][7].ENA
rst => sprites[1][8].ENA
rst => sprites[1][9].ENA
rst => sprites[1][10].ENA
rst => sprites[1][11].ENA
rst => sprites[1][12].ENA
rst => sprites[1][13].ENA
rst => sprites[1][14].ENA
rst => sprites[1][15].ENA
rst => sprites[0][0].ENA
rst => sprites[0][1].ENA
rst => sprites[0][2].ENA
rst => sprites[0][3].ENA
rst => sprites[0][4].ENA
rst => sprites[0][5].ENA
rst => sprites[0][6].ENA
rst => sprites[0][7].ENA
rst => sprites[0][8].ENA
rst => sprites[0][9].ENA
rst => sprites[0][10].ENA
rst => sprites[0][11].ENA
rst => sprites[0][12].ENA
rst => sprites[0][13].ENA
rst => sprites[0][14].ENA
rst => sprites[0][15].ENA
rst => Color_Memory[28][13].ENA
rst => Color_Memory[28][12].ENA
rst => Color_Memory[28][11].ENA
rst => Color_Memory[28][10].ENA
rst => Color_Memory[28][9].ENA
rst => Color_Memory[28][8].ENA
rst => Color_Memory[28][7].ENA
rst => Color_Memory[28][6].ENA
rst => Color_Memory[28][5].ENA
rst => Color_Memory[28][4].ENA
rst => Color_Memory[28][3].ENA
rst => Color_Memory[28][2].ENA
rst => Color_Memory[28][1].ENA
rst => Color_Memory[28][0].ENA
rst => Color_Memory[29][23].ENA
rst => Color_Memory[29][22].ENA
rst => Color_Memory[29][21].ENA
rst => Color_Memory[29][20].ENA
rst => Color_Memory[29][19].ENA
rst => Color_Memory[29][18].ENA
rst => Color_Memory[29][17].ENA
rst => Color_Memory[29][16].ENA
rst => Color_Memory[29][15].ENA
rst => Color_Memory[29][14].ENA
rst => Color_Memory[29][13].ENA
rst => Color_Memory[29][12].ENA
rst => Color_Memory[29][11].ENA
rst => Color_Memory[29][10].ENA
rst => Color_Memory[29][9].ENA
rst => Color_Memory[29][8].ENA
rst => Color_Memory[29][7].ENA
rst => Color_Memory[29][6].ENA
rst => Color_Memory[29][5].ENA
rst => Color_Memory[29][4].ENA
rst => Color_Memory[29][3].ENA
rst => Color_Memory[29][2].ENA
rst => Color_Memory[29][1].ENA
rst => Color_Memory[29][0].ENA
rst => Color_Memory[30][23].ENA
rst => Color_Memory[30][22].ENA
rst => Color_Memory[30][21].ENA
rst => Color_Memory[30][20].ENA
rst => Color_Memory[30][19].ENA
rst => Color_Memory[30][18].ENA
rst => Color_Memory[30][17].ENA
rst => Color_Memory[30][16].ENA
rst => Color_Memory[30][15].ENA
rst => Color_Memory[30][14].ENA
rst => Color_Memory[30][13].ENA
rst => Color_Memory[30][12].ENA
rst => Color_Memory[30][11].ENA
rst => Color_Memory[30][10].ENA
rst => Color_Memory[30][9].ENA
rst => Color_Memory[30][8].ENA
rst => Color_Memory[30][7].ENA
rst => Color_Memory[30][6].ENA
rst => Color_Memory[30][5].ENA
rst => Color_Memory[30][4].ENA
rst => Color_Memory[30][3].ENA
rst => Color_Memory[30][2].ENA
rst => Color_Memory[30][1].ENA
rst => Color_Memory[30][0].ENA
rst => Color_Memory[31][23].ENA
rst => Color_Memory[31][22].ENA
rst => Color_Memory[31][21].ENA
rst => Color_Memory[31][20].ENA
rst => Color_Memory[31][19].ENA
rst => Color_Memory[31][18].ENA
rst => Color_Memory[31][17].ENA
rst => Color_Memory[31][16].ENA
rst => Color_Memory[31][15].ENA
rst => Color_Memory[31][14].ENA
rst => Color_Memory[31][13].ENA
rst => Color_Memory[31][12].ENA
rst => Color_Memory[31][11].ENA
rst => Color_Memory[31][10].ENA
rst => Color_Memory[31][9].ENA
rst => Color_Memory[31][8].ENA
rst => Color_Memory[31][7].ENA
rst => Color_Memory[31][6].ENA
rst => Color_Memory[31][5].ENA
rst => Color_Memory[31][4].ENA
rst => Color_Memory[31][3].ENA
rst => Color_Memory[31][2].ENA
rst => Color_Memory[31][1].ENA
rst => Color_Memory[31][0].ENA
rst => Color_Memory[28][15].ENA
rst => Color_Memory[28][16].ENA
rst => Color_Memory[28][17].ENA
rst => Color_Memory[28][18].ENA
rst => Color_Memory[28][19].ENA
rst => Color_Memory[28][20].ENA
rst => Color_Memory[28][21].ENA
rst => Color_Memory[28][22].ENA
rst => Color_Memory[28][23].ENA
rst => Color_Memory[27][0].ENA
rst => Color_Memory[27][1].ENA
rst => Color_Memory[27][2].ENA
rst => Color_Memory[27][3].ENA
rst => Color_Memory[27][4].ENA
rst => Color_Memory[27][5].ENA
rst => Color_Memory[27][6].ENA
rst => Color_Memory[27][7].ENA
rst => Color_Memory[27][8].ENA
rst => Color_Memory[27][9].ENA
rst => Color_Memory[27][10].ENA
rst => Color_Memory[27][11].ENA
rst => Color_Memory[27][12].ENA
rst => Color_Memory[27][13].ENA
rst => Color_Memory[27][14].ENA
rst => Color_Memory[27][15].ENA
rst => Color_Memory[27][16].ENA
rst => Color_Memory[27][17].ENA
rst => Color_Memory[27][18].ENA
rst => Color_Memory[27][19].ENA
rst => Color_Memory[27][20].ENA
rst => Color_Memory[27][21].ENA
rst => Color_Memory[27][22].ENA
rst => Color_Memory[27][23].ENA
rst => Color_Memory[26][0].ENA
rst => Color_Memory[26][1].ENA
rst => Color_Memory[26][2].ENA
rst => Color_Memory[26][3].ENA
rst => Color_Memory[26][4].ENA
rst => Color_Memory[26][5].ENA
rst => Color_Memory[26][6].ENA
rst => Color_Memory[26][7].ENA
rst => Color_Memory[26][8].ENA
rst => Color_Memory[26][9].ENA
rst => Color_Memory[26][10].ENA
rst => Color_Memory[26][11].ENA
rst => Color_Memory[26][12].ENA
rst => Color_Memory[26][13].ENA
rst => Color_Memory[26][14].ENA
rst => Color_Memory[26][15].ENA
rst => Color_Memory[26][16].ENA
rst => Color_Memory[26][17].ENA
rst => Color_Memory[26][18].ENA
rst => Color_Memory[26][19].ENA
rst => Color_Memory[26][20].ENA
rst => Color_Memory[26][21].ENA
rst => Color_Memory[26][22].ENA
rst => Color_Memory[26][23].ENA
rst => Color_Memory[25][0].ENA
rst => Color_Memory[25][1].ENA
rst => Color_Memory[25][2].ENA
rst => Color_Memory[25][3].ENA
rst => Color_Memory[25][4].ENA
rst => Color_Memory[25][5].ENA
rst => Color_Memory[25][6].ENA
rst => Color_Memory[25][7].ENA
rst => Color_Memory[25][8].ENA
rst => Color_Memory[25][9].ENA
rst => Color_Memory[25][10].ENA
rst => Color_Memory[25][11].ENA
rst => Color_Memory[25][12].ENA
rst => Color_Memory[25][13].ENA
rst => Color_Memory[25][14].ENA
rst => Color_Memory[25][15].ENA
rst => Color_Memory[25][16].ENA
rst => Color_Memory[25][17].ENA
rst => Color_Memory[25][18].ENA
rst => Color_Memory[25][19].ENA
rst => Color_Memory[25][20].ENA
rst => Color_Memory[25][21].ENA
rst => Color_Memory[25][22].ENA
rst => Color_Memory[25][23].ENA
rst => Color_Memory[24][0].ENA
rst => Color_Memory[24][1].ENA
rst => Color_Memory[24][2].ENA
rst => Color_Memory[24][3].ENA
rst => Color_Memory[24][4].ENA
rst => Color_Memory[24][5].ENA
rst => Color_Memory[24][6].ENA
rst => Color_Memory[24][7].ENA
rst => Color_Memory[24][8].ENA
rst => Color_Memory[24][9].ENA
rst => Color_Memory[24][10].ENA
rst => Color_Memory[24][11].ENA
rst => Color_Memory[24][12].ENA
rst => Color_Memory[24][13].ENA
rst => Color_Memory[24][14].ENA
rst => Color_Memory[24][15].ENA
rst => Color_Memory[24][16].ENA
rst => Color_Memory[24][17].ENA
rst => Color_Memory[24][18].ENA
rst => Color_Memory[24][19].ENA
rst => Color_Memory[24][20].ENA
rst => Color_Memory[24][21].ENA
rst => Color_Memory[24][22].ENA
rst => Color_Memory[24][23].ENA
rst => Color_Memory[23][0].ENA
rst => Color_Memory[23][1].ENA
rst => Color_Memory[23][2].ENA
rst => Color_Memory[23][3].ENA
rst => Color_Memory[23][4].ENA
rst => Color_Memory[23][5].ENA
rst => Color_Memory[23][6].ENA
rst => Color_Memory[23][7].ENA
rst => Color_Memory[23][8].ENA
rst => Color_Memory[23][9].ENA
rst => Color_Memory[23][10].ENA
rst => Color_Memory[23][11].ENA
rst => Color_Memory[23][12].ENA
rst => Color_Memory[23][13].ENA
rst => Color_Memory[23][14].ENA
rst => Color_Memory[23][15].ENA
rst => Color_Memory[23][16].ENA
rst => Color_Memory[23][17].ENA
rst => Color_Memory[23][18].ENA
rst => Color_Memory[23][19].ENA
rst => Color_Memory[23][20].ENA
rst => Color_Memory[23][21].ENA
rst => Color_Memory[23][22].ENA
rst => Color_Memory[23][23].ENA
rst => Color_Memory[22][0].ENA
rst => Color_Memory[22][1].ENA
rst => Color_Memory[22][2].ENA
rst => Color_Memory[22][3].ENA
rst => Color_Memory[22][4].ENA
rst => Color_Memory[22][5].ENA
rst => Color_Memory[22][6].ENA
rst => Color_Memory[22][7].ENA
rst => Color_Memory[22][8].ENA
rst => Color_Memory[22][9].ENA
rst => Color_Memory[22][10].ENA
rst => Color_Memory[22][11].ENA
rst => Color_Memory[22][12].ENA
rst => Color_Memory[22][13].ENA
rst => Color_Memory[22][14].ENA
rst => Color_Memory[22][15].ENA
rst => Color_Memory[22][16].ENA
rst => Color_Memory[22][17].ENA
rst => Color_Memory[22][18].ENA
rst => Color_Memory[22][19].ENA
rst => Color_Memory[22][20].ENA
rst => Color_Memory[22][21].ENA
rst => Color_Memory[22][22].ENA
rst => Color_Memory[22][23].ENA
rst => Color_Memory[21][0].ENA
rst => Color_Memory[21][1].ENA
rst => Color_Memory[21][2].ENA
rst => Color_Memory[21][3].ENA
rst => Color_Memory[21][4].ENA
rst => Color_Memory[21][5].ENA
rst => Color_Memory[21][6].ENA
rst => Color_Memory[21][7].ENA
rst => Color_Memory[21][8].ENA
rst => Color_Memory[21][9].ENA
rst => Color_Memory[21][10].ENA
rst => Color_Memory[21][11].ENA
rst => Color_Memory[21][12].ENA
rst => Color_Memory[21][13].ENA
rst => Color_Memory[21][14].ENA
rst => Color_Memory[21][15].ENA
rst => Color_Memory[21][16].ENA
rst => Color_Memory[21][17].ENA
rst => Color_Memory[21][18].ENA
rst => Color_Memory[21][19].ENA
rst => Color_Memory[21][20].ENA
rst => Color_Memory[21][21].ENA
rst => Color_Memory[21][22].ENA
rst => Color_Memory[21][23].ENA
rst => Color_Memory[20][0].ENA
rst => Color_Memory[20][1].ENA
rst => Color_Memory[20][2].ENA
rst => Color_Memory[20][3].ENA
rst => Color_Memory[20][4].ENA
rst => Color_Memory[20][5].ENA
rst => Color_Memory[20][6].ENA
rst => Color_Memory[20][7].ENA
rst => Color_Memory[20][8].ENA
rst => Color_Memory[20][9].ENA
rst => Color_Memory[20][10].ENA
rst => Color_Memory[20][11].ENA
rst => Color_Memory[20][12].ENA
rst => Color_Memory[20][13].ENA
rst => Color_Memory[20][14].ENA
rst => Color_Memory[20][15].ENA
rst => Color_Memory[20][16].ENA
rst => Color_Memory[20][17].ENA
rst => Color_Memory[20][18].ENA
rst => Color_Memory[20][19].ENA
rst => Color_Memory[20][20].ENA
rst => Color_Memory[20][21].ENA
rst => Color_Memory[20][22].ENA
rst => Color_Memory[20][23].ENA
rst => Color_Memory[19][0].ENA
rst => Color_Memory[19][1].ENA
rst => Color_Memory[19][2].ENA
rst => Color_Memory[19][3].ENA
rst => Color_Memory[19][4].ENA
rst => Color_Memory[19][5].ENA
rst => Color_Memory[19][6].ENA
rst => Color_Memory[19][7].ENA
rst => Color_Memory[19][8].ENA
rst => Color_Memory[19][9].ENA
rst => Color_Memory[19][10].ENA
rst => Color_Memory[19][11].ENA
rst => Color_Memory[19][12].ENA
rst => Color_Memory[19][13].ENA
rst => Color_Memory[19][14].ENA
rst => Color_Memory[19][15].ENA
rst => Color_Memory[19][16].ENA
rst => Color_Memory[19][17].ENA
rst => Color_Memory[19][18].ENA
rst => Color_Memory[19][19].ENA
rst => Color_Memory[19][20].ENA
rst => Color_Memory[19][21].ENA
rst => Color_Memory[19][22].ENA
rst => Color_Memory[19][23].ENA
rst => Color_Memory[18][0].ENA
rst => Color_Memory[18][1].ENA
rst => Color_Memory[18][2].ENA
rst => Color_Memory[18][3].ENA
rst => Color_Memory[18][4].ENA
rst => Color_Memory[18][5].ENA
rst => Color_Memory[18][6].ENA
rst => Color_Memory[18][7].ENA
rst => Color_Memory[18][8].ENA
rst => Color_Memory[18][9].ENA
rst => Color_Memory[18][10].ENA
rst => Color_Memory[18][11].ENA
rst => Color_Memory[18][12].ENA
rst => Color_Memory[18][13].ENA
rst => Color_Memory[18][14].ENA
rst => Color_Memory[18][15].ENA
rst => Color_Memory[18][16].ENA
rst => Color_Memory[18][17].ENA
rst => Color_Memory[18][18].ENA
rst => Color_Memory[18][19].ENA
rst => Color_Memory[18][20].ENA
rst => Color_Memory[18][21].ENA
rst => Color_Memory[18][22].ENA
rst => Color_Memory[18][23].ENA
rst => Color_Memory[17][0].ENA
rst => Color_Memory[17][1].ENA
rst => Color_Memory[17][2].ENA
rst => Color_Memory[17][3].ENA
rst => Color_Memory[17][4].ENA
rst => Color_Memory[17][5].ENA
rst => Color_Memory[17][6].ENA
rst => Color_Memory[17][7].ENA
rst => Color_Memory[17][8].ENA
rst => Color_Memory[17][9].ENA
rst => Color_Memory[17][10].ENA
rst => Color_Memory[17][11].ENA
rst => Color_Memory[17][12].ENA
rst => Color_Memory[17][13].ENA
rst => Color_Memory[17][14].ENA
rst => Color_Memory[17][15].ENA
rst => Color_Memory[17][16].ENA
rst => Color_Memory[17][17].ENA
rst => Color_Memory[17][18].ENA
rst => Color_Memory[17][19].ENA
rst => Color_Memory[17][20].ENA
rst => Color_Memory[17][21].ENA
rst => Color_Memory[17][22].ENA
rst => Color_Memory[17][23].ENA
rst => Color_Memory[16][0].ENA
rst => Color_Memory[16][1].ENA
rst => Color_Memory[16][2].ENA
rst => Color_Memory[16][3].ENA
rst => Color_Memory[16][4].ENA
rst => Color_Memory[16][5].ENA
rst => Color_Memory[16][6].ENA
rst => Color_Memory[16][7].ENA
rst => Color_Memory[16][8].ENA
rst => Color_Memory[16][9].ENA
rst => Color_Memory[16][10].ENA
rst => Color_Memory[16][11].ENA
rst => Color_Memory[16][12].ENA
rst => Color_Memory[16][13].ENA
rst => Color_Memory[16][14].ENA
rst => Color_Memory[16][15].ENA
rst => Color_Memory[16][16].ENA
rst => Color_Memory[16][17].ENA
rst => Color_Memory[16][18].ENA
rst => Color_Memory[16][19].ENA
rst => Color_Memory[16][20].ENA
rst => Color_Memory[16][21].ENA
rst => Color_Memory[16][22].ENA
rst => Color_Memory[16][23].ENA
rst => Color_Memory[15][0].ENA
rst => Color_Memory[15][1].ENA
rst => Color_Memory[15][2].ENA
rst => Color_Memory[15][3].ENA
rst => Color_Memory[15][4].ENA
rst => Color_Memory[15][5].ENA
rst => Color_Memory[15][6].ENA
rst => Color_Memory[15][7].ENA
rst => Color_Memory[15][8].ENA
rst => Color_Memory[15][9].ENA
rst => Color_Memory[15][10].ENA
rst => Color_Memory[15][11].ENA
rst => Color_Memory[15][12].ENA
rst => Color_Memory[15][13].ENA
rst => Color_Memory[15][14].ENA
rst => Color_Memory[15][15].ENA
rst => Color_Memory[15][16].ENA
rst => Color_Memory[15][17].ENA
rst => Color_Memory[15][18].ENA
rst => Color_Memory[15][19].ENA
rst => Color_Memory[15][20].ENA
rst => Color_Memory[15][21].ENA
rst => Color_Memory[15][22].ENA
rst => Color_Memory[15][23].ENA
rst => Color_Memory[14][0].ENA
rst => Color_Memory[14][1].ENA
rst => Color_Memory[14][2].ENA
rst => Color_Memory[14][3].ENA
rst => Color_Memory[14][4].ENA
rst => Color_Memory[14][5].ENA
rst => Color_Memory[14][6].ENA
rst => Color_Memory[14][7].ENA
rst => Color_Memory[14][8].ENA
rst => Color_Memory[14][9].ENA
rst => Color_Memory[14][10].ENA
rst => Color_Memory[14][11].ENA
rst => Color_Memory[14][12].ENA
rst => Color_Memory[14][13].ENA
rst => Color_Memory[14][14].ENA
rst => Color_Memory[14][15].ENA
rst => Color_Memory[14][16].ENA
rst => Color_Memory[14][17].ENA
rst => Color_Memory[14][18].ENA
rst => Color_Memory[14][19].ENA
rst => Color_Memory[14][20].ENA
rst => Color_Memory[14][21].ENA
rst => Color_Memory[14][22].ENA
rst => Color_Memory[14][23].ENA
rst => Color_Memory[13][0].ENA
rst => Color_Memory[13][1].ENA
rst => Color_Memory[13][2].ENA
rst => Color_Memory[13][3].ENA
rst => Color_Memory[13][4].ENA
rst => Color_Memory[13][5].ENA
rst => Color_Memory[13][6].ENA
rst => Color_Memory[13][7].ENA
rst => Color_Memory[13][8].ENA
rst => Color_Memory[13][9].ENA
rst => Color_Memory[13][10].ENA
rst => Color_Memory[13][11].ENA
rst => Color_Memory[13][12].ENA
rst => Color_Memory[13][13].ENA
rst => Color_Memory[13][14].ENA
rst => Color_Memory[13][15].ENA
rst => Color_Memory[13][16].ENA
rst => Color_Memory[13][17].ENA
rst => Color_Memory[13][18].ENA
rst => Color_Memory[13][19].ENA
rst => Color_Memory[13][20].ENA
rst => Color_Memory[13][21].ENA
rst => Color_Memory[13][22].ENA
rst => Color_Memory[13][23].ENA
rst => Color_Memory[12][0].ENA
rst => Color_Memory[12][1].ENA
rst => Color_Memory[12][2].ENA
rst => Color_Memory[12][3].ENA
rst => Color_Memory[12][4].ENA
rst => Color_Memory[12][5].ENA
rst => Color_Memory[12][6].ENA
rst => Color_Memory[12][7].ENA
rst => Color_Memory[12][8].ENA
rst => Color_Memory[12][9].ENA
rst => Color_Memory[12][10].ENA
rst => Color_Memory[12][11].ENA
rst => Color_Memory[12][12].ENA
rst => Color_Memory[12][13].ENA
rst => Color_Memory[12][14].ENA
rst => Color_Memory[12][15].ENA
rst => Color_Memory[12][16].ENA
rst => Color_Memory[12][17].ENA
rst => Color_Memory[12][18].ENA
rst => Color_Memory[12][19].ENA
rst => Color_Memory[12][20].ENA
rst => Color_Memory[12][21].ENA
rst => Color_Memory[12][22].ENA
rst => Color_Memory[12][23].ENA
rst => Color_Memory[11][0].ENA
rst => Color_Memory[11][1].ENA
rst => Color_Memory[11][2].ENA
rst => Color_Memory[11][3].ENA
rst => Color_Memory[11][4].ENA
rst => Color_Memory[11][5].ENA
rst => Color_Memory[11][6].ENA
rst => Color_Memory[11][7].ENA
rst => Color_Memory[11][8].ENA
rst => Color_Memory[11][9].ENA
rst => Color_Memory[11][10].ENA
rst => Color_Memory[11][11].ENA
rst => Color_Memory[11][12].ENA
rst => Color_Memory[11][13].ENA
rst => Color_Memory[11][14].ENA
rst => Color_Memory[11][15].ENA
rst => Color_Memory[11][16].ENA
rst => Color_Memory[11][17].ENA
rst => Color_Memory[11][18].ENA
rst => Color_Memory[11][19].ENA
rst => Color_Memory[11][20].ENA
rst => Color_Memory[11][21].ENA
rst => Color_Memory[11][22].ENA
rst => Color_Memory[11][23].ENA
rst => Color_Memory[10][0].ENA
rst => Color_Memory[10][1].ENA
rst => Color_Memory[10][2].ENA
rst => Color_Memory[10][3].ENA
rst => Color_Memory[10][4].ENA
rst => Color_Memory[10][5].ENA
rst => Color_Memory[10][6].ENA
rst => Color_Memory[10][7].ENA
rst => Color_Memory[10][8].ENA
rst => Color_Memory[10][9].ENA
rst => Color_Memory[10][10].ENA
rst => Color_Memory[10][11].ENA
rst => Color_Memory[10][12].ENA
rst => Color_Memory[10][13].ENA
rst => Color_Memory[10][14].ENA
rst => Color_Memory[10][15].ENA
rst => Color_Memory[10][16].ENA
rst => Color_Memory[10][17].ENA
rst => Color_Memory[10][18].ENA
rst => Color_Memory[10][19].ENA
rst => Color_Memory[10][20].ENA
rst => Color_Memory[10][21].ENA
rst => Color_Memory[10][22].ENA
rst => Color_Memory[10][23].ENA
rst => Color_Memory[9][0].ENA
rst => Color_Memory[9][1].ENA
rst => Color_Memory[9][2].ENA
rst => Color_Memory[9][3].ENA
rst => Color_Memory[9][4].ENA
rst => Color_Memory[9][5].ENA
rst => Color_Memory[9][6].ENA
rst => Color_Memory[9][7].ENA
rst => Color_Memory[9][8].ENA
rst => Color_Memory[9][9].ENA
rst => Color_Memory[9][10].ENA
rst => Color_Memory[9][11].ENA
rst => Color_Memory[9][12].ENA
rst => Color_Memory[9][13].ENA
rst => Color_Memory[9][14].ENA
rst => Color_Memory[9][15].ENA
rst => Color_Memory[9][16].ENA
rst => Color_Memory[9][17].ENA
rst => Color_Memory[9][18].ENA
rst => Color_Memory[9][19].ENA
rst => Color_Memory[9][20].ENA
rst => Color_Memory[9][21].ENA
rst => Color_Memory[9][22].ENA
rst => Color_Memory[9][23].ENA
rst => Color_Memory[8][0].ENA
rst => Color_Memory[8][1].ENA
rst => Color_Memory[8][2].ENA
rst => Color_Memory[8][3].ENA
rst => Color_Memory[8][4].ENA
rst => Color_Memory[8][5].ENA
rst => Color_Memory[8][6].ENA
rst => Color_Memory[8][7].ENA
rst => Color_Memory[8][8].ENA
rst => Color_Memory[8][9].ENA
rst => Color_Memory[8][10].ENA
rst => Color_Memory[8][11].ENA
rst => Color_Memory[8][12].ENA
rst => Color_Memory[8][13].ENA
rst => Color_Memory[8][14].ENA
rst => Color_Memory[8][15].ENA
rst => Color_Memory[8][16].ENA
rst => Color_Memory[8][17].ENA
rst => Color_Memory[8][18].ENA
rst => Color_Memory[8][19].ENA
rst => Color_Memory[8][20].ENA
rst => Color_Memory[8][21].ENA
rst => Color_Memory[8][22].ENA
rst => Color_Memory[8][23].ENA
rst => Color_Memory[7][0].ENA
rst => Color_Memory[7][1].ENA
rst => Color_Memory[7][2].ENA
rst => Color_Memory[7][3].ENA
rst => Color_Memory[7][4].ENA
rst => Color_Memory[7][5].ENA
rst => Color_Memory[7][6].ENA
rst => Color_Memory[7][7].ENA
rst => Color_Memory[7][8].ENA
rst => Color_Memory[7][9].ENA
rst => Color_Memory[7][10].ENA
rst => Color_Memory[7][11].ENA
rst => Color_Memory[7][12].ENA
rst => Color_Memory[7][13].ENA
rst => Color_Memory[7][14].ENA
rst => Color_Memory[7][15].ENA
rst => Color_Memory[7][16].ENA
rst => Color_Memory[7][17].ENA
rst => Color_Memory[7][18].ENA
rst => Color_Memory[7][19].ENA
rst => Color_Memory[7][20].ENA
rst => Color_Memory[7][21].ENA
rst => Color_Memory[7][22].ENA
rst => Color_Memory[7][23].ENA
rst => Color_Memory[6][0].ENA
rst => Color_Memory[6][1].ENA
rst => Color_Memory[6][2].ENA
rst => Color_Memory[6][3].ENA
rst => Color_Memory[6][4].ENA
rst => Color_Memory[6][5].ENA
rst => Color_Memory[6][6].ENA
rst => Color_Memory[6][7].ENA
rst => Color_Memory[6][8].ENA
rst => Color_Memory[6][9].ENA
rst => Color_Memory[6][10].ENA
rst => Color_Memory[6][11].ENA
rst => Color_Memory[6][12].ENA
rst => Color_Memory[6][13].ENA
rst => Color_Memory[6][14].ENA
rst => Color_Memory[6][15].ENA
rst => Color_Memory[6][16].ENA
rst => Color_Memory[6][17].ENA
rst => Color_Memory[6][18].ENA
rst => Color_Memory[6][19].ENA
rst => Color_Memory[6][20].ENA
rst => Color_Memory[6][21].ENA
rst => Color_Memory[6][22].ENA
rst => Color_Memory[6][23].ENA
rst => Color_Memory[5][0].ENA
rst => Color_Memory[5][1].ENA
rst => Color_Memory[5][2].ENA
rst => Color_Memory[5][3].ENA
rst => Color_Memory[5][4].ENA
rst => Color_Memory[5][5].ENA
rst => Color_Memory[5][6].ENA
rst => Color_Memory[5][7].ENA
rst => Color_Memory[5][8].ENA
rst => Color_Memory[5][9].ENA
rst => Color_Memory[5][10].ENA
rst => Color_Memory[5][11].ENA
rst => Color_Memory[5][12].ENA
rst => Color_Memory[5][13].ENA
rst => Color_Memory[5][14].ENA
rst => Color_Memory[5][15].ENA
rst => Color_Memory[5][16].ENA
rst => Color_Memory[5][17].ENA
rst => Color_Memory[5][18].ENA
rst => Color_Memory[5][19].ENA
rst => Color_Memory[5][20].ENA
rst => Color_Memory[5][21].ENA
rst => Color_Memory[5][22].ENA
rst => Color_Memory[5][23].ENA
rst => Color_Memory[4][0].ENA
rst => Color_Memory[4][1].ENA
rst => Color_Memory[4][2].ENA
rst => Color_Memory[4][3].ENA
rst => Color_Memory[4][4].ENA
rst => Color_Memory[4][5].ENA
rst => Color_Memory[4][6].ENA
rst => Color_Memory[4][7].ENA
rst => Color_Memory[4][8].ENA
rst => Color_Memory[4][9].ENA
rst => Color_Memory[4][10].ENA
rst => Color_Memory[4][11].ENA
rst => Color_Memory[4][12].ENA
rst => Color_Memory[4][13].ENA
rst => Color_Memory[4][14].ENA
rst => Color_Memory[4][15].ENA
rst => Color_Memory[4][16].ENA
rst => Color_Memory[4][17].ENA
rst => Color_Memory[4][18].ENA
rst => Color_Memory[4][19].ENA
rst => Color_Memory[4][20].ENA
rst => Color_Memory[4][21].ENA
rst => Color_Memory[4][22].ENA
rst => Color_Memory[4][23].ENA
rst => Color_Memory[3][0].ENA
rst => Color_Memory[3][1].ENA
rst => Color_Memory[3][2].ENA
rst => Color_Memory[3][3].ENA
rst => Color_Memory[3][4].ENA
rst => Color_Memory[3][5].ENA
rst => Color_Memory[3][6].ENA
rst => Color_Memory[3][7].ENA
rst => Color_Memory[3][8].ENA
rst => Color_Memory[3][9].ENA
rst => Color_Memory[3][10].ENA
rst => Color_Memory[3][11].ENA
rst => Color_Memory[3][12].ENA
rst => Color_Memory[3][13].ENA
rst => Color_Memory[3][14].ENA
rst => Color_Memory[3][15].ENA
rst => Color_Memory[3][16].ENA
rst => Color_Memory[3][17].ENA
rst => Color_Memory[3][18].ENA
rst => Color_Memory[3][19].ENA
rst => Color_Memory[3][20].ENA
rst => Color_Memory[3][21].ENA
rst => Color_Memory[3][22].ENA
rst => Color_Memory[3][23].ENA
rst => Color_Memory[2][0].ENA
rst => Color_Memory[2][1].ENA
rst => Color_Memory[2][2].ENA
rst => Color_Memory[2][3].ENA
rst => Color_Memory[2][4].ENA
rst => Color_Memory[2][5].ENA
rst => Color_Memory[2][6].ENA
rst => Color_Memory[2][7].ENA
rst => Color_Memory[2][8].ENA
rst => Color_Memory[2][9].ENA
rst => Color_Memory[2][10].ENA
rst => Color_Memory[2][11].ENA
rst => Color_Memory[2][12].ENA
rst => Color_Memory[2][13].ENA
rst => Color_Memory[2][14].ENA
rst => Color_Memory[2][15].ENA
rst => Color_Memory[2][16].ENA
rst => Color_Memory[2][17].ENA
rst => Color_Memory[2][18].ENA
rst => Color_Memory[2][19].ENA
rst => Color_Memory[2][20].ENA
rst => Color_Memory[2][21].ENA
rst => Color_Memory[2][22].ENA
rst => Color_Memory[2][23].ENA
rst => Color_Memory[1][0].ENA
rst => Color_Memory[1][1].ENA
rst => Color_Memory[1][2].ENA
rst => Color_Memory[1][3].ENA
rst => Color_Memory[1][4].ENA
rst => Color_Memory[1][5].ENA
rst => Color_Memory[1][6].ENA
rst => Color_Memory[1][7].ENA
rst => Color_Memory[1][8].ENA
rst => Color_Memory[1][9].ENA
rst => Color_Memory[1][10].ENA
rst => Color_Memory[1][11].ENA
rst => Color_Memory[1][12].ENA
rst => Color_Memory[1][13].ENA
rst => Color_Memory[1][14].ENA
rst => Color_Memory[1][15].ENA
rst => Color_Memory[1][16].ENA
rst => Color_Memory[1][17].ENA
rst => Color_Memory[1][18].ENA
rst => Color_Memory[1][19].ENA
rst => Color_Memory[1][20].ENA
rst => Color_Memory[1][21].ENA
rst => Color_Memory[1][22].ENA
rst => Color_Memory[1][23].ENA
rst => Color_Memory[0][0].ENA
rst => Color_Memory[0][1].ENA
rst => Color_Memory[0][2].ENA
rst => Color_Memory[0][3].ENA
rst => Color_Memory[0][4].ENA
rst => Color_Memory[0][5].ENA
rst => Color_Memory[0][6].ENA
rst => Color_Memory[0][7].ENA
rst => Color_Memory[0][8].ENA
rst => Color_Memory[0][9].ENA
rst => Color_Memory[0][10].ENA
rst => Color_Memory[0][11].ENA
rst => Color_Memory[0][12].ENA
rst => Color_Memory[0][13].ENA
rst => Color_Memory[0][14].ENA
rst => Color_Memory[0][15].ENA
rst => Color_Memory[0][16].ENA
rst => Color_Memory[0][17].ENA
rst => Color_Memory[0][18].ENA
rst => Color_Memory[0][19].ENA
rst => Color_Memory[0][20].ENA
rst => Color_Memory[0][21].ENA
rst => Color_Memory[0][22].ENA
rst => Color_Memory[0][23].ENA
att_color => next_elemento.OUTPUTSELECT
att_color => next_elemento.OUTPUTSELECT
att_color => next_elemento.OUTPUTSELECT
att_color => next_elemento.OUTPUTSELECT
att_color => next_elemento.OUTPUTSELECT
att_color => branco.OUTPUTSELECT
att_color => Selector0.IN3
att_color => Selector1.IN2
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[0] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[1] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[2] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[3] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[4] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[5] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[6] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[7] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[8] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[9] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[10] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[11] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[12] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[13] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[14] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[15] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[16] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[17] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[18] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[19] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[20] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[21] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[22] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
data_color[23] => Color_Memory.DATAB
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
branco <= branco.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|logicLevel:inst7
logic1 <= <VCC>
logic0 <= <GND>


|LAB4|color_preset:inst6
reset_n => reg_fstate.state1.OUTPUTSELECT
reset_n => reg_fstate.state2.OUTPUTSELECT
reset_n => reg_fstate.state3.OUTPUTSELECT
reset_n => reg_fstate.state4.OUTPUTSELECT
reset_n => reg_fstate.state5.OUTPUTSELECT
reset_n => reg_fstate.state6.OUTPUTSELECT
reset_n => reg_fstate.state7.OUTPUTSELECT
reset_n => reg_fstate.state8.OUTPUTSELECT
reset_n => reg_fstate.state9.OUTPUTSELECT
reset_n => reg_fstate.state10.OUTPUTSELECT
reset_n => reg_fstate.state11.OUTPUTSELECT
reset_n => reg_fstate.state12.OUTPUTSELECT
reset_n => reg_fstate.state13.OUTPUTSELECT
reset_n => reg_fstate.state14.OUTPUTSELECT
reset_n => reg_fstate.state15.OUTPUTSELECT
reset_n => reg_fstate.state16.OUTPUTSELECT
reset_n => reg_fstate.state17.OUTPUTSELECT
reset_n => reg_fstate.state18.OUTPUTSELECT
reset_n => reg_fstate.state19.OUTPUTSELECT
reset_n => reg_fstate.state21.OUTPUTSELECT
reset_n => reg_fstate.state22.OUTPUTSELECT
reset_n => reg_fstate.state23.OUTPUTSELECT
reset_n => reg_fstate.state24.OUTPUTSELECT
reset_n => reg_fstate.state25.OUTPUTSELECT
reset_n => reg_fstate.state26.OUTPUTSELECT
reset_n => reg_fstate.state27.OUTPUTSELECT
reset_n => reg_fstate.state28.OUTPUTSELECT
reset_n => reg_fstate.state29.OUTPUTSELECT
reset_n => reg_fstate.state30.OUTPUTSELECT
reset_n => reg_fstate.state31.OUTPUTSELECT
reset_n => reg_fstate.state20.OUTPUTSELECT
reset_n => reg_fstate.state32.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => data_color.OUTPUTSELECT
reset_n => fstate.state0.DATAIN
clock => fstate~1.DATAIN
data_color[0] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[1] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[2] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[3] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[4] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[5] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[6] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[7] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[8] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[9] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[10] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[11] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[12] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[13] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[14] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[15] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[16] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[17] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[18] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[19] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[20] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[21] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[22] <= data_color.DB_MAX_OUTPUT_PORT_TYPE
data_color[23] <= data_color.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12
clk => clk.IN1
reset_n => reset_n.IN1
clkPipeline => clkPipeline.IN2
sprite0[0] => sprite0[0].IN1
sprite0[1] => sprite0[1].IN1
sprite0[2] => sprite0[2].IN1
sprite0[3] => sprite0[3].IN1
sprite0[4] => sprite0[4].IN1
sprite0[5] => sprite0[5].IN1
sprite0[6] => sprite0[6].IN1
sprite0[7] => sprite0[7].IN1
sprite0[8] => sprite0[8].IN1
sprite0[9] => sprite0[9].IN1
sprite0[10] => sprite0[10].IN1
sprite0[11] => sprite0[11].IN1
sprite0[12] => sprite0[12].IN1
sprite0[13] => sprite0[13].IN1
sprite0[14] => sprite0[14].IN1
sprite1[0] => sprite1[0].IN1
sprite1[1] => sprite1[1].IN1
sprite1[2] => sprite1[2].IN1
sprite1[3] => sprite1[3].IN1
sprite1[4] => sprite1[4].IN1
sprite1[5] => sprite1[5].IN1
sprite1[6] => sprite1[6].IN1
sprite1[7] => sprite1[7].IN1
sprite1[8] => sprite1[8].IN1
sprite1[9] => sprite1[9].IN1
sprite1[10] => sprite1[10].IN1
sprite1[11] => sprite1[11].IN1
sprite1[12] => sprite1[12].IN1
sprite1[13] => sprite1[13].IN1
sprite1[14] => sprite1[14].IN1
sprite2[0] => sprite2[0].IN1
sprite2[1] => sprite2[1].IN1
sprite2[2] => sprite2[2].IN1
sprite2[3] => sprite2[3].IN1
sprite2[4] => sprite2[4].IN1
sprite2[5] => sprite2[5].IN1
sprite2[6] => sprite2[6].IN1
sprite2[7] => sprite2[7].IN1
sprite2[8] => sprite2[8].IN1
sprite2[9] => sprite2[9].IN1
sprite2[10] => sprite2[10].IN1
sprite2[11] => sprite2[11].IN1
sprite2[12] => sprite2[12].IN1
sprite2[13] => sprite2[13].IN1
sprite2[14] => sprite2[14].IN1
sprite3[0] => sprite3[0].IN1
sprite3[1] => sprite3[1].IN1
sprite3[2] => sprite3[2].IN1
sprite3[3] => sprite3[3].IN1
sprite3[4] => sprite3[4].IN1
sprite3[5] => sprite3[5].IN1
sprite3[6] => sprite3[6].IN1
sprite3[7] => sprite3[7].IN1
sprite3[8] => sprite3[8].IN1
sprite3[9] => sprite3[9].IN1
sprite3[10] => sprite3[10].IN1
sprite3[11] => sprite3[11].IN1
sprite3[12] => sprite3[12].IN1
sprite3[13] => sprite3[13].IN1
sprite3[14] => sprite3[14].IN1
v0[0] <= S2_pipeline_buffer:saida.v0
v0[1] <= S2_pipeline_buffer:saida.v0
v0[2] <= S2_pipeline_buffer:saida.v0
v0[3] <= S2_pipeline_buffer:saida.v0
v0[4] <= S2_pipeline_buffer:saida.v0
v0[5] <= S2_pipeline_buffer:saida.v0
v0[6] <= S2_pipeline_buffer:saida.v0
v0[7] <= S2_pipeline_buffer:saida.v0
v0[8] <= S2_pipeline_buffer:saida.v0
v0[9] <= S2_pipeline_buffer:saida.v0
v0[10] <= S2_pipeline_buffer:saida.v0
v0[11] <= S2_pipeline_buffer:saida.v0
v0[12] <= S2_pipeline_buffer:saida.v0
v0[13] <= S2_pipeline_buffer:saida.v0
v0[14] <= S2_pipeline_buffer:saida.v0
v0[15] <= S2_pipeline_buffer:saida.v0
v1[0] <= S2_pipeline_buffer:saida.v1
v1[1] <= S2_pipeline_buffer:saida.v1
v1[2] <= S2_pipeline_buffer:saida.v1
v1[3] <= S2_pipeline_buffer:saida.v1
v1[4] <= S2_pipeline_buffer:saida.v1
v1[5] <= S2_pipeline_buffer:saida.v1
v1[6] <= S2_pipeline_buffer:saida.v1
v1[7] <= S2_pipeline_buffer:saida.v1
v1[8] <= S2_pipeline_buffer:saida.v1
v1[9] <= S2_pipeline_buffer:saida.v1
v1[10] <= S2_pipeline_buffer:saida.v1
v1[11] <= S2_pipeline_buffer:saida.v1
v1[12] <= S2_pipeline_buffer:saida.v1
v1[13] <= S2_pipeline_buffer:saida.v1
v1[14] <= S2_pipeline_buffer:saida.v1
v1[15] <= S2_pipeline_buffer:saida.v1
v2[0] <= S2_pipeline_buffer:saida.v2
v2[1] <= S2_pipeline_buffer:saida.v2
v2[2] <= S2_pipeline_buffer:saida.v2
v2[3] <= S2_pipeline_buffer:saida.v2
v2[4] <= S2_pipeline_buffer:saida.v2
v2[5] <= S2_pipeline_buffer:saida.v2
v2[6] <= S2_pipeline_buffer:saida.v2
v2[7] <= S2_pipeline_buffer:saida.v2
v2[8] <= S2_pipeline_buffer:saida.v2
v2[9] <= S2_pipeline_buffer:saida.v2
v2[10] <= S2_pipeline_buffer:saida.v2
v2[11] <= S2_pipeline_buffer:saida.v2
v2[12] <= S2_pipeline_buffer:saida.v2
v2[13] <= S2_pipeline_buffer:saida.v2
v2[14] <= S2_pipeline_buffer:saida.v2
v2[15] <= S2_pipeline_buffer:saida.v2
v3[0] <= S2_pipeline_buffer:saida.v3
v3[1] <= S2_pipeline_buffer:saida.v3
v3[2] <= S2_pipeline_buffer:saida.v3
v3[3] <= S2_pipeline_buffer:saida.v3
v3[4] <= S2_pipeline_buffer:saida.v3
v3[5] <= S2_pipeline_buffer:saida.v3
v3[6] <= S2_pipeline_buffer:saida.v3
v3[7] <= S2_pipeline_buffer:saida.v3
v3[8] <= S2_pipeline_buffer:saida.v3
v3[9] <= S2_pipeline_buffer:saida.v3
v3[10] <= S2_pipeline_buffer:saida.v3
v3[11] <= S2_pipeline_buffer:saida.v3
v3[12] <= S2_pipeline_buffer:saida.v3
v3[13] <= S2_pipeline_buffer:saida.v3
v3[14] <= S2_pipeline_buffer:saida.v3
v3[15] <= S2_pipeline_buffer:saida.v3
v0_num[0] <= S2_pipeline_buffer:saida.v0_num
v0_num[1] <= S2_pipeline_buffer:saida.v0_num
v0_num[2] <= S2_pipeline_buffer:saida.v0_num
v0_num[3] <= S2_pipeline_buffer:saida.v0_num
v0_num[4] <= S2_pipeline_buffer:saida.v0_num
v1_num[0] <= S2_pipeline_buffer:saida.v1_num
v1_num[1] <= S2_pipeline_buffer:saida.v1_num
v1_num[2] <= S2_pipeline_buffer:saida.v1_num
v1_num[3] <= S2_pipeline_buffer:saida.v1_num
v1_num[4] <= S2_pipeline_buffer:saida.v1_num
v2_num[0] <= S2_pipeline_buffer:saida.v2_num
v2_num[1] <= S2_pipeline_buffer:saida.v2_num
v2_num[2] <= S2_pipeline_buffer:saida.v2_num
v2_num[3] <= S2_pipeline_buffer:saida.v2_num
v2_num[4] <= S2_pipeline_buffer:saida.v2_num
v3_num[0] <= S2_pipeline_buffer:saida.v3_num
v3_num[1] <= S2_pipeline_buffer:saida.v3_num
v3_num[2] <= S2_pipeline_buffer:saida.v3_num
v3_num[3] <= S2_pipeline_buffer:saida.v3_num
v3_num[4] <= S2_pipeline_buffer:saida.v3_num


|LAB4|S2_module:inst12|splitter:wires
sprite0[0] => sp0_num[0].DATAIN
sprite0[1] => sp0_num[1].DATAIN
sprite0[2] => sp0_num[2].DATAIN
sprite0[3] => sp0_num[3].DATAIN
sprite0[4] => sp0_num[4].DATAIN
sprite0[5] => sp0_line[0].DATAIN
sprite0[6] => sp0_line[1].DATAIN
sprite0[7] => sp0_line[2].DATAIN
sprite0[8] => sp0_line[3].DATAIN
sprite0[9] => sp0_offset[0].DATAIN
sprite0[10] => sp0_offset[1].DATAIN
sprite0[11] => sp0_offset[2].DATAIN
sprite0[12] => sp0_offset[3].DATAIN
sprite0[13] => sp0_offset[4].DATAIN
sprite0[14] => sp0_en.DATAIN
sprite1[0] => sp1_num[0].DATAIN
sprite1[1] => sp1_num[1].DATAIN
sprite1[2] => sp1_num[2].DATAIN
sprite1[3] => sp1_num[3].DATAIN
sprite1[4] => sp1_num[4].DATAIN
sprite1[5] => sp1_line[0].DATAIN
sprite1[6] => sp1_line[1].DATAIN
sprite1[7] => sp1_line[2].DATAIN
sprite1[8] => sp1_line[3].DATAIN
sprite1[9] => sp1_offset[0].DATAIN
sprite1[10] => sp1_offset[1].DATAIN
sprite1[11] => sp1_offset[2].DATAIN
sprite1[12] => sp1_offset[3].DATAIN
sprite1[13] => sp1_offset[4].DATAIN
sprite1[14] => sp1_en.DATAIN
sprite2[0] => sp2_num[0].DATAIN
sprite2[1] => sp2_num[1].DATAIN
sprite2[2] => sp2_num[2].DATAIN
sprite2[3] => sp2_num[3].DATAIN
sprite2[4] => sp2_num[4].DATAIN
sprite2[5] => sp2_line[0].DATAIN
sprite2[6] => sp2_line[1].DATAIN
sprite2[7] => sp2_line[2].DATAIN
sprite2[8] => sp2_line[3].DATAIN
sprite2[9] => sp2_offset[0].DATAIN
sprite2[10] => sp2_offset[1].DATAIN
sprite2[11] => sp2_offset[2].DATAIN
sprite2[12] => sp2_offset[3].DATAIN
sprite2[13] => sp2_offset[4].DATAIN
sprite2[14] => sp2_en.DATAIN
sprite3[0] => sp3_num[0].DATAIN
sprite3[1] => sp3_num[1].DATAIN
sprite3[2] => sp3_num[2].DATAIN
sprite3[3] => sp3_num[3].DATAIN
sprite3[4] => sp3_num[4].DATAIN
sprite3[5] => sp3_line[0].DATAIN
sprite3[6] => sp3_line[1].DATAIN
sprite3[7] => sp3_line[2].DATAIN
sprite3[8] => sp3_line[3].DATAIN
sprite3[9] => sp3_offset[0].DATAIN
sprite3[10] => sp3_offset[1].DATAIN
sprite3[11] => sp3_offset[2].DATAIN
sprite3[12] => sp3_offset[3].DATAIN
sprite3[13] => sp3_offset[4].DATAIN
sprite3[14] => sp3_en.DATAIN
sp0_num[0] <= sprite0[0].DB_MAX_OUTPUT_PORT_TYPE
sp0_num[1] <= sprite0[1].DB_MAX_OUTPUT_PORT_TYPE
sp0_num[2] <= sprite0[2].DB_MAX_OUTPUT_PORT_TYPE
sp0_num[3] <= sprite0[3].DB_MAX_OUTPUT_PORT_TYPE
sp0_num[4] <= sprite0[4].DB_MAX_OUTPUT_PORT_TYPE
sp1_num[0] <= sprite1[0].DB_MAX_OUTPUT_PORT_TYPE
sp1_num[1] <= sprite1[1].DB_MAX_OUTPUT_PORT_TYPE
sp1_num[2] <= sprite1[2].DB_MAX_OUTPUT_PORT_TYPE
sp1_num[3] <= sprite1[3].DB_MAX_OUTPUT_PORT_TYPE
sp1_num[4] <= sprite1[4].DB_MAX_OUTPUT_PORT_TYPE
sp2_num[0] <= sprite2[0].DB_MAX_OUTPUT_PORT_TYPE
sp2_num[1] <= sprite2[1].DB_MAX_OUTPUT_PORT_TYPE
sp2_num[2] <= sprite2[2].DB_MAX_OUTPUT_PORT_TYPE
sp2_num[3] <= sprite2[3].DB_MAX_OUTPUT_PORT_TYPE
sp2_num[4] <= sprite2[4].DB_MAX_OUTPUT_PORT_TYPE
sp3_num[0] <= sprite3[0].DB_MAX_OUTPUT_PORT_TYPE
sp3_num[1] <= sprite3[1].DB_MAX_OUTPUT_PORT_TYPE
sp3_num[2] <= sprite3[2].DB_MAX_OUTPUT_PORT_TYPE
sp3_num[3] <= sprite3[3].DB_MAX_OUTPUT_PORT_TYPE
sp3_num[4] <= sprite3[4].DB_MAX_OUTPUT_PORT_TYPE
sp0_line[0] <= sprite0[5].DB_MAX_OUTPUT_PORT_TYPE
sp0_line[1] <= sprite0[6].DB_MAX_OUTPUT_PORT_TYPE
sp0_line[2] <= sprite0[7].DB_MAX_OUTPUT_PORT_TYPE
sp0_line[3] <= sprite0[8].DB_MAX_OUTPUT_PORT_TYPE
sp1_line[0] <= sprite1[5].DB_MAX_OUTPUT_PORT_TYPE
sp1_line[1] <= sprite1[6].DB_MAX_OUTPUT_PORT_TYPE
sp1_line[2] <= sprite1[7].DB_MAX_OUTPUT_PORT_TYPE
sp1_line[3] <= sprite1[8].DB_MAX_OUTPUT_PORT_TYPE
sp2_line[0] <= sprite2[5].DB_MAX_OUTPUT_PORT_TYPE
sp2_line[1] <= sprite2[6].DB_MAX_OUTPUT_PORT_TYPE
sp2_line[2] <= sprite2[7].DB_MAX_OUTPUT_PORT_TYPE
sp2_line[3] <= sprite2[8].DB_MAX_OUTPUT_PORT_TYPE
sp3_line[0] <= sprite3[5].DB_MAX_OUTPUT_PORT_TYPE
sp3_line[1] <= sprite3[6].DB_MAX_OUTPUT_PORT_TYPE
sp3_line[2] <= sprite3[7].DB_MAX_OUTPUT_PORT_TYPE
sp3_line[3] <= sprite3[8].DB_MAX_OUTPUT_PORT_TYPE
sp0_offset[0] <= sprite0[9].DB_MAX_OUTPUT_PORT_TYPE
sp0_offset[1] <= sprite0[10].DB_MAX_OUTPUT_PORT_TYPE
sp0_offset[2] <= sprite0[11].DB_MAX_OUTPUT_PORT_TYPE
sp0_offset[3] <= sprite0[12].DB_MAX_OUTPUT_PORT_TYPE
sp0_offset[4] <= sprite0[13].DB_MAX_OUTPUT_PORT_TYPE
sp1_offset[0] <= sprite1[9].DB_MAX_OUTPUT_PORT_TYPE
sp1_offset[1] <= sprite1[10].DB_MAX_OUTPUT_PORT_TYPE
sp1_offset[2] <= sprite1[11].DB_MAX_OUTPUT_PORT_TYPE
sp1_offset[3] <= sprite1[12].DB_MAX_OUTPUT_PORT_TYPE
sp1_offset[4] <= sprite1[13].DB_MAX_OUTPUT_PORT_TYPE
sp2_offset[0] <= sprite2[9].DB_MAX_OUTPUT_PORT_TYPE
sp2_offset[1] <= sprite2[10].DB_MAX_OUTPUT_PORT_TYPE
sp2_offset[2] <= sprite2[11].DB_MAX_OUTPUT_PORT_TYPE
sp2_offset[3] <= sprite2[12].DB_MAX_OUTPUT_PORT_TYPE
sp2_offset[4] <= sprite2[13].DB_MAX_OUTPUT_PORT_TYPE
sp3_offset[0] <= sprite3[9].DB_MAX_OUTPUT_PORT_TYPE
sp3_offset[1] <= sprite3[10].DB_MAX_OUTPUT_PORT_TYPE
sp3_offset[2] <= sprite3[11].DB_MAX_OUTPUT_PORT_TYPE
sp3_offset[3] <= sprite3[12].DB_MAX_OUTPUT_PORT_TYPE
sp3_offset[4] <= sprite3[13].DB_MAX_OUTPUT_PORT_TYPE
sp0_en <= sprite0[14].DB_MAX_OUTPUT_PORT_TYPE
sp1_en <= sprite1[14].DB_MAX_OUTPUT_PORT_TYPE
sp2_en <= sprite2[14].DB_MAX_OUTPUT_PORT_TYPE
sp3_en <= sprite3[14].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_pipeline_buffer:saida
clkPipeline => v3_num[0]~reg0.CLK
clkPipeline => v3_num[1]~reg0.CLK
clkPipeline => v3_num[2]~reg0.CLK
clkPipeline => v3_num[3]~reg0.CLK
clkPipeline => v3_num[4]~reg0.CLK
clkPipeline => v2_num[0]~reg0.CLK
clkPipeline => v2_num[1]~reg0.CLK
clkPipeline => v2_num[2]~reg0.CLK
clkPipeline => v2_num[3]~reg0.CLK
clkPipeline => v2_num[4]~reg0.CLK
clkPipeline => v1_num[0]~reg0.CLK
clkPipeline => v1_num[1]~reg0.CLK
clkPipeline => v1_num[2]~reg0.CLK
clkPipeline => v1_num[3]~reg0.CLK
clkPipeline => v1_num[4]~reg0.CLK
clkPipeline => v0_num[0]~reg0.CLK
clkPipeline => v0_num[1]~reg0.CLK
clkPipeline => v0_num[2]~reg0.CLK
clkPipeline => v0_num[3]~reg0.CLK
clkPipeline => v0_num[4]~reg0.CLK
clkPipeline => v3[0]~reg0.CLK
clkPipeline => v3[1]~reg0.CLK
clkPipeline => v3[2]~reg0.CLK
clkPipeline => v3[3]~reg0.CLK
clkPipeline => v3[4]~reg0.CLK
clkPipeline => v3[5]~reg0.CLK
clkPipeline => v3[6]~reg0.CLK
clkPipeline => v3[7]~reg0.CLK
clkPipeline => v3[8]~reg0.CLK
clkPipeline => v3[9]~reg0.CLK
clkPipeline => v3[10]~reg0.CLK
clkPipeline => v3[11]~reg0.CLK
clkPipeline => v3[12]~reg0.CLK
clkPipeline => v3[13]~reg0.CLK
clkPipeline => v3[14]~reg0.CLK
clkPipeline => v3[15]~reg0.CLK
clkPipeline => v2[0]~reg0.CLK
clkPipeline => v2[1]~reg0.CLK
clkPipeline => v2[2]~reg0.CLK
clkPipeline => v2[3]~reg0.CLK
clkPipeline => v2[4]~reg0.CLK
clkPipeline => v2[5]~reg0.CLK
clkPipeline => v2[6]~reg0.CLK
clkPipeline => v2[7]~reg0.CLK
clkPipeline => v2[8]~reg0.CLK
clkPipeline => v2[9]~reg0.CLK
clkPipeline => v2[10]~reg0.CLK
clkPipeline => v2[11]~reg0.CLK
clkPipeline => v2[12]~reg0.CLK
clkPipeline => v2[13]~reg0.CLK
clkPipeline => v2[14]~reg0.CLK
clkPipeline => v2[15]~reg0.CLK
clkPipeline => v1[0]~reg0.CLK
clkPipeline => v1[1]~reg0.CLK
clkPipeline => v1[2]~reg0.CLK
clkPipeline => v1[3]~reg0.CLK
clkPipeline => v1[4]~reg0.CLK
clkPipeline => v1[5]~reg0.CLK
clkPipeline => v1[6]~reg0.CLK
clkPipeline => v1[7]~reg0.CLK
clkPipeline => v1[8]~reg0.CLK
clkPipeline => v1[9]~reg0.CLK
clkPipeline => v1[10]~reg0.CLK
clkPipeline => v1[11]~reg0.CLK
clkPipeline => v1[12]~reg0.CLK
clkPipeline => v1[13]~reg0.CLK
clkPipeline => v1[14]~reg0.CLK
clkPipeline => v1[15]~reg0.CLK
clkPipeline => v0[0]~reg0.CLK
clkPipeline => v0[1]~reg0.CLK
clkPipeline => v0[2]~reg0.CLK
clkPipeline => v0[3]~reg0.CLK
clkPipeline => v0[4]~reg0.CLK
clkPipeline => v0[5]~reg0.CLK
clkPipeline => v0[6]~reg0.CLK
clkPipeline => v0[7]~reg0.CLK
clkPipeline => v0[8]~reg0.CLK
clkPipeline => v0[9]~reg0.CLK
clkPipeline => v0[10]~reg0.CLK
clkPipeline => v0[11]~reg0.CLK
clkPipeline => v0[12]~reg0.CLK
clkPipeline => v0[13]~reg0.CLK
clkPipeline => v0[14]~reg0.CLK
clkPipeline => v0[15]~reg0.CLK
v0_int[0] => v0[0]~reg0.DATAIN
v0_int[1] => v0[1]~reg0.DATAIN
v0_int[2] => v0[2]~reg0.DATAIN
v0_int[3] => v0[3]~reg0.DATAIN
v0_int[4] => v0[4]~reg0.DATAIN
v0_int[5] => v0[5]~reg0.DATAIN
v0_int[6] => v0[6]~reg0.DATAIN
v0_int[7] => v0[7]~reg0.DATAIN
v0_int[8] => v0[8]~reg0.DATAIN
v0_int[9] => v0[9]~reg0.DATAIN
v0_int[10] => v0[10]~reg0.DATAIN
v0_int[11] => v0[11]~reg0.DATAIN
v0_int[12] => v0[12]~reg0.DATAIN
v0_int[13] => v0[13]~reg0.DATAIN
v0_int[14] => v0[14]~reg0.DATAIN
v0_int[15] => v0[15]~reg0.DATAIN
v1_int[0] => v1[0]~reg0.DATAIN
v1_int[1] => v1[1]~reg0.DATAIN
v1_int[2] => v1[2]~reg0.DATAIN
v1_int[3] => v1[3]~reg0.DATAIN
v1_int[4] => v1[4]~reg0.DATAIN
v1_int[5] => v1[5]~reg0.DATAIN
v1_int[6] => v1[6]~reg0.DATAIN
v1_int[7] => v1[7]~reg0.DATAIN
v1_int[8] => v1[8]~reg0.DATAIN
v1_int[9] => v1[9]~reg0.DATAIN
v1_int[10] => v1[10]~reg0.DATAIN
v1_int[11] => v1[11]~reg0.DATAIN
v1_int[12] => v1[12]~reg0.DATAIN
v1_int[13] => v1[13]~reg0.DATAIN
v1_int[14] => v1[14]~reg0.DATAIN
v1_int[15] => v1[15]~reg0.DATAIN
v2_int[0] => v2[0]~reg0.DATAIN
v2_int[1] => v2[1]~reg0.DATAIN
v2_int[2] => v2[2]~reg0.DATAIN
v2_int[3] => v2[3]~reg0.DATAIN
v2_int[4] => v2[4]~reg0.DATAIN
v2_int[5] => v2[5]~reg0.DATAIN
v2_int[6] => v2[6]~reg0.DATAIN
v2_int[7] => v2[7]~reg0.DATAIN
v2_int[8] => v2[8]~reg0.DATAIN
v2_int[9] => v2[9]~reg0.DATAIN
v2_int[10] => v2[10]~reg0.DATAIN
v2_int[11] => v2[11]~reg0.DATAIN
v2_int[12] => v2[12]~reg0.DATAIN
v2_int[13] => v2[13]~reg0.DATAIN
v2_int[14] => v2[14]~reg0.DATAIN
v2_int[15] => v2[15]~reg0.DATAIN
v3_int[0] => v3[0]~reg0.DATAIN
v3_int[1] => v3[1]~reg0.DATAIN
v3_int[2] => v3[2]~reg0.DATAIN
v3_int[3] => v3[3]~reg0.DATAIN
v3_int[4] => v3[4]~reg0.DATAIN
v3_int[5] => v3[5]~reg0.DATAIN
v3_int[6] => v3[6]~reg0.DATAIN
v3_int[7] => v3[7]~reg0.DATAIN
v3_int[8] => v3[8]~reg0.DATAIN
v3_int[9] => v3[9]~reg0.DATAIN
v3_int[10] => v3[10]~reg0.DATAIN
v3_int[11] => v3[11]~reg0.DATAIN
v3_int[12] => v3[12]~reg0.DATAIN
v3_int[13] => v3[13]~reg0.DATAIN
v3_int[14] => v3[14]~reg0.DATAIN
v3_int[15] => v3[15]~reg0.DATAIN
v0num_int[0] => v0_num[0]~reg0.DATAIN
v0num_int[1] => v0_num[1]~reg0.DATAIN
v0num_int[2] => v0_num[2]~reg0.DATAIN
v0num_int[3] => v0_num[3]~reg0.DATAIN
v0num_int[4] => v0_num[4]~reg0.DATAIN
v1num_int[0] => v1_num[0]~reg0.DATAIN
v1num_int[1] => v1_num[1]~reg0.DATAIN
v1num_int[2] => v1_num[2]~reg0.DATAIN
v1num_int[3] => v1_num[3]~reg0.DATAIN
v1num_int[4] => v1_num[4]~reg0.DATAIN
v2num_int[0] => v2_num[0]~reg0.DATAIN
v2num_int[1] => v2_num[1]~reg0.DATAIN
v2num_int[2] => v2_num[2]~reg0.DATAIN
v2num_int[3] => v2_num[3]~reg0.DATAIN
v2num_int[4] => v2_num[4]~reg0.DATAIN
v3num_int[0] => v3_num[0]~reg0.DATAIN
v3num_int[1] => v3_num[1]~reg0.DATAIN
v3num_int[2] => v3_num[2]~reg0.DATAIN
v3num_int[3] => v3_num[3]~reg0.DATAIN
v3num_int[4] => v3_num[4]~reg0.DATAIN
v0[0] <= v0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[1] <= v0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[2] <= v0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[3] <= v0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[4] <= v0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[5] <= v0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[6] <= v0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[7] <= v0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[8] <= v0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[9] <= v0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[10] <= v0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[11] <= v0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[12] <= v0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[13] <= v0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[14] <= v0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[15] <= v0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[0] <= v1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[1] <= v1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[2] <= v1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[3] <= v1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[4] <= v1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[5] <= v1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[6] <= v1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[7] <= v1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[8] <= v1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[9] <= v1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[10] <= v1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[11] <= v1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[12] <= v1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[13] <= v1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[14] <= v1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[15] <= v1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[0] <= v2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[1] <= v2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[2] <= v2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[3] <= v2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[4] <= v2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[5] <= v2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[6] <= v2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[7] <= v2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[8] <= v2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[9] <= v2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[10] <= v2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[11] <= v2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[12] <= v2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[13] <= v2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[14] <= v2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[15] <= v2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[0] <= v3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[1] <= v3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[2] <= v3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[3] <= v3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[4] <= v3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[5] <= v3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[6] <= v3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[7] <= v3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[8] <= v3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[9] <= v3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[10] <= v3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[11] <= v3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[12] <= v3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[13] <= v3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[14] <= v3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[15] <= v3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0_num[0] <= v0_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0_num[1] <= v0_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0_num[2] <= v0_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0_num[3] <= v0_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0_num[4] <= v0_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1_num[0] <= v1_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1_num[1] <= v1_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1_num[2] <= v1_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1_num[3] <= v1_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1_num[4] <= v1_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2_num[0] <= v2_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2_num[1] <= v2_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2_num[2] <= v2_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2_num[3] <= v2_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2_num[4] <= v2_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3_num[0] <= v3_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3_num[1] <= v3_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3_num[2] <= v3_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3_num[3] <= v3_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3_num[4] <= v3_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2
clk => clk.IN3
clkPipeline => clkPipeline.IN1
reset_n => reset_n.IN1
sp0_num[0] => sp0_num[0].IN1
sp0_num[1] => sp0_num[1].IN1
sp0_num[2] => sp0_num[2].IN1
sp0_num[3] => sp0_num[3].IN1
sp0_num[4] => sp0_num[4].IN1
sp1_num[0] => sp1_num[0].IN1
sp1_num[1] => sp1_num[1].IN1
sp1_num[2] => sp1_num[2].IN1
sp1_num[3] => sp1_num[3].IN1
sp1_num[4] => sp1_num[4].IN1
sp2_num[0] => sp2_num[0].IN1
sp2_num[1] => sp2_num[1].IN1
sp2_num[2] => sp2_num[2].IN1
sp2_num[3] => sp2_num[3].IN1
sp2_num[4] => sp2_num[4].IN1
sp3_num[0] => sp3_num[0].IN1
sp3_num[1] => sp3_num[1].IN1
sp3_num[2] => sp3_num[2].IN1
sp3_num[3] => sp3_num[3].IN1
sp3_num[4] => sp3_num[4].IN1
sp0_line[0] => sp0_line[0].IN1
sp0_line[1] => sp0_line[1].IN1
sp0_line[2] => sp0_line[2].IN1
sp0_line[3] => sp0_line[3].IN1
sp1_line[0] => sp1_line[0].IN1
sp1_line[1] => sp1_line[1].IN1
sp1_line[2] => sp1_line[2].IN1
sp1_line[3] => sp1_line[3].IN1
sp2_line[0] => sp2_line[0].IN1
sp2_line[1] => sp2_line[1].IN1
sp2_line[2] => sp2_line[2].IN1
sp2_line[3] => sp2_line[3].IN1
sp3_line[0] => sp3_line[0].IN1
sp3_line[1] => sp3_line[1].IN1
sp3_line[2] => sp3_line[2].IN1
sp3_line[3] => sp3_line[3].IN1
sp0_offset[0] => sp0_offset[0].IN1
sp0_offset[1] => sp0_offset[1].IN1
sp0_offset[2] => sp0_offset[2].IN1
sp0_offset[3] => sp0_offset[3].IN1
sp0_offset[4] => sp0_offset[4].IN1
sp1_offset[0] => sp1_offset[0].IN1
sp1_offset[1] => sp1_offset[1].IN1
sp1_offset[2] => sp1_offset[2].IN1
sp1_offset[3] => sp1_offset[3].IN1
sp1_offset[4] => sp1_offset[4].IN1
sp2_offset[0] => sp2_offset[0].IN1
sp2_offset[1] => sp2_offset[1].IN1
sp2_offset[2] => sp2_offset[2].IN1
sp2_offset[3] => sp2_offset[3].IN1
sp2_offset[4] => sp2_offset[4].IN1
sp3_offset[0] => sp3_offset[0].IN1
sp3_offset[1] => sp3_offset[1].IN1
sp3_offset[2] => sp3_offset[2].IN1
sp3_offset[3] => sp3_offset[3].IN1
sp3_offset[4] => sp3_offset[4].IN1
sp0_en => sp0_en.IN1
sp1_en => sp1_en.IN1
sp2_en => sp2_en.IN1
sp3_en => sp3_en.IN1
v0_int[0] <= demux_shapes:demux.v0
v0_int[1] <= demux_shapes:demux.v0
v0_int[2] <= demux_shapes:demux.v0
v0_int[3] <= demux_shapes:demux.v0
v0_int[4] <= demux_shapes:demux.v0
v0_int[5] <= demux_shapes:demux.v0
v0_int[6] <= demux_shapes:demux.v0
v0_int[7] <= demux_shapes:demux.v0
v0_int[8] <= demux_shapes:demux.v0
v0_int[9] <= demux_shapes:demux.v0
v0_int[10] <= demux_shapes:demux.v0
v0_int[11] <= demux_shapes:demux.v0
v0_int[12] <= demux_shapes:demux.v0
v0_int[13] <= demux_shapes:demux.v0
v0_int[14] <= demux_shapes:demux.v0
v0_int[15] <= demux_shapes:demux.v0
v1_int[0] <= demux_shapes:demux.v1
v1_int[1] <= demux_shapes:demux.v1
v1_int[2] <= demux_shapes:demux.v1
v1_int[3] <= demux_shapes:demux.v1
v1_int[4] <= demux_shapes:demux.v1
v1_int[5] <= demux_shapes:demux.v1
v1_int[6] <= demux_shapes:demux.v1
v1_int[7] <= demux_shapes:demux.v1
v1_int[8] <= demux_shapes:demux.v1
v1_int[9] <= demux_shapes:demux.v1
v1_int[10] <= demux_shapes:demux.v1
v1_int[11] <= demux_shapes:demux.v1
v1_int[12] <= demux_shapes:demux.v1
v1_int[13] <= demux_shapes:demux.v1
v1_int[14] <= demux_shapes:demux.v1
v1_int[15] <= demux_shapes:demux.v1
v2_int[0] <= demux_shapes:demux.v2
v2_int[1] <= demux_shapes:demux.v2
v2_int[2] <= demux_shapes:demux.v2
v2_int[3] <= demux_shapes:demux.v2
v2_int[4] <= demux_shapes:demux.v2
v2_int[5] <= demux_shapes:demux.v2
v2_int[6] <= demux_shapes:demux.v2
v2_int[7] <= demux_shapes:demux.v2
v2_int[8] <= demux_shapes:demux.v2
v2_int[9] <= demux_shapes:demux.v2
v2_int[10] <= demux_shapes:demux.v2
v2_int[11] <= demux_shapes:demux.v2
v2_int[12] <= demux_shapes:demux.v2
v2_int[13] <= demux_shapes:demux.v2
v2_int[14] <= demux_shapes:demux.v2
v2_int[15] <= demux_shapes:demux.v2
v3_int[0] <= demux_shapes:demux.v3
v3_int[1] <= demux_shapes:demux.v3
v3_int[2] <= demux_shapes:demux.v3
v3_int[3] <= demux_shapes:demux.v3
v3_int[4] <= demux_shapes:demux.v3
v3_int[5] <= demux_shapes:demux.v3
v3_int[6] <= demux_shapes:demux.v3
v3_int[7] <= demux_shapes:demux.v3
v3_int[8] <= demux_shapes:demux.v3
v3_int[9] <= demux_shapes:demux.v3
v3_int[10] <= demux_shapes:demux.v3
v3_int[11] <= demux_shapes:demux.v3
v3_int[12] <= demux_shapes:demux.v3
v3_int[13] <= demux_shapes:demux.v3
v3_int[14] <= demux_shapes:demux.v3
v3_int[15] <= demux_shapes:demux.v3
v0num_int[0] <= sp0_num[0].DB_MAX_OUTPUT_PORT_TYPE
v0num_int[1] <= sp0_num[1].DB_MAX_OUTPUT_PORT_TYPE
v0num_int[2] <= sp0_num[2].DB_MAX_OUTPUT_PORT_TYPE
v0num_int[3] <= sp0_num[3].DB_MAX_OUTPUT_PORT_TYPE
v0num_int[4] <= sp0_num[4].DB_MAX_OUTPUT_PORT_TYPE
v1num_int[0] <= sp1_num[0].DB_MAX_OUTPUT_PORT_TYPE
v1num_int[1] <= sp1_num[1].DB_MAX_OUTPUT_PORT_TYPE
v1num_int[2] <= sp1_num[2].DB_MAX_OUTPUT_PORT_TYPE
v1num_int[3] <= sp1_num[3].DB_MAX_OUTPUT_PORT_TYPE
v1num_int[4] <= sp1_num[4].DB_MAX_OUTPUT_PORT_TYPE
v2num_int[0] <= sp2_num[0].DB_MAX_OUTPUT_PORT_TYPE
v2num_int[1] <= sp2_num[1].DB_MAX_OUTPUT_PORT_TYPE
v2num_int[2] <= sp2_num[2].DB_MAX_OUTPUT_PORT_TYPE
v2num_int[3] <= sp2_num[3].DB_MAX_OUTPUT_PORT_TYPE
v2num_int[4] <= sp2_num[4].DB_MAX_OUTPUT_PORT_TYPE
v3num_int[0] <= sp3_num[0].DB_MAX_OUTPUT_PORT_TYPE
v3num_int[1] <= sp3_num[1].DB_MAX_OUTPUT_PORT_TYPE
v3num_int[2] <= sp3_num[2].DB_MAX_OUTPUT_PORT_TYPE
v3num_int[3] <= sp3_num[3].DB_MAX_OUTPUT_PORT_TYPE
v3num_int[4] <= sp3_num[4].DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux
clk => v3[0]~reg0.CLK
clk => v3[1]~reg0.CLK
clk => v3[2]~reg0.CLK
clk => v3[3]~reg0.CLK
clk => v3[4]~reg0.CLK
clk => v3[5]~reg0.CLK
clk => v3[6]~reg0.CLK
clk => v3[7]~reg0.CLK
clk => v3[8]~reg0.CLK
clk => v3[9]~reg0.CLK
clk => v3[10]~reg0.CLK
clk => v3[11]~reg0.CLK
clk => v3[12]~reg0.CLK
clk => v3[13]~reg0.CLK
clk => v3[14]~reg0.CLK
clk => v3[15]~reg0.CLK
clk => v2[0]~reg0.CLK
clk => v2[1]~reg0.CLK
clk => v2[2]~reg0.CLK
clk => v2[3]~reg0.CLK
clk => v2[4]~reg0.CLK
clk => v2[5]~reg0.CLK
clk => v2[6]~reg0.CLK
clk => v2[7]~reg0.CLK
clk => v2[8]~reg0.CLK
clk => v2[9]~reg0.CLK
clk => v2[10]~reg0.CLK
clk => v2[11]~reg0.CLK
clk => v2[12]~reg0.CLK
clk => v2[13]~reg0.CLK
clk => v2[14]~reg0.CLK
clk => v2[15]~reg0.CLK
clk => v1[0]~reg0.CLK
clk => v1[1]~reg0.CLK
clk => v1[2]~reg0.CLK
clk => v1[3]~reg0.CLK
clk => v1[4]~reg0.CLK
clk => v1[5]~reg0.CLK
clk => v1[6]~reg0.CLK
clk => v1[7]~reg0.CLK
clk => v1[8]~reg0.CLK
clk => v1[9]~reg0.CLK
clk => v1[10]~reg0.CLK
clk => v1[11]~reg0.CLK
clk => v1[12]~reg0.CLK
clk => v1[13]~reg0.CLK
clk => v1[14]~reg0.CLK
clk => v1[15]~reg0.CLK
clk => v0[0]~reg0.CLK
clk => v0[1]~reg0.CLK
clk => v0[2]~reg0.CLK
clk => v0[3]~reg0.CLK
clk => v0[4]~reg0.CLK
clk => v0[5]~reg0.CLK
clk => v0[6]~reg0.CLK
clk => v0[7]~reg0.CLK
clk => v0[8]~reg0.CLK
clk => v0[9]~reg0.CLK
clk => v0[10]~reg0.CLK
clk => v0[11]~reg0.CLK
clk => v0[12]~reg0.CLK
clk => v0[13]~reg0.CLK
clk => v0[14]~reg0.CLK
clk => v0[15]~reg0.CLK
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v0.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v1.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v2.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
reset => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v3.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v1.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v2.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
wr_en => v0.OUTPUTSELECT
data_in[0] => v3.DATAB
data_in[0] => v1.DATAB
data_in[0] => v2.DATAB
data_in[0] => v0.DATAB
data_in[1] => v3.DATAB
data_in[1] => v1.DATAB
data_in[1] => v2.DATAB
data_in[1] => v0.DATAB
data_in[2] => v3.DATAB
data_in[2] => v1.DATAB
data_in[2] => v2.DATAB
data_in[2] => v0.DATAB
data_in[3] => v3.DATAB
data_in[3] => v1.DATAB
data_in[3] => v2.DATAB
data_in[3] => v0.DATAB
data_in[4] => v3.DATAB
data_in[4] => v1.DATAB
data_in[4] => v2.DATAB
data_in[4] => v0.DATAB
data_in[5] => v3.DATAB
data_in[5] => v1.DATAB
data_in[5] => v2.DATAB
data_in[5] => v0.DATAB
data_in[6] => v3.DATAB
data_in[6] => v1.DATAB
data_in[6] => v2.DATAB
data_in[6] => v0.DATAB
data_in[7] => v3.DATAB
data_in[7] => v1.DATAB
data_in[7] => v2.DATAB
data_in[7] => v0.DATAB
data_in[8] => v3.DATAB
data_in[8] => v1.DATAB
data_in[8] => v2.DATAB
data_in[8] => v0.DATAB
data_in[9] => v3.DATAB
data_in[9] => v1.DATAB
data_in[9] => v2.DATAB
data_in[9] => v0.DATAB
data_in[10] => v3.DATAB
data_in[10] => v1.DATAB
data_in[10] => v2.DATAB
data_in[10] => v0.DATAB
data_in[11] => v3.DATAB
data_in[11] => v1.DATAB
data_in[11] => v2.DATAB
data_in[11] => v0.DATAB
data_in[12] => v3.DATAB
data_in[12] => v1.DATAB
data_in[12] => v2.DATAB
data_in[12] => v0.DATAB
data_in[13] => v3.DATAB
data_in[13] => v1.DATAB
data_in[13] => v2.DATAB
data_in[13] => v0.DATAB
data_in[14] => v3.DATAB
data_in[14] => v1.DATAB
data_in[14] => v2.DATAB
data_in[14] => v0.DATAB
data_in[15] => v3.DATAB
data_in[15] => v1.DATAB
data_in[15] => v2.DATAB
data_in[15] => v0.DATAB
v0[0] <= v0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[1] <= v0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[2] <= v0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[3] <= v0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[4] <= v0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[5] <= v0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[6] <= v0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[7] <= v0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[8] <= v0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[9] <= v0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[10] <= v0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[11] <= v0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[12] <= v0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[13] <= v0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[14] <= v0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v0[15] <= v0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[0] <= v1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[1] <= v1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[2] <= v1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[3] <= v1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[4] <= v1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[5] <= v1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[6] <= v1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[7] <= v1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[8] <= v1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[9] <= v1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[10] <= v1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[11] <= v1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[12] <= v1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[13] <= v1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[14] <= v1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v1[15] <= v1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[0] <= v2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[1] <= v2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[2] <= v2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[3] <= v2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[4] <= v2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[5] <= v2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[6] <= v2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[7] <= v2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[8] <= v2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[9] <= v2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[10] <= v2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[11] <= v2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[12] <= v2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[13] <= v2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[14] <= v2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v2[15] <= v2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[0] <= v3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[1] <= v3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[2] <= v3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[3] <= v3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[4] <= v3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[5] <= v3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[6] <= v3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[7] <= v3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[8] <= v3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[9] <= v3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[10] <= v3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[11] <= v3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[12] <= v3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[13] <= v3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[14] <= v3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
v3[15] <= v3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Decoder0.IN1
sel[1] => Decoder0.IN0


|LAB4|S2_module:inst12|S2_interno:async_s2|mux5:MUX_spnum
data0x[0] => Mux4.IN0
data0x[1] => Mux3.IN0
data0x[2] => Mux2.IN0
data0x[3] => Mux1.IN0
data0x[4] => Mux0.IN0
data1x[0] => Mux4.IN1
data1x[1] => Mux3.IN1
data1x[2] => Mux2.IN1
data1x[3] => Mux1.IN1
data1x[4] => Mux0.IN1
data2x[0] => Mux4.IN2
data2x[1] => Mux3.IN2
data2x[2] => Mux2.IN2
data2x[3] => Mux1.IN2
data2x[4] => Mux0.IN2
data3x[0] => Mux4.IN3
data3x[1] => Mux3.IN3
data3x[2] => Mux2.IN3
data3x[3] => Mux1.IN3
data3x[4] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
result[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|mux4:MUX_spline
data0x[0] => Mux3.IN0
data0x[1] => Mux2.IN0
data0x[2] => Mux1.IN0
data0x[3] => Mux0.IN0
data1x[0] => Mux3.IN1
data1x[1] => Mux2.IN1
data1x[2] => Mux1.IN1
data1x[3] => Mux0.IN1
data2x[0] => Mux3.IN2
data2x[1] => Mux2.IN2
data2x[2] => Mux1.IN2
data2x[3] => Mux0.IN2
data3x[0] => Mux3.IN3
data3x[1] => Mux2.IN3
data3x[2] => Mux1.IN3
data3x[3] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
result[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM
clk => clk.IN2
reset => reset.IN1
rd_en => rd_en.IN2
lineNumber[0] => lineNumber[0].IN1
lineNumber[1] => lineNumber[1].IN1
lineNumber[2] => lineNumber[2].IN1
lineNumber[3] => lineNumber[3].IN1
spriteNumber[0] => spriteNumber[0].IN1
spriteNumber[1] => spriteNumber[1].IN1
spriteNumber[2] => spriteNumber[2].IN1
spriteNumber[3] => spriteNumber[3].IN1
spriteNumber[4] => spriteNumber[4].IN1
valid_rd <= sram_fsm_quartus:controller.valid_rd
q[0] <= ram_megafunction:sram.q
q[1] <= ram_megafunction:sram.q
q[2] <= ram_megafunction:sram.q
q[3] <= ram_megafunction:sram.q
q[4] <= ram_megafunction:sram.q
q[5] <= ram_megafunction:sram.q
q[6] <= ram_megafunction:sram.q
q[7] <= ram_megafunction:sram.q
q[8] <= ram_megafunction:sram.q
q[9] <= ram_megafunction:sram.q
q[10] <= ram_megafunction:sram.q
q[11] <= ram_megafunction:sram.q
q[12] <= ram_megafunction:sram.q
q[13] <= ram_megafunction:sram.q
q[14] <= ram_megafunction:sram.q
q[15] <= ram_megafunction:sram.q


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller
reset => reg_fstate.IDLE.OUTPUTSELECT
reset => reg_fstate.READ.OUTPUTSELECT
reset => reg_fstate.READ_OK.OUTPUTSELECT
reset => valid_rd.OUTPUTSELECT
clock => fstate~1.DATAIN
wr_en => always1.IN0
rd_en => always1.IN1
rd_en => reg_fstate.DATAB
rd_en => Selector0.IN2
valid_rd <= valid_rd.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component
wren_a => altsyncram_r6i1:auto_generated.wren_a
rden_a => altsyncram_r6i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r6i1:auto_generated.data_a[0]
data_a[1] => altsyncram_r6i1:auto_generated.data_a[1]
data_a[2] => altsyncram_r6i1:auto_generated.data_a[2]
data_a[3] => altsyncram_r6i1:auto_generated.data_a[3]
data_a[4] => altsyncram_r6i1:auto_generated.data_a[4]
data_a[5] => altsyncram_r6i1:auto_generated.data_a[5]
data_a[6] => altsyncram_r6i1:auto_generated.data_a[6]
data_a[7] => altsyncram_r6i1:auto_generated.data_a[7]
data_a[8] => altsyncram_r6i1:auto_generated.data_a[8]
data_a[9] => altsyncram_r6i1:auto_generated.data_a[9]
data_a[10] => altsyncram_r6i1:auto_generated.data_a[10]
data_a[11] => altsyncram_r6i1:auto_generated.data_a[11]
data_a[12] => altsyncram_r6i1:auto_generated.data_a[12]
data_a[13] => altsyncram_r6i1:auto_generated.data_a[13]
data_a[14] => altsyncram_r6i1:auto_generated.data_a[14]
data_a[15] => altsyncram_r6i1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r6i1:auto_generated.address_a[0]
address_a[1] => altsyncram_r6i1:auto_generated.address_a[1]
address_a[2] => altsyncram_r6i1:auto_generated.address_a[2]
address_a[3] => altsyncram_r6i1:auto_generated.address_a[3]
address_a[4] => altsyncram_r6i1:auto_generated.address_a[4]
address_a[5] => altsyncram_r6i1:auto_generated.address_a[5]
address_a[6] => altsyncram_r6i1:auto_generated.address_a[6]
address_a[7] => altsyncram_r6i1:auto_generated.address_a[7]
address_a[8] => altsyncram_r6i1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r6i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r6i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r6i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r6i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r6i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r6i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r6i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r6i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r6i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r6i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_r6i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_r6i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_r6i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_r6i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_r6i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_r6i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_r6i1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_addr_decoder:dec
clk => ~NO_FANOUT~
lineNumber[0] => address[0].DATAIN
lineNumber[1] => address[1].DATAIN
lineNumber[2] => address[2].DATAIN
lineNumber[3] => address[3].DATAIN
spriteNumber[0] => address[4].DATAIN
spriteNumber[1] => address[5].DATAIN
spriteNumber[2] => address[6].DATAIN
spriteNumber[3] => address[7].DATAIN
spriteNumber[4] => address[8].DATAIN
address[0] <= lineNumber[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= lineNumber[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= lineNumber[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= lineNumber[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= spriteNumber[0].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= spriteNumber[1].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= spriteNumber[2].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= spriteNumber[3].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= spriteNumber[4].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= <GND>
address[10] <= <GND>
address[11] <= <GND>
address[12] <= <GND>
address[13] <= <GND>
address[14] <= <GND>
address[15] <= <GND>
address[16] <= <GND>
address[17] <= <GND>
address[18] <= <GND>
address[19] <= <GND>


|LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter
data[0] => ShiftLeft0.IN16
data[0] => ShiftRight0.IN16
data[1] => ShiftLeft0.IN15
data[1] => ShiftRight0.IN15
data[2] => ShiftLeft0.IN14
data[2] => ShiftRight0.IN14
data[3] => ShiftLeft0.IN13
data[3] => ShiftRight0.IN13
data[4] => ShiftLeft0.IN12
data[4] => ShiftRight0.IN12
data[5] => ShiftLeft0.IN11
data[5] => ShiftRight0.IN11
data[6] => ShiftLeft0.IN10
data[6] => ShiftRight0.IN10
data[7] => ShiftLeft0.IN9
data[7] => ShiftRight0.IN9
data[8] => ShiftLeft0.IN8
data[8] => ShiftRight0.IN8
data[9] => ShiftLeft0.IN7
data[9] => ShiftRight0.IN7
data[10] => ShiftLeft0.IN6
data[10] => ShiftRight0.IN6
data[11] => ShiftLeft0.IN5
data[11] => ShiftRight0.IN5
data[12] => ShiftLeft0.IN4
data[12] => ShiftRight0.IN4
data[13] => ShiftLeft0.IN3
data[13] => ShiftRight0.IN3
data[14] => ShiftLeft0.IN2
data[14] => ShiftRight0.IN2
data[15] => ShiftLeft0.IN1
data[15] => ShiftRight0.IN1
offset[0] => ShiftLeft0.IN20
offset[0] => ShiftRight0.IN20
offset[1] => ShiftLeft0.IN19
offset[1] => ShiftRight0.IN19
offset[2] => ShiftLeft0.IN18
offset[2] => ShiftRight0.IN18
offset[3] => ShiftLeft0.IN17
offset[3] => ShiftRight0.IN17
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
offset[4] => shiftedData.OUTPUTSELECT
shiftedData[0] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[1] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[2] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[3] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[4] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[5] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[6] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[7] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[8] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[9] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[10] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[11] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[12] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[13] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[14] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE
shiftedData[15] <= shiftedData.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|mux5:MUX_spoffset
data0x[0] => Mux4.IN0
data0x[1] => Mux3.IN0
data0x[2] => Mux2.IN0
data0x[3] => Mux1.IN0
data0x[4] => Mux0.IN0
data1x[0] => Mux4.IN1
data1x[1] => Mux3.IN1
data1x[2] => Mux2.IN1
data1x[3] => Mux1.IN1
data1x[4] => Mux0.IN1
data2x[0] => Mux4.IN2
data2x[1] => Mux3.IN2
data2x[2] => Mux2.IN2
data2x[3] => Mux1.IN2
data2x[4] => Mux0.IN2
data3x[0] => Mux4.IN3
data3x[1] => Mux3.IN3
data3x[2] => Mux2.IN3
data3x[3] => Mux1.IN3
data3x[4] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
result[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S2_module:inst12|S2_interno:async_s2|s2_controller:fsm
reset_n => reg_fstate.startup.OUTPUTSELECT
reset_n => reg_fstate.read1.OUTPUTSELECT
reset_n => reg_fstate.idle_wait0.OUTPUTSELECT
reset_n => reg_fstate.read0.OUTPUTSELECT
reset_n => reg_fstate.read3.OUTPUTSELECT
reset_n => reg_fstate.read2.OUTPUTSELECT
reset_n => reg_fstate.idle_wait1.OUTPUTSELECT
reset_n => mux_sel.OUTPUTSELECT
reset_n => mux_sel.OUTPUTSELECT
reset_n => pipeline_rst.OUTPUTSELECT
reset_n => rd_en.OUTPUTSELECT
clk => fstate~1.DATAIN
sp0_en => reg_fstate.OUTPUTSELECT
sp0_en => reg_fstate.OUTPUTSELECT
sp0_en => reg_fstate.OUTPUTSELECT
sp0_en => Selector3.IN3
sp0_en => always1.IN0
sp0_en => always1.IN0
sp1_en => always1.IN0
sp1_en => always1.IN0
sp1_en => always1.IN0
sp2_en => always1.IN0
sp2_en => always1.IN0
sp2_en => always1.IN0
sp3_en => always1.IN0
sp3_en => always1.IN0
sp3_en => always1.IN0
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN0
valid_rd => always1.IN0
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => always1.IN1
valid_rd => reg_fstate.OUTPUTSELECT
valid_rd => reg_fstate.OUTPUTSELECT
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => Selector0.IN3
clkPipeline => Selector2.IN6
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => always1.IN1
clkPipeline => Selector6.IN3
clkPipeline => always1.IN1
clkPipeline => Selector6.IN4
mux_sel[0] <= mux_sel.DB_MAX_OUTPUT_PORT_TYPE
mux_sel[1] <= mux_sel.DB_MAX_OUTPUT_PORT_TYPE
pipeline_rst <= pipeline_rst.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S1_module:inst9
clk_125 => clk_125.IN1
clk_25 => clk_25.IN1
clk_sync => clk_sync.IN3
address[0] => realAddress.DATAA
address[1] => realAddress.DATAA
address[2] => realAddress.DATAA
address[3] => realAddress.DATAA
address[4] => realAddress.DATAA
rwenable => realAddress.OUTPUTSELECT
rwenable => realAddress.OUTPUTSELECT
rwenable => realAddress.OUTPUTSELECT
rwenable => realAddress.OUTPUTSELECT
rwenable => realAddress.OUTPUTSELECT
rwenable => _.IN1
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
datain[14] => datain[14].IN1
datain[15] => datain[15].IN1
datain[16] => datain[16].IN1
datain[17] => datain[17].IN1
datain[18] => datain[18].IN1
row[0] => row[0].IN2
row[1] => row[1].IN2
row[2] => row[2].IN2
row[3] => row[3].IN2
row[4] => row[4].IN2
row[5] => row[5].IN2
row[6] => row[6].IN2
row[7] => row[7].IN2
row[8] => row[8].IN2
row[9] => row[9].IN2
column[0] => column[0].IN1
column[1] => column[1].IN1
column[2] => column[2].IN1
column[3] => column[3].IN1
column[4] => column[4].IN1
column[5] => column[5].IN1
column[6] => column[6].IN1
column[7] => column[7].IN1
column[8] => column[8].IN1
column[9] => column[9].IN1
n_reset => n_reset.IN3
sprite0[0] <= newSpriteStage:FSM.sprite0
sprite0[1] <= newSpriteStage:FSM.sprite0
sprite0[2] <= newSpriteStage:FSM.sprite0
sprite0[3] <= newSpriteStage:FSM.sprite0
sprite0[4] <= newSpriteStage:FSM.sprite0
sprite0[5] <= newSpriteStage:FSM.sprite0
sprite0[6] <= newSpriteStage:FSM.sprite0
sprite0[7] <= newSpriteStage:FSM.sprite0
sprite0[8] <= newSpriteStage:FSM.sprite0
sprite0[9] <= newSpriteStage:FSM.sprite0
sprite0[10] <= newSpriteStage:FSM.sprite0
sprite0[11] <= newSpriteStage:FSM.sprite0
sprite0[12] <= newSpriteStage:FSM.sprite0
sprite0[13] <= newSpriteStage:FSM.sprite0
sprite0[14] <= newSpriteStage:FSM.sprite0
sprite1[0] <= newSpriteStage:FSM.sprite1
sprite1[1] <= newSpriteStage:FSM.sprite1
sprite1[2] <= newSpriteStage:FSM.sprite1
sprite1[3] <= newSpriteStage:FSM.sprite1
sprite1[4] <= newSpriteStage:FSM.sprite1
sprite1[5] <= newSpriteStage:FSM.sprite1
sprite1[6] <= newSpriteStage:FSM.sprite1
sprite1[7] <= newSpriteStage:FSM.sprite1
sprite1[8] <= newSpriteStage:FSM.sprite1
sprite1[9] <= newSpriteStage:FSM.sprite1
sprite1[10] <= newSpriteStage:FSM.sprite1
sprite1[11] <= newSpriteStage:FSM.sprite1
sprite1[12] <= newSpriteStage:FSM.sprite1
sprite1[13] <= newSpriteStage:FSM.sprite1
sprite1[14] <= newSpriteStage:FSM.sprite1
sprite2[0] <= newSpriteStage:FSM.sprite2
sprite2[1] <= newSpriteStage:FSM.sprite2
sprite2[2] <= newSpriteStage:FSM.sprite2
sprite2[3] <= newSpriteStage:FSM.sprite2
sprite2[4] <= newSpriteStage:FSM.sprite2
sprite2[5] <= newSpriteStage:FSM.sprite2
sprite2[6] <= newSpriteStage:FSM.sprite2
sprite2[7] <= newSpriteStage:FSM.sprite2
sprite2[8] <= newSpriteStage:FSM.sprite2
sprite2[9] <= newSpriteStage:FSM.sprite2
sprite2[10] <= newSpriteStage:FSM.sprite2
sprite2[11] <= newSpriteStage:FSM.sprite2
sprite2[12] <= newSpriteStage:FSM.sprite2
sprite2[13] <= newSpriteStage:FSM.sprite2
sprite2[14] <= newSpriteStage:FSM.sprite2
sprite3[0] <= newSpriteStage:FSM.sprite3
sprite3[1] <= newSpriteStage:FSM.sprite3
sprite3[2] <= newSpriteStage:FSM.sprite3
sprite3[3] <= newSpriteStage:FSM.sprite3
sprite3[4] <= newSpriteStage:FSM.sprite3
sprite3[5] <= newSpriteStage:FSM.sprite3
sprite3[6] <= newSpriteStage:FSM.sprite3
sprite3[7] <= newSpriteStage:FSM.sprite3
sprite3[8] <= newSpriteStage:FSM.sprite3
sprite3[9] <= newSpriteStage:FSM.sprite3
sprite3[10] <= newSpriteStage:FSM.sprite3
sprite3[11] <= newSpriteStage:FSM.sprite3
sprite3[12] <= newSpriteStage:FSM.sprite3
sprite3[13] <= newSpriteStage:FSM.sprite3
sprite3[14] <= newSpriteStage:FSM.sprite3


|LAB4|S1_module:inst9|pipelineCounter:cols
reset_n => start_flag.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
reset_n => column_out.OUTPUTSELECT
clk_25 => column_out[0]~reg0.CLK
clk_25 => column_out[1]~reg0.CLK
clk_25 => column_out[2]~reg0.CLK
clk_25 => column_out[3]~reg0.CLK
clk_25 => column_out[4]~reg0.CLK
clk_25 => column_out[5]~reg0.CLK
clk_25 => column_out[6]~reg0.CLK
clk_25 => column_out[7]~reg0.CLK
clk_25 => column_out[8]~reg0.CLK
clk_25 => column_out[9]~reg0.CLK
clk_sync => start_flag~reg0.CLK
column_in[0] => LessThan0.IN20
column_in[0] => LessThan1.IN20
column_in[1] => LessThan0.IN19
column_in[1] => LessThan1.IN19
column_in[2] => LessThan0.IN18
column_in[2] => LessThan1.IN18
column_in[3] => LessThan0.IN17
column_in[3] => LessThan1.IN17
column_in[4] => LessThan0.IN16
column_in[4] => LessThan1.IN16
column_in[5] => LessThan0.IN15
column_in[5] => LessThan1.IN15
column_in[6] => LessThan0.IN14
column_in[6] => LessThan1.IN14
column_in[7] => LessThan0.IN13
column_in[7] => LessThan1.IN13
column_in[8] => LessThan0.IN12
column_in[8] => LessThan1.IN12
column_in[9] => LessThan0.IN11
column_in[9] => LessThan1.IN11
row_in[0] => LessThan2.IN20
row_in[1] => LessThan2.IN19
row_in[2] => LessThan2.IN18
row_in[3] => LessThan2.IN17
row_in[4] => LessThan2.IN16
row_in[5] => LessThan2.IN15
row_in[6] => LessThan2.IN14
row_in[7] => LessThan2.IN13
row_in[8] => LessThan2.IN12
row_in[9] => LessThan2.IN11
column_out[0] <= column_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[1] <= column_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[2] <= column_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[3] <= column_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[4] <= column_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[5] <= column_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[6] <= column_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[7] <= column_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[8] <= column_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[9] <= column_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_flag <= start_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S1_module:inst9|pipelineStartBuffer:regs
clk => column_out[0]~reg0.CLK
clk => column_out[1]~reg0.CLK
clk => column_out[2]~reg0.CLK
clk => column_out[3]~reg0.CLK
clk => column_out[4]~reg0.CLK
clk => column_out[5]~reg0.CLK
clk => column_out[6]~reg0.CLK
clk => column_out[7]~reg0.CLK
clk => column_out[8]~reg0.CLK
clk => column_out[9]~reg0.CLK
clk => row_out[0]~reg0.CLK
clk => row_out[1]~reg0.CLK
clk => row_out[2]~reg0.CLK
clk => row_out[3]~reg0.CLK
clk => row_out[4]~reg0.CLK
clk => row_out[5]~reg0.CLK
clk => row_out[6]~reg0.CLK
clk => row_out[7]~reg0.CLK
clk => row_out[8]~reg0.CLK
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => row_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
rst_n => column_out.OUTPUTSELECT
row_in[0] => LessThan0.IN20
row_in[0] => row_out.DATAB
row_in[1] => LessThan0.IN19
row_in[1] => row_out.DATAB
row_in[2] => LessThan0.IN18
row_in[2] => row_out.DATAB
row_in[3] => LessThan0.IN17
row_in[3] => row_out.DATAB
row_in[4] => LessThan0.IN16
row_in[4] => row_out.DATAB
row_in[5] => LessThan0.IN15
row_in[5] => row_out.DATAB
row_in[6] => LessThan0.IN14
row_in[6] => row_out.DATAB
row_in[7] => LessThan0.IN13
row_in[7] => row_out.DATAB
row_in[8] => LessThan0.IN12
row_in[8] => row_out.DATAB
row_in[9] => LessThan0.IN11
column_in[0] => column_out.DATAA
column_in[1] => column_out.DATAA
column_in[2] => column_out.DATAA
column_in[3] => column_out.DATAA
column_in[4] => column_out.DATAA
column_in[5] => column_out.DATAA
column_in[6] => column_out.DATAA
column_in[7] => column_out.DATAA
column_in[8] => column_out.DATAA
column_in[9] => column_out.DATAA
row_out[0] <= row_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[1] <= row_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[2] <= row_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[3] <= row_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[4] <= row_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[5] <= row_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[6] <= row_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[7] <= row_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row_out[8] <= row_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[0] <= column_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[1] <= column_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[2] <= column_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[3] <= column_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[4] <= column_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[5] <= column_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[6] <= column_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[7] <= column_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[8] <= column_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column_out[9] <= column_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|S1_module:inst9|newSpriteStage:FSM
clk => sp3_sig.CLK
clk => sp2_sig.CLK
clk => sp1_sig.CLK
clk => sp0_sig.CLK
clk => sp3_offset[0].CLK
clk => sp3_offset[1].CLK
clk => sp3_offset[2].CLK
clk => sp3_offset[3].CLK
clk => sp2_offset[0].CLK
clk => sp2_offset[1].CLK
clk => sp2_offset[2].CLK
clk => sp2_offset[3].CLK
clk => sp1_offset[0].CLK
clk => sp1_offset[1].CLK
clk => sp1_offset[2].CLK
clk => sp1_offset[3].CLK
clk => sp0_offset[0].CLK
clk => sp0_offset[1].CLK
clk => sp0_offset[2].CLK
clk => sp0_offset[3].CLK
clk => sp3_num[0].CLK
clk => sp3_num[1].CLK
clk => sp3_num[2].CLK
clk => sp3_num[3].CLK
clk => sp3_num[4].CLK
clk => sp2_num[0].CLK
clk => sp2_num[1].CLK
clk => sp2_num[2].CLK
clk => sp2_num[3].CLK
clk => sp2_num[4].CLK
clk => sp1_num[0].CLK
clk => sp1_num[1].CLK
clk => sp1_num[2].CLK
clk => sp1_num[3].CLK
clk => sp1_num[4].CLK
clk => sp0_num[0].CLK
clk => sp0_num[1].CLK
clk => sp0_num[2].CLK
clk => sp0_num[3].CLK
clk => sp0_num[4].CLK
clk => sp3_line[0].CLK
clk => sp3_line[1].CLK
clk => sp3_line[2].CLK
clk => sp3_line[3].CLK
clk => sp2_line[0].CLK
clk => sp2_line[1].CLK
clk => sp2_line[2].CLK
clk => sp2_line[3].CLK
clk => sp1_line[0].CLK
clk => sp1_line[1].CLK
clk => sp1_line[2].CLK
clk => sp1_line[3].CLK
clk => sp0_line[0].CLK
clk => sp0_line[1].CLK
clk => sp0_line[2].CLK
clk => sp0_line[3].CLK
clk => sp3_en.CLK
clk => sp2_en.CLK
clk => sp1_en.CLK
clk => sp0_en.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[8][8].CLK
clk => mem[8][9].CLK
clk => mem[8][10].CLK
clk => mem[8][11].CLK
clk => mem[8][12].CLK
clk => mem[8][13].CLK
clk => mem[8][14].CLK
clk => mem[8][15].CLK
clk => mem[8][16].CLK
clk => mem[8][17].CLK
clk => mem[8][18].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[9][8].CLK
clk => mem[9][9].CLK
clk => mem[9][10].CLK
clk => mem[9][11].CLK
clk => mem[9][12].CLK
clk => mem[9][13].CLK
clk => mem[9][14].CLK
clk => mem[9][15].CLK
clk => mem[9][16].CLK
clk => mem[9][17].CLK
clk => mem[9][18].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[10][8].CLK
clk => mem[10][9].CLK
clk => mem[10][10].CLK
clk => mem[10][11].CLK
clk => mem[10][12].CLK
clk => mem[10][13].CLK
clk => mem[10][14].CLK
clk => mem[10][15].CLK
clk => mem[10][16].CLK
clk => mem[10][17].CLK
clk => mem[10][18].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[11][8].CLK
clk => mem[11][9].CLK
clk => mem[11][10].CLK
clk => mem[11][11].CLK
clk => mem[11][12].CLK
clk => mem[11][13].CLK
clk => mem[11][14].CLK
clk => mem[11][15].CLK
clk => mem[11][16].CLK
clk => mem[11][17].CLK
clk => mem[11][18].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[12][8].CLK
clk => mem[12][9].CLK
clk => mem[12][10].CLK
clk => mem[12][11].CLK
clk => mem[12][12].CLK
clk => mem[12][13].CLK
clk => mem[12][14].CLK
clk => mem[12][15].CLK
clk => mem[12][16].CLK
clk => mem[12][17].CLK
clk => mem[12][18].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[13][8].CLK
clk => mem[13][9].CLK
clk => mem[13][10].CLK
clk => mem[13][11].CLK
clk => mem[13][12].CLK
clk => mem[13][13].CLK
clk => mem[13][14].CLK
clk => mem[13][15].CLK
clk => mem[13][16].CLK
clk => mem[13][17].CLK
clk => mem[13][18].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[14][8].CLK
clk => mem[14][9].CLK
clk => mem[14][10].CLK
clk => mem[14][11].CLK
clk => mem[14][12].CLK
clk => mem[14][13].CLK
clk => mem[14][14].CLK
clk => mem[14][15].CLK
clk => mem[14][16].CLK
clk => mem[14][17].CLK
clk => mem[14][18].CLK
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[15][8].CLK
clk => mem[15][9].CLK
clk => mem[15][10].CLK
clk => mem[15][11].CLK
clk => mem[15][12].CLK
clk => mem[15][13].CLK
clk => mem[15][14].CLK
clk => mem[15][15].CLK
clk => mem[15][16].CLK
clk => mem[15][17].CLK
clk => mem[15][18].CLK
clk => mem[16][0].CLK
clk => mem[16][1].CLK
clk => mem[16][2].CLK
clk => mem[16][3].CLK
clk => mem[16][4].CLK
clk => mem[16][5].CLK
clk => mem[16][6].CLK
clk => mem[16][7].CLK
clk => mem[16][8].CLK
clk => mem[16][9].CLK
clk => mem[16][10].CLK
clk => mem[16][11].CLK
clk => mem[16][12].CLK
clk => mem[16][13].CLK
clk => mem[16][14].CLK
clk => mem[16][15].CLK
clk => mem[16][16].CLK
clk => mem[16][17].CLK
clk => mem[16][18].CLK
clk => mem[17][0].CLK
clk => mem[17][1].CLK
clk => mem[17][2].CLK
clk => mem[17][3].CLK
clk => mem[17][4].CLK
clk => mem[17][5].CLK
clk => mem[17][6].CLK
clk => mem[17][7].CLK
clk => mem[17][8].CLK
clk => mem[17][9].CLK
clk => mem[17][10].CLK
clk => mem[17][11].CLK
clk => mem[17][12].CLK
clk => mem[17][13].CLK
clk => mem[17][14].CLK
clk => mem[17][15].CLK
clk => mem[17][16].CLK
clk => mem[17][17].CLK
clk => mem[17][18].CLK
clk => mem[18][0].CLK
clk => mem[18][1].CLK
clk => mem[18][2].CLK
clk => mem[18][3].CLK
clk => mem[18][4].CLK
clk => mem[18][5].CLK
clk => mem[18][6].CLK
clk => mem[18][7].CLK
clk => mem[18][8].CLK
clk => mem[18][9].CLK
clk => mem[18][10].CLK
clk => mem[18][11].CLK
clk => mem[18][12].CLK
clk => mem[18][13].CLK
clk => mem[18][14].CLK
clk => mem[18][15].CLK
clk => mem[18][16].CLK
clk => mem[18][17].CLK
clk => mem[18][18].CLK
clk => mem[19][0].CLK
clk => mem[19][1].CLK
clk => mem[19][2].CLK
clk => mem[19][3].CLK
clk => mem[19][4].CLK
clk => mem[19][5].CLK
clk => mem[19][6].CLK
clk => mem[19][7].CLK
clk => mem[19][8].CLK
clk => mem[19][9].CLK
clk => mem[19][10].CLK
clk => mem[19][11].CLK
clk => mem[19][12].CLK
clk => mem[19][13].CLK
clk => mem[19][14].CLK
clk => mem[19][15].CLK
clk => mem[19][16].CLK
clk => mem[19][17].CLK
clk => mem[19][18].CLK
clk => mem[20][0].CLK
clk => mem[20][1].CLK
clk => mem[20][2].CLK
clk => mem[20][3].CLK
clk => mem[20][4].CLK
clk => mem[20][5].CLK
clk => mem[20][6].CLK
clk => mem[20][7].CLK
clk => mem[20][8].CLK
clk => mem[20][9].CLK
clk => mem[20][10].CLK
clk => mem[20][11].CLK
clk => mem[20][12].CLK
clk => mem[20][13].CLK
clk => mem[20][14].CLK
clk => mem[20][15].CLK
clk => mem[20][16].CLK
clk => mem[20][17].CLK
clk => mem[20][18].CLK
clk => mem[21][0].CLK
clk => mem[21][1].CLK
clk => mem[21][2].CLK
clk => mem[21][3].CLK
clk => mem[21][4].CLK
clk => mem[21][5].CLK
clk => mem[21][6].CLK
clk => mem[21][7].CLK
clk => mem[21][8].CLK
clk => mem[21][9].CLK
clk => mem[21][10].CLK
clk => mem[21][11].CLK
clk => mem[21][12].CLK
clk => mem[21][13].CLK
clk => mem[21][14].CLK
clk => mem[21][15].CLK
clk => mem[21][16].CLK
clk => mem[21][17].CLK
clk => mem[21][18].CLK
clk => mem[22][0].CLK
clk => mem[22][1].CLK
clk => mem[22][2].CLK
clk => mem[22][3].CLK
clk => mem[22][4].CLK
clk => mem[22][5].CLK
clk => mem[22][6].CLK
clk => mem[22][7].CLK
clk => mem[22][8].CLK
clk => mem[22][9].CLK
clk => mem[22][10].CLK
clk => mem[22][11].CLK
clk => mem[22][12].CLK
clk => mem[22][13].CLK
clk => mem[22][14].CLK
clk => mem[22][15].CLK
clk => mem[22][16].CLK
clk => mem[22][17].CLK
clk => mem[22][18].CLK
clk => mem[23][0].CLK
clk => mem[23][1].CLK
clk => mem[23][2].CLK
clk => mem[23][3].CLK
clk => mem[23][4].CLK
clk => mem[23][5].CLK
clk => mem[23][6].CLK
clk => mem[23][7].CLK
clk => mem[23][8].CLK
clk => mem[23][9].CLK
clk => mem[23][10].CLK
clk => mem[23][11].CLK
clk => mem[23][12].CLK
clk => mem[23][13].CLK
clk => mem[23][14].CLK
clk => mem[23][15].CLK
clk => mem[23][16].CLK
clk => mem[23][17].CLK
clk => mem[23][18].CLK
clk => mem[24][0].CLK
clk => mem[24][1].CLK
clk => mem[24][2].CLK
clk => mem[24][3].CLK
clk => mem[24][4].CLK
clk => mem[24][5].CLK
clk => mem[24][6].CLK
clk => mem[24][7].CLK
clk => mem[24][8].CLK
clk => mem[24][9].CLK
clk => mem[24][10].CLK
clk => mem[24][11].CLK
clk => mem[24][12].CLK
clk => mem[24][13].CLK
clk => mem[24][14].CLK
clk => mem[24][15].CLK
clk => mem[24][16].CLK
clk => mem[24][17].CLK
clk => mem[24][18].CLK
clk => mem[25][0].CLK
clk => mem[25][1].CLK
clk => mem[25][2].CLK
clk => mem[25][3].CLK
clk => mem[25][4].CLK
clk => mem[25][5].CLK
clk => mem[25][6].CLK
clk => mem[25][7].CLK
clk => mem[25][8].CLK
clk => mem[25][9].CLK
clk => mem[25][10].CLK
clk => mem[25][11].CLK
clk => mem[25][12].CLK
clk => mem[25][13].CLK
clk => mem[25][14].CLK
clk => mem[25][15].CLK
clk => mem[25][16].CLK
clk => mem[25][17].CLK
clk => mem[25][18].CLK
clk => mem[26][0].CLK
clk => mem[26][1].CLK
clk => mem[26][2].CLK
clk => mem[26][3].CLK
clk => mem[26][4].CLK
clk => mem[26][5].CLK
clk => mem[26][6].CLK
clk => mem[26][7].CLK
clk => mem[26][8].CLK
clk => mem[26][9].CLK
clk => mem[26][10].CLK
clk => mem[26][11].CLK
clk => mem[26][12].CLK
clk => mem[26][13].CLK
clk => mem[26][14].CLK
clk => mem[26][15].CLK
clk => mem[26][16].CLK
clk => mem[26][17].CLK
clk => mem[26][18].CLK
clk => mem[27][0].CLK
clk => mem[27][1].CLK
clk => mem[27][2].CLK
clk => mem[27][3].CLK
clk => mem[27][4].CLK
clk => mem[27][5].CLK
clk => mem[27][6].CLK
clk => mem[27][7].CLK
clk => mem[27][8].CLK
clk => mem[27][9].CLK
clk => mem[27][10].CLK
clk => mem[27][11].CLK
clk => mem[27][12].CLK
clk => mem[27][13].CLK
clk => mem[27][14].CLK
clk => mem[27][15].CLK
clk => mem[27][16].CLK
clk => mem[27][17].CLK
clk => mem[27][18].CLK
clk => mem[28][0].CLK
clk => mem[28][1].CLK
clk => mem[28][2].CLK
clk => mem[28][3].CLK
clk => mem[28][4].CLK
clk => mem[28][5].CLK
clk => mem[28][6].CLK
clk => mem[28][7].CLK
clk => mem[28][8].CLK
clk => mem[28][9].CLK
clk => mem[28][10].CLK
clk => mem[28][11].CLK
clk => mem[28][12].CLK
clk => mem[28][13].CLK
clk => mem[28][14].CLK
clk => mem[28][15].CLK
clk => mem[28][16].CLK
clk => mem[28][17].CLK
clk => mem[28][18].CLK
clk => mem[29][0].CLK
clk => mem[29][1].CLK
clk => mem[29][2].CLK
clk => mem[29][3].CLK
clk => mem[29][4].CLK
clk => mem[29][5].CLK
clk => mem[29][6].CLK
clk => mem[29][7].CLK
clk => mem[29][8].CLK
clk => mem[29][9].CLK
clk => mem[29][10].CLK
clk => mem[29][11].CLK
clk => mem[29][12].CLK
clk => mem[29][13].CLK
clk => mem[29][14].CLK
clk => mem[29][15].CLK
clk => mem[29][16].CLK
clk => mem[29][17].CLK
clk => mem[29][18].CLK
clk => mem[30][0].CLK
clk => mem[30][1].CLK
clk => mem[30][2].CLK
clk => mem[30][3].CLK
clk => mem[30][4].CLK
clk => mem[30][5].CLK
clk => mem[30][6].CLK
clk => mem[30][7].CLK
clk => mem[30][8].CLK
clk => mem[30][9].CLK
clk => mem[30][10].CLK
clk => mem[30][11].CLK
clk => mem[30][12].CLK
clk => mem[30][13].CLK
clk => mem[30][14].CLK
clk => mem[30][15].CLK
clk => mem[30][16].CLK
clk => mem[30][17].CLK
clk => mem[30][18].CLK
clk => mem[31][0].CLK
clk => mem[31][1].CLK
clk => mem[31][2].CLK
clk => mem[31][3].CLK
clk => mem[31][4].CLK
clk => mem[31][5].CLK
clk => mem[31][6].CLK
clk => mem[31][7].CLK
clk => mem[31][8].CLK
clk => mem[31][9].CLK
clk => mem[31][10].CLK
clk => mem[31][11].CLK
clk => mem[31][12].CLK
clk => mem[31][13].CLK
clk => mem[31][14].CLK
clk => mem[31][15].CLK
clk => mem[31][16].CLK
clk => mem[31][17].CLK
clk => mem[31][18].CLK
clk => state~1.DATAIN
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => mem.OUTPUTSELECT
reset_n => always3.IN0
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
clk_sync => sprite3[0]~reg0.CLK
clk_sync => sprite3[1]~reg0.CLK
clk_sync => sprite3[2]~reg0.CLK
clk_sync => sprite3[3]~reg0.CLK
clk_sync => sprite3[4]~reg0.CLK
clk_sync => sprite3[5]~reg0.CLK
clk_sync => sprite3[6]~reg0.CLK
clk_sync => sprite3[7]~reg0.CLK
clk_sync => sprite3[8]~reg0.CLK
clk_sync => sprite3[9]~reg0.CLK
clk_sync => sprite3[10]~reg0.CLK
clk_sync => sprite3[11]~reg0.CLK
clk_sync => sprite3[12]~reg0.CLK
clk_sync => sprite3[13]~reg0.CLK
clk_sync => sprite3[14]~reg0.CLK
clk_sync => sprite2[0]~reg0.CLK
clk_sync => sprite2[1]~reg0.CLK
clk_sync => sprite2[2]~reg0.CLK
clk_sync => sprite2[3]~reg0.CLK
clk_sync => sprite2[4]~reg0.CLK
clk_sync => sprite2[5]~reg0.CLK
clk_sync => sprite2[6]~reg0.CLK
clk_sync => sprite2[7]~reg0.CLK
clk_sync => sprite2[8]~reg0.CLK
clk_sync => sprite2[9]~reg0.CLK
clk_sync => sprite2[10]~reg0.CLK
clk_sync => sprite2[11]~reg0.CLK
clk_sync => sprite2[12]~reg0.CLK
clk_sync => sprite2[13]~reg0.CLK
clk_sync => sprite2[14]~reg0.CLK
clk_sync => sprite1[0]~reg0.CLK
clk_sync => sprite1[1]~reg0.CLK
clk_sync => sprite1[2]~reg0.CLK
clk_sync => sprite1[3]~reg0.CLK
clk_sync => sprite1[4]~reg0.CLK
clk_sync => sprite1[5]~reg0.CLK
clk_sync => sprite1[6]~reg0.CLK
clk_sync => sprite1[7]~reg0.CLK
clk_sync => sprite1[8]~reg0.CLK
clk_sync => sprite1[9]~reg0.CLK
clk_sync => sprite1[10]~reg0.CLK
clk_sync => sprite1[11]~reg0.CLK
clk_sync => sprite1[12]~reg0.CLK
clk_sync => sprite1[13]~reg0.CLK
clk_sync => sprite1[14]~reg0.CLK
clk_sync => sprite0[0]~reg0.CLK
clk_sync => sprite0[1]~reg0.CLK
clk_sync => sprite0[2]~reg0.CLK
clk_sync => sprite0[3]~reg0.CLK
clk_sync => sprite0[4]~reg0.CLK
clk_sync => sprite0[5]~reg0.CLK
clk_sync => sprite0[6]~reg0.CLK
clk_sync => sprite0[7]~reg0.CLK
clk_sync => sprite0[8]~reg0.CLK
clk_sync => sprite0[9]~reg0.CLK
clk_sync => sprite0[10]~reg0.CLK
clk_sync => sprite0[11]~reg0.CLK
clk_sync => sprite0[12]~reg0.CLK
clk_sync => sprite0[13]~reg0.CLK
clk_sync => sprite0[14]~reg0.CLK
clk_sync => next_state.DATAB
clk_sync => next_state.DATAB
clk_sync => Selector0.IN3
clk_sync => Selector6.IN6
clk_sync => next_state.DATAB
clk_sync => next_state.DATAB
clk_sync => Selector5.IN1
clk_sync => Selector5.IN2
start_flag => Selector1.IN3
start_flag => Selector0.IN1
wrAddress[0] => Decoder0.IN4
wrAddress[1] => Decoder0.IN3
wrAddress[2] => Decoder0.IN2
wrAddress[3] => Decoder0.IN1
wrAddress[4] => Decoder0.IN0
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
wenable => mem.OUTPUTSELECT
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[0] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[1] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[2] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[3] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[4] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[5] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[6] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[7] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[8] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[9] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[10] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[11] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[12] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[13] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[14] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[15] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[16] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[17] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
data_in[18] => mem.DATAB
row_vga[0] => LessThan1.IN9
row_vga[0] => LessThan2.IN16
row_vga[0] => Add6.IN18
row_vga[1] => LessThan1.IN8
row_vga[1] => LessThan2.IN15
row_vga[1] => Add6.IN17
row_vga[2] => LessThan1.IN7
row_vga[2] => LessThan2.IN14
row_vga[2] => Add6.IN16
row_vga[3] => LessThan1.IN6
row_vga[3] => LessThan2.IN13
row_vga[3] => Add6.IN15
row_vga[4] => LessThan1.IN5
row_vga[4] => LessThan2.IN12
row_vga[4] => Add6.IN14
row_vga[5] => LessThan1.IN4
row_vga[5] => LessThan2.IN11
row_vga[5] => Add6.IN13
row_vga[6] => LessThan1.IN3
row_vga[6] => LessThan2.IN10
row_vga[6] => Add6.IN12
row_vga[7] => LessThan1.IN2
row_vga[7] => LessThan2.IN9
row_vga[7] => Add6.IN11
row_vga[8] => LessThan1.IN1
row_vga[8] => LessThan2.IN8
row_vga[8] => Add6.IN10
column_vga[0] => LessThan3.IN12
column_vga[0] => LessThan4.IN18
column_vga[0] => LessThan5.IN10
column_vga[0] => Add5.IN20
column_vga[0] => Add4.IN10
column_vga[1] => LessThan3.IN11
column_vga[1] => LessThan4.IN17
column_vga[1] => LessThan5.IN9
column_vga[1] => Add5.IN19
column_vga[1] => Add4.IN9
column_vga[2] => LessThan3.IN10
column_vga[2] => LessThan4.IN16
column_vga[2] => LessThan5.IN8
column_vga[2] => Add5.IN18
column_vga[2] => Add4.IN8
column_vga[3] => LessThan3.IN9
column_vga[3] => LessThan4.IN15
column_vga[3] => LessThan5.IN7
column_vga[3] => Add5.IN17
column_vga[3] => Add4.IN7
column_vga[4] => Add2.IN12
column_vga[4] => LessThan4.IN14
column_vga[4] => LessThan5.IN6
column_vga[4] => Add5.IN16
column_vga[4] => Add4.IN6
column_vga[5] => Add2.IN11
column_vga[5] => LessThan4.IN13
column_vga[5] => LessThan5.IN5
column_vga[5] => Add5.IN15
column_vga[5] => Add4.IN5
column_vga[6] => Add2.IN10
column_vga[6] => LessThan4.IN12
column_vga[6] => LessThan5.IN4
column_vga[6] => Add5.IN14
column_vga[6] => Add4.IN4
column_vga[7] => Add2.IN9
column_vga[7] => LessThan4.IN11
column_vga[7] => LessThan5.IN3
column_vga[7] => Add5.IN13
column_vga[7] => Add4.IN3
column_vga[8] => Add2.IN8
column_vga[8] => LessThan4.IN10
column_vga[8] => LessThan5.IN2
column_vga[8] => Add5.IN12
column_vga[8] => Add4.IN2
column_vga[9] => Add2.IN7
column_vga[9] => LessThan4.IN9
column_vga[9] => LessThan5.IN1
column_vga[9] => Add5.IN11
column_vga[9] => Add4.IN1
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[0] <= sprite0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[1] <= sprite0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[2] <= sprite0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[3] <= sprite0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[4] <= sprite0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[5] <= sprite0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[6] <= sprite0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[7] <= sprite0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[8] <= sprite0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[9] <= sprite0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[10] <= sprite0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[11] <= sprite0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[12] <= sprite0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[13] <= sprite0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0[14] <= sprite0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[0] <= sprite1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[1] <= sprite1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[2] <= sprite1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[3] <= sprite1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[4] <= sprite1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[5] <= sprite1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[6] <= sprite1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[7] <= sprite1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[8] <= sprite1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[9] <= sprite1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[10] <= sprite1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[11] <= sprite1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[12] <= sprite1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[13] <= sprite1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite1[14] <= sprite1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[0] <= sprite2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[1] <= sprite2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[2] <= sprite2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[3] <= sprite2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[4] <= sprite2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[5] <= sprite2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[6] <= sprite2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[7] <= sprite2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[8] <= sprite2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[9] <= sprite2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[10] <= sprite2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[11] <= sprite2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[12] <= sprite2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[13] <= sprite2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite2[14] <= sprite2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[0] <= sprite3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[1] <= sprite3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[2] <= sprite3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[3] <= sprite3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[4] <= sprite3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[5] <= sprite3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[6] <= sprite3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[7] <= sprite3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[8] <= sprite3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[9] <= sprite3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[10] <= sprite3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[11] <= sprite3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[12] <= sprite3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[13] <= sprite3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite3[14] <= sprite3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LAB4|t7:inst15
FIFO_Red[0] => VGA_R.DATAB
FIFO_Red[1] => VGA_R.DATAB
FIFO_Red[2] => VGA_R.DATAB
FIFO_Red[3] => VGA_R.DATAB
FIFO_Red[4] => VGA_R.DATAB
FIFO_Red[5] => VGA_R.DATAB
FIFO_Red[6] => VGA_R.DATAB
FIFO_Red[7] => VGA_R.DATAB
FIFO_Green[0] => VGA_G.DATAB
FIFO_Green[1] => VGA_G.DATAB
FIFO_Green[2] => VGA_G.DATAB
FIFO_Green[3] => VGA_G.DATAB
FIFO_Green[4] => VGA_G.DATAB
FIFO_Green[5] => VGA_G.DATAB
FIFO_Green[6] => VGA_G.DATAB
FIFO_Green[7] => VGA_G.DATAB
FIFO_Blue[0] => VGA_B.DATAB
FIFO_Blue[1] => VGA_B.DATAB
FIFO_Blue[2] => VGA_B.DATAB
FIFO_Blue[3] => VGA_B.DATAB
FIFO_Blue[4] => VGA_B.DATAB
FIFO_Blue[5] => VGA_B.DATAB
FIFO_Blue[6] => VGA_B.DATAB
FIFO_Blue[7] => VGA_B.DATAB
Sprites_Red[0] => VGA_R.DATAA
Sprites_Red[0] => Equal0.IN31
Sprites_Red[1] => VGA_R.DATAA
Sprites_Red[1] => Equal0.IN30
Sprites_Red[2] => VGA_R.DATAA
Sprites_Red[2] => Equal0.IN29
Sprites_Red[3] => VGA_R.DATAA
Sprites_Red[3] => Equal0.IN28
Sprites_Red[4] => VGA_R.DATAA
Sprites_Red[4] => Equal0.IN27
Sprites_Red[5] => VGA_R.DATAA
Sprites_Red[5] => Equal0.IN26
Sprites_Red[6] => VGA_R.DATAA
Sprites_Red[6] => Equal0.IN25
Sprites_Red[7] => VGA_R.DATAA
Sprites_Red[7] => Equal0.IN24
Sprites_Green[0] => VGA_G.DATAA
Sprites_Green[0] => Equal1.IN31
Sprites_Green[1] => VGA_G.DATAA
Sprites_Green[1] => Equal1.IN30
Sprites_Green[2] => VGA_G.DATAA
Sprites_Green[2] => Equal1.IN29
Sprites_Green[3] => VGA_G.DATAA
Sprites_Green[3] => Equal1.IN28
Sprites_Green[4] => VGA_G.DATAA
Sprites_Green[4] => Equal1.IN27
Sprites_Green[5] => VGA_G.DATAA
Sprites_Green[5] => Equal1.IN26
Sprites_Green[6] => VGA_G.DATAA
Sprites_Green[6] => Equal1.IN25
Sprites_Green[7] => VGA_G.DATAA
Sprites_Green[7] => Equal1.IN24
Sprites_Blue[0] => VGA_B.DATAA
Sprites_Blue[0] => Equal2.IN31
Sprites_Blue[1] => VGA_B.DATAA
Sprites_Blue[1] => Equal2.IN30
Sprites_Blue[2] => VGA_B.DATAA
Sprites_Blue[2] => Equal2.IN29
Sprites_Blue[3] => VGA_B.DATAA
Sprites_Blue[3] => Equal2.IN28
Sprites_Blue[4] => VGA_B.DATAA
Sprites_Blue[4] => Equal2.IN27
Sprites_Blue[5] => VGA_B.DATAA
Sprites_Blue[5] => Equal2.IN26
Sprites_Blue[6] => VGA_B.DATAA
Sprites_Blue[6] => Equal2.IN25
Sprites_Blue[7] => VGA_B.DATAA
Sprites_Blue[7] => Equal2.IN24
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
showingFIFO <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE


