Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 11:27:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_26_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 ModCount641_instance/count_reg[1]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No10_instance/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.366ns (9.713%)  route 3.402ns (90.287%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.779 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.155ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12733, routed)       1.193     2.144    ModCount641_instance/clk_IBUF_BUFG
    SLICE_X123Y474       FDCE                                         r  ModCount641_instance/count_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y474       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.225 f  ModCount641_instance/count_reg[1]_rep__7/Q
                         net (fo=123, routed)         1.173     3.398    MUX_Sum10_1_impl_0_instance/count_reg[1]_rep__7
    SLICE_X108Y439       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     3.497 r  MUX_Sum10_1_impl_0_instance/Y[33]_i_23/O
                         net (fo=34, routed)          1.281     4.778    MUX_Sum10_1_impl_0_instance/Y[33]_i_23_n_0
    SLICE_X135Y465       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.814 r  MUX_Sum10_1_impl_0_instance/Y[28]_i_6/O
                         net (fo=1, routed)           0.897     5.711    MUX_Sum10_1_impl_0_instance/Y[28]_i_6_n_0
    SLICE_X110Y466       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.861 r  MUX_Sum10_1_impl_0_instance/Y[28]_i_1/O
                         net (fo=1, routed)           0.051     5.912    Delay1No10_instance/D[28]
    SLICE_X110Y466       FDCE                                         r  Delay1No10_instance/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12733, routed)       1.119     5.779    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X110Y466       FDCE                                         r  Delay1No10_instance/Y_reg[28]/C
                         clock pessimism              0.361     6.140    
                         clock uncertainty           -0.035     6.105    
    SLICE_X110Y466       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.130    Delay1No10_instance/Y_reg[28]
  -------------------------------------------------------------------
                         required time                          6.130    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  0.218    




