Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 18:42:38 2021
| Host         : DESKTOP-NFORTEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_top_timing_summary_routed.rpt -pb cronometro_top_timing_summary_routed.pb -rpx cronometro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.360        0.000                      0                  587        0.234        0.000                      0                  587        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.220        0.000                      0                  508        0.234        0.000                      0                  508        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.360        0.000                      0                   79        0.790        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/divisorfrec_unit/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.054ns (43.109%)  route 2.711ns (56.891%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.618    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.742 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.689     7.432    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X38Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.556 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.058     8.614    crono_inst/divisorfrec_unit/top_divisor
    SLICE_X39Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  crono_inst/divisorfrec_unit/q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.738    crono_inst/divisorfrec_unit/q[0]_i_5_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.288 r  crono_inst/divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    crono_inst/divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  crono_inst/divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    crono_inst/divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  crono_inst/divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    crono_inst/divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  crono_inst/divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.639    crono_inst/divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.973 r  crono_inst/divisorfrec_unit/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.973    crono_inst/divisorfrec_unit/q_reg[16]_i_1_n_6
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.485    14.907    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[17]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.062    15.193    crono_inst/divisorfrec_unit/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 xadc_inst/dut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/dut/MEASURED_VCCBRAM_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.688ns (37.613%)  route 2.800ns (62.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.606     5.208    xadc_inst/dut/dclk_bufg
    XADC_X0Y0            XADC                                         r  xadc_inst/dut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.412 r  xadc_inst/dut/U0/DRDY
                         net (fo=14, routed)          0.819     7.231    xadc_inst/dut/drdy
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.153     7.384 f  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2/O
                         net (fo=1, routed)           0.692     8.077    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.331     8.408 r  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1/O
                         net (fo=16, routed)          1.288     9.696    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.489    14.911    xadc_inst/dut/dclk_bufg
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[11]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.930    xadc_inst/dut/MEASURED_VCCBRAM_reg[11]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 xadc_inst/dut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/dut/MEASURED_VCCBRAM_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.688ns (37.613%)  route 2.800ns (62.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.606     5.208    xadc_inst/dut/dclk_bufg
    XADC_X0Y0            XADC                                         r  xadc_inst/dut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.412 r  xadc_inst/dut/U0/DRDY
                         net (fo=14, routed)          0.819     7.231    xadc_inst/dut/drdy
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.153     7.384 f  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2/O
                         net (fo=1, routed)           0.692     8.077    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.331     8.408 r  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1/O
                         net (fo=16, routed)          1.288     9.696    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.489    14.911    xadc_inst/dut/dclk_bufg
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[12]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.930    xadc_inst/dut/MEASURED_VCCBRAM_reg[12]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 xadc_inst/dut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/dut/MEASURED_VCCBRAM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.688ns (37.613%)  route 2.800ns (62.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.606     5.208    xadc_inst/dut/dclk_bufg
    XADC_X0Y0            XADC                                         r  xadc_inst/dut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.412 r  xadc_inst/dut/U0/DRDY
                         net (fo=14, routed)          0.819     7.231    xadc_inst/dut/drdy
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.153     7.384 f  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2/O
                         net (fo=1, routed)           0.692     8.077    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.331     8.408 r  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1/O
                         net (fo=16, routed)          1.288     9.696    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.489    14.911    xadc_inst/dut/dclk_bufg
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[2]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.930    xadc_inst/dut/MEASURED_VCCBRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 xadc_inst/dut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/dut/MEASURED_VCCBRAM_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.688ns (37.613%)  route 2.800ns (62.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.606     5.208    xadc_inst/dut/dclk_bufg
    XADC_X0Y0            XADC                                         r  xadc_inst/dut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.412 r  xadc_inst/dut/U0/DRDY
                         net (fo=14, routed)          0.819     7.231    xadc_inst/dut/drdy
    SLICE_X30Y126        LUT2 (Prop_lut2_I1_O)        0.153     7.384 f  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2/O
                         net (fo=1, routed)           0.692     8.077    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_2_n_0
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.331     8.408 r  xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1/O
                         net (fo=16, routed)          1.288     9.696    xadc_inst/dut/MEASURED_VCCBRAM[15]_i_1_n_0
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         1.489    14.911    xadc_inst/dut/dclk_bufg
    SLICE_X33Y123        FDRE                                         r  xadc_inst/dut/MEASURED_VCCBRAM_reg[9]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X33Y123        FDRE (Setup_fdre_C_CE)      -0.205    14.930    xadc_inst/dut/MEASURED_VCCBRAM_reg[9]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/divisorfrec_unit/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.033ns (42.858%)  route 2.711ns (57.142%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.618    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.742 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.689     7.432    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X38Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.556 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.058     8.614    crono_inst/divisorfrec_unit/top_divisor
    SLICE_X39Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  crono_inst/divisorfrec_unit/q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.738    crono_inst/divisorfrec_unit/q[0]_i_5_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.288 r  crono_inst/divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    crono_inst/divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  crono_inst/divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    crono_inst/divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  crono_inst/divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    crono_inst/divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  crono_inst/divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.639    crono_inst/divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.952 r  crono_inst/divisorfrec_unit/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.952    crono_inst/divisorfrec_unit/q_reg[16]_i_1_n_4
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.485    14.907    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[19]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.062    15.193    crono_inst/divisorfrec_unit/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.049ns (24.672%)  route 3.203ns (75.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 r  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 r  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 f  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.642     8.596    crono_inst/divisorfrec_unit/ce_alarm1__15
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.152     8.748 r  crono_inst/divisorfrec_unit/q[3]_i_1__4/O
                         net (fo=8, routed)           0.716     9.464    crono_inst/display_count/E[0]
    SLICE_X36Y118        FDCE                                         r  crono_inst/display_count/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/display_count/CLK
    SLICE_X36Y118        FDCE                                         r  crono_inst/display_count/q_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X36Y118        FDCE (Setup_fdce_C_CE)      -0.413    14.726    crono_inst/display_count/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.049ns (24.962%)  route 3.153ns (75.038%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 r  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 r  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 f  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.642     8.596    crono_inst/divisorfrec_unit/ce_alarm1__15
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.152     8.748 r  crono_inst/divisorfrec_unit/q[3]_i_1__4/O
                         net (fo=8, routed)           0.667     9.415    crono_inst/display_count/E[0]
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.495    14.917    crono_inst/display_count/CLK
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X36Y117        FDCE (Setup_fdce_C_CE)      -0.413    14.728    crono_inst/display_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.049ns (24.962%)  route 3.153ns (75.038%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 r  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 r  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 f  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.642     8.596    crono_inst/divisorfrec_unit/ce_alarm1__15
    SLICE_X35Y120        LUT3 (Prop_lut3_I2_O)        0.152     8.748 r  crono_inst/divisorfrec_unit/q[3]_i_1__4/O
                         net (fo=8, routed)           0.667     9.415    crono_inst/display_count/E[0]
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.495    14.917    crono_inst/display_count/CLK
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[3]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X36Y117        FDCE (Setup_fdce_C_CE)      -0.413    14.728    crono_inst/display_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/divisorfrec_unit/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.959ns (41.952%)  route 2.711ns (58.048%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.618    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X38Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.742 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.689     7.432    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X38Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.556 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.058     8.614    crono_inst/divisorfrec_unit/top_divisor
    SLICE_X39Y121        LUT2 (Prop_lut2_I1_O)        0.124     8.738 r  crono_inst/divisorfrec_unit/q[0]_i_5/O
                         net (fo=1, routed)           0.000     8.738    crono_inst/divisorfrec_unit/q[0]_i_5_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.288 r  crono_inst/divisorfrec_unit/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.288    crono_inst/divisorfrec_unit/q_reg[0]_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  crono_inst/divisorfrec_unit/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.402    crono_inst/divisorfrec_unit/q_reg[4]_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  crono_inst/divisorfrec_unit/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    crono_inst/divisorfrec_unit/q_reg[8]_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.630 r  crono_inst/divisorfrec_unit/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.639    crono_inst/divisorfrec_unit/q_reg[12]_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.878 r  crono_inst/divisorfrec_unit/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.878    crono_inst/divisorfrec_unit/q_reg[16]_i_1_n_5
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.485    14.907    crono_inst/divisorfrec_unit/CLK
    SLICE_X39Y125        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[18]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X39Y125        FDRE (Setup_fdre_C_D)        0.062    15.193    crono_inst/divisorfrec_unit/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.551     1.470    alarm_inst/CLK
    SLICE_X35Y125        FDCE                                         r  alarm_inst/leds_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDCE (Prop_fdce_C_Q)         0.141     1.611 f  alarm_inst/leds_signal_reg[4]/Q
                         net (fo=2, routed)           0.156     1.768    alarm_inst/leds_signal[4]
    SLICE_X35Y125        LUT1 (Prop_lut1_I0_O)        0.042     1.810 r  alarm_inst/leds_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    alarm_inst/leds_signal[4]_i_1_n_0
    SLICE_X35Y125        FDCE                                         r  alarm_inst/leds_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.819     1.984    alarm_inst/CLK
    SLICE_X35Y125        FDCE                                         r  alarm_inst/leds_signal_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X35Y125        FDCE (Hold_fdce_C_D)         0.105     1.575    alarm_inst/leds_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dhoras_unit/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.526%)  route 0.148ns (41.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/dhoras_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  crono_inst/dhoras_unit/q_reg[1]/Q
                         net (fo=6, routed)           0.148     1.788    crono_inst/dhoras_unit/Q[1]
    SLICE_X34Y119        LUT3 (Prop_lut3_I1_O)        0.045     1.833 r  crono_inst/dhoras_unit/q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.833    crono_inst/dhoras_unit/q[2]_i_1__4_n_0
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/dhoras_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X34Y119        FDCE (Hold_fdce_C_D)         0.121     1.596    crono_inst/dhoras_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.552     1.471    alarm_inst/CLK
    SLICE_X34Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y126        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  alarm_inst/leds_signal_reg[13]/Q
                         net (fo=2, routed)           0.163     1.799    alarm_inst/leds_signal[13]
    SLICE_X34Y126        LUT1 (Prop_lut1_I0_O)        0.043     1.842 r  alarm_inst/leds_signal[13]_i_1/O
                         net (fo=1, routed)           0.000     1.842    alarm_inst/leds_signal[13]_i_1_n_0
    SLICE_X34Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.820     1.985    alarm_inst/CLK
    SLICE_X34Y126        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y126        FDCE (Hold_fdce_C_D)         0.133     1.604    alarm_inst/leds_signal_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.472    alarm_inst/CLK
    SLICE_X32Y126        FDCE                                         r  alarm_inst/leds_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDCE (Prop_fdce_C_Q)         0.141     1.613 f  alarm_inst/leds_signal_reg[3]/Q
                         net (fo=2, routed)           0.161     1.774    alarm_inst/leds_signal[3]
    SLICE_X32Y126        LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  alarm_inst/leds_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.816    alarm_inst/leds_signal[3]_i_1_n_0
    SLICE_X32Y126        FDCE                                         r  alarm_inst/leds_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    alarm_inst/CLK
    SLICE_X32Y126        FDCE                                         r  alarm_inst/leds_signal_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X32Y126        FDCE (Hold_fdce_C_D)         0.104     1.576    alarm_inst/leds_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  alarm_inst/leds_signal_reg[9]/Q
                         net (fo=2, routed)           0.161     1.775    alarm_inst/leds_signal[9]
    SLICE_X28Y126        LUT1 (Prop_lut1_I0_O)        0.042     1.817 r  alarm_inst/leds_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     1.817    alarm_inst/leds_signal[9]_i_1_n_0
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    alarm_inst/CLK
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.104     1.577    alarm_inst/leds_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.128     1.602 r  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.116     1.718    crono_inst/segundos_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I3_O)        0.104     1.822 r  crono_inst/segundos_unit/q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    crono_inst/segundos_unit/q[3]_i_2_n_0
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X37Y120        FDCE (Hold_fdce_C_D)         0.107     1.581    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 crono_inst/dminutos_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dminutos_unit/CLK
    SLICE_X39Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  crono_inst/dminutos_unit/q_reg[1]/Q
                         net (fo=7, routed)           0.170     1.785    crono_inst/dminutos_unit/Q[1]
    SLICE_X39Y119        LUT4 (Prop_lut4_I2_O)        0.043     1.828 r  crono_inst/dminutos_unit/q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.828    crono_inst/dminutos_unit/q[3]_i_2__2_n_0
    SLICE_X39Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/dminutos_unit/CLK
    SLICE_X39Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X39Y119        FDCE (Hold_fdce_C_D)         0.107     1.580    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.128     1.602 r  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.116     1.718    crono_inst/segundos_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I3_O)        0.098     1.816 r  crono_inst/segundos_unit/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    crono_inst/segundos_unit/q[1]_i_1_n_0
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X37Y120        FDCE (Hold_fdce_C_D)         0.092     1.566    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 crono_inst/dhoras_unit/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dhoras_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/dhoras_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  crono_inst/dhoras_unit/q_reg[1]/Q
                         net (fo=6, routed)           0.174     1.813    crono_inst/dhoras_unit/Q[1]
    SLICE_X34Y119        LUT4 (Prop_lut4_I1_O)        0.043     1.856 r  crono_inst/dhoras_unit/q[3]_i_2__4/O
                         net (fo=1, routed)           0.000     1.856    crono_inst/dhoras_unit/q[3]_i_2__4_n_0
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/dhoras_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/dhoras_unit/q_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X34Y119        FDCE (Hold_fdce_C_D)         0.131     1.606    crono_inst/dhoras_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    alarm_inst/CLK
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  alarm_inst/leds_signal_reg[10]/Q
                         net (fo=2, routed)           0.173     1.787    alarm_inst/leds_signal[10]
    SLICE_X28Y126        LUT1 (Prop_lut1_I0_O)        0.042     1.829 r  alarm_inst/leds_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     1.829    alarm_inst/leds_signal[10]_i_1_n_0
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    alarm_inst/CLK
    SLICE_X28Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.105     1.578    alarm_inst/leds_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_inst/dut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xadc_inst/dut/U_BUFG/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y128   alarm_inst/cuenta_reg[15]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y128   alarm_inst/cuenta_reg[16]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y129   alarm_inst/cuenta_reg[17]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y129   alarm_inst/cuenta_reg[18]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y129   alarm_inst/cuenta_reg[19]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y126   alarm_inst/cuenta_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y129   alarm_inst/cuenta_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   crono_inst/divisorfrec_unit/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   crono_inst/divisorfrec_unit/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   crono_inst/divisorfrec_unit/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   crono_inst/divisorfrec_unit/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   crono_inst/divisorfrec_unit/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   crono_inst/divisorfrec_unit/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   crono_inst/divisorfrec_unit/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   crono_inst/divisorfrec_unit/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y126   alarm_inst/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y126   alarm_inst/cuenta_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y118   xadc_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y118   xadc_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y119   xadc_inst/count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y120   xadc_inst/count_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y118   xadc_inst/count_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.021ns (19.977%)  route 4.090ns (80.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 f  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 f  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 r  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.550     8.504    crono_inst/dseg_unit/ce_alarm1__15
    SLICE_X35Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.628 f  crono_inst/dseg_unit/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.695    10.323    alarm_inst/leds_signal_reg[14]_0
    SLICE_X28Y95         FDCE                                         f  alarm_inst/led1_rgb_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.521    14.944    alarm_inst/CLK
    SLICE_X28Y95         FDCE                                         r  alarm_inst/led1_rgb_reg[1]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    alarm_inst/led1_rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.021ns (19.977%)  route 4.090ns (80.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 f  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 f  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 r  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.550     8.504    crono_inst/dseg_unit/ce_alarm1__15
    SLICE_X35Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.628 f  crono_inst/dseg_unit/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.695    10.323    alarm_inst/leds_signal_reg[14]_0
    SLICE_X28Y95         FDCE                                         f  alarm_inst/led1_rgb_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.521    14.944    alarm_inst/CLK
    SLICE_X28Y95         FDCE                                         r  alarm_inst/led1_rgb_reg[1]_lopt_replica/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.683    alarm_inst/led1_rgb_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 crono_inst/dseg_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/led1_rgb_reg[0]_lopt_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.021ns (19.977%)  route 4.090ns (80.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.478     5.690 f  crono_inst/dseg_unit/q_reg[2]/Q
                         net (fo=7, routed)           1.033     6.724    crono_inst/dseg_unit/Q[2]
    SLICE_X37Y120        LUT4 (Prop_lut4_I0_O)        0.295     7.019 f  crono_inst/dseg_unit/led1_rgb[1]_i_3/O
                         net (fo=1, routed)           0.811     7.830    crono_inst/dseg_unit/led1_rgb[1]_i_3_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.954 r  crono_inst/dseg_unit/led1_rgb[1]_i_2/O
                         net (fo=4, routed)           0.550     8.504    crono_inst/dseg_unit/ce_alarm1__15
    SLICE_X35Y119        LUT3 (Prop_lut3_I0_O)        0.124     8.628 f  crono_inst/dseg_unit/led1_rgb[1]_i_1/O
                         net (fo=20, routed)          1.695    10.323    alarm_inst/leds_signal_reg[14]_0
    SLICE_X28Y95         FDPE                                         f  alarm_inst/led1_rgb_reg[0]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.521    14.944    alarm_inst/CLK
    SLICE_X28Y95         FDPE                                         r  alarm_inst/led1_rgb_reg[0]_lopt_replica/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X28Y95         FDPE (Recov_fdpe_C_PRE)     -0.359    14.729    alarm_inst/led1_rgb_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.605ns (31.918%)  route 3.423ns (68.082%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.827    10.243    crono_inst/display_count/AR[0]
    SLICE_X36Y118        FDCE                                         f  crono_inst/display_count/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/display_count/CLK
    SLICE_X36Y118        FDCE                                         r  crono_inst/display_count/q_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X36Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    crono_inst/display_count/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.605ns (32.822%)  route 3.285ns (67.178%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.688    10.104    crono_inst/display_count/AR[0]
    SLICE_X36Y117        FDCE                                         f  crono_inst/display_count/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.495    14.917    crono_inst/display_count/CLK
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X36Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.736    crono_inst/display_count/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/display_count/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.605ns (32.822%)  route 3.285ns (67.178%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.688    10.104    crono_inst/display_count/AR[0]
    SLICE_X36Y117        FDCE                                         f  crono_inst/display_count/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.495    14.917    crono_inst/display_count/CLK
    SLICE_X36Y117        FDCE                                         r  crono_inst/display_count/q_reg[3]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X36Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.736    crono_inst/display_count/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.605ns (32.883%)  route 3.276ns (67.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.679    10.095    crono_inst/segundos_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  crono_inst/segundos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.605ns (32.883%)  route 3.276ns (67.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.679    10.095    crono_inst/segundos_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  crono_inst/segundos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.605ns (32.883%)  route 3.276ns (67.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.679    10.095    crono_inst/segundos_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  crono_inst/segundos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 crono_inst/minutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.605ns (32.883%)  route 3.276ns (67.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.612     5.214    crono_inst/minutos_unit/CLK
    SLICE_X38Y118        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118        FDCE (Prop_fdce_C_Q)         0.478     5.692 r  crono_inst/minutos_unit/q_reg[2]/Q
                         net (fo=6, routed)           0.841     6.534    crono_inst/minutos_unit/Q[2]
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.323     6.857 f  crono_inst/minutos_unit/q[3]_i_3__2/O
                         net (fo=3, routed)           1.024     7.881    crono_inst/dminutos_unit/top_minutos
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.354     8.235 f  crono_inst/dminutos_unit/q[3]_i_3__0/O
                         net (fo=2, routed)           0.449     8.684    crono_inst/horas_unit/q_reg[0]_1
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.326     9.010 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.282     9.292    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.416 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.679    10.095    crono_inst/segundos_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  crono_inst/segundos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/segundos_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/dseg_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/dseg_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X38Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.419    crono_inst/dseg_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/dseg_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/dseg_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X38Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.419    crono_inst/dseg_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/dseg_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/dseg_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X38Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.419    crono_inst/dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/dseg_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/dseg_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/dseg_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/dseg_unit/q_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X38Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.419    crono_inst/dseg_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.254ns (34.482%)  route 0.483ns (65.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/horas_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.406    crono_inst/horas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.254ns (34.482%)  route 0.483ns (65.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/horas_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.406    crono_inst/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.254ns (34.482%)  route 0.483ns (65.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/horas_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[2]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.406    crono_inst/horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.254ns (34.482%)  route 0.483ns (65.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/horas_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.406    crono_inst/horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/decimas_unit/AR[0]
    SLICE_X39Y120        FDCE                                         f  crono_inst/decimas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/decimas_unit/CLK
    SLICE_X39Y120        FDCE                                         r  crono_inst/decimas_unit/q_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X39Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/decimas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.491%)  route 0.482ns (65.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/horas_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 f  crono_inst/horas_unit/q_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    crono_inst/horas_unit/Q[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.093     1.955    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.000 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.210     2.210    crono_inst/decimas_unit/AR[0]
    SLICE_X39Y120        FDCE                                         f  crono_inst/decimas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.823     1.988    crono_inst/decimas_unit/CLK
    SLICE_X39Y120        FDCE                                         r  crono_inst/decimas_unit/q_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X39Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.394    crono_inst/decimas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.815    





