Analysis & Synthesis report for Cursed
Tue Dec 12 23:30:36 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|delay_par:U1
 12. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|delay_par:U2
 13. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|gate:gate_1|delay_par:U1
 14. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|gate:gate_1|delay_par:U2
 15. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Comands:comands_1|delay_par:U1
 16. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Comands:comands_1|delay_par:U2
 17. Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|delay_par:U1
 18. Parameter Settings for User Entity Instance: Display:Display_1|delay_par:U1
 19. Parameter Settings for User Entity Instance: Display:Display_1|delay_par:U2
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 23:30:36 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Cursed                                      ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 234                                         ;
;     Total combinational functions  ; 177                                         ;
;     Dedicated logic registers      ; 93                                          ;
; Total registers                    ; 93                                          ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; main               ; Cursed             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-12        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+
; delay_par.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/delay_par.sv       ;         ;
; gate.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/gate.sv            ;         ;
; to_save.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/to_save.sv         ;         ;
; Cont_seq.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/Cont_seq.sv        ;         ;
; Comands.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/Comands.sv         ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/register.sv        ;         ;
; obrabotka.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/obrabotka.sv       ;         ;
; generator.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/generator.sv       ;         ;
; regist.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/regist.sv          ;         ;
; Display.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/Display.sv         ;         ;
; ascii_to_bcd.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/ascii_to_bcd.sv    ;         ;
; main.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/Cursed/main.sv            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 234                        ;
;                                             ;                            ;
; Total combinational functions               ; 177                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 90                         ;
;     -- 3 input functions                    ; 38                         ;
;     -- <=2 input functions                  ; 49                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 177                        ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers                             ; 93                         ;
;     -- Dedicated logic registers            ; 93                         ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 31                         ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; obrabotka:obrabotka_1|nclk ;
; Maximum fan-out                             ; 32                         ;
; Total fan-out                               ; 896                        ;
; Average fan-out                             ; 2.70                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name  ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+--------------+
; |main                            ; 177 (7)             ; 93 (0)                    ; 0           ; 0            ; 0       ; 0         ; 31   ; 0            ; |main                                                        ; main         ; work         ;
;    |Display:Display_1|           ; 25 (19)             ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1                                      ; Display      ; work         ;
;       |delay_par:U1|             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|delay_par:U1                         ; delay_par    ; work         ;
;       |delay_par:U2|             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|delay_par:U2                         ; delay_par    ; work         ;
;       |register:reg_1|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|register:reg_1                       ; register     ; work         ;
;       |register:reg_2|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|register:reg_2                       ; register     ; work         ;
;       |register:reg_3|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|register:reg_3                       ; register     ; work         ;
;       |register:reg_4|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Display:Display_1|register:reg_4                       ; register     ; work         ;
;    |ascii_to_bcd:ascii_to_bcd_1| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ascii_to_bcd:ascii_to_bcd_1                            ; ascii_to_bcd ; work         ;
;    |ascii_to_bcd:ascii_to_bcd_2| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ascii_to_bcd:ascii_to_bcd_2                            ; ascii_to_bcd ; work         ;
;    |ascii_to_bcd:ascii_to_bcd_3| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ascii_to_bcd:ascii_to_bcd_3                            ; ascii_to_bcd ; work         ;
;    |ascii_to_bcd:ascii_to_bcd_4| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ascii_to_bcd:ascii_to_bcd_4                            ; ascii_to_bcd ; work         ;
;    |generator:generator_1|       ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|generator:generator_1                                  ; generator    ; work         ;
;    |obrabotka:obrabotka_1|       ; 89 (21)             ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1                                  ; obrabotka    ; work         ;
;       |Comands:comands_1|        ; 18 (11)             ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|Comands:comands_1                ; Comands      ; work         ;
;          |delay_par:U1|          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|Comands:comands_1|delay_par:U1   ; delay_par    ; work         ;
;          |delay_par:U2|          ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|Comands:comands_1|delay_par:U2   ; delay_par    ; work         ;
;       |Cont_seq:Cont_seq_1|      ; 27 (22)             ; 6 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|Cont_seq:Cont_seq_1              ; Cont_seq     ; work         ;
;          |delay_par:U1|          ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|delay_par:U1 ; delay_par    ; work         ;
;       |delay_par:U1|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|delay_par:U1                     ; delay_par    ; work         ;
;       |delay_par:U2|             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|delay_par:U2                     ; delay_par    ; work         ;
;       |gate:gate_1|              ; 16 (9)              ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|gate:gate_1                      ; gate         ; work         ;
;          |delay_par:U1|          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|gate:gate_1|delay_par:U1         ; delay_par    ; work         ;
;          |delay_par:U2|          ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|gate:gate_1|delay_par:U2         ; delay_par    ; work         ;
;       |register:reg_1|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|register:reg_1                   ; register     ; work         ;
;       |register:reg_2|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|register:reg_2                   ; register     ; work         ;
;       |register:reg_3|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|register:reg_3                   ; register     ; work         ;
;       |register:reg_4|           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|register:reg_4                   ; register     ; work         ;
;       |to_save:to_save_1|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|obrabotka:obrabotka_1|to_save:to_save_1                ; to_save      ; work         ;
;    |regist:regist_1|             ; 30 (30)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|regist:regist_1                                        ; regist       ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; obrabotka:obrabotka_1|Comands:comands_1|delay_par:U1|Q[2] ; Stuck at GND due to stuck port data_in ;
; Display:Display_1|delay_par:U1|Q[2]                       ; Stuck at GND due to stuck port data_in ;
; Display:Display_1|delay_par:U2|Q[2]                       ; Stuck at GND due to stuck port data_in ;
; obrabotka:obrabotka_1|delay_par:U1|Q[1,2]                 ; Stuck at GND due to stuck port data_in ;
; obrabotka:obrabotka_1|delay_par:U2|Q[2]                   ; Stuck at GND due to stuck port data_in ;
; obrabotka:obrabotka_1|gate:gate_1|delay_par:U1|Q[2]       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|ESC2 ; 3       ;
; obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|ESC1 ; 2       ;
; obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|ESC3 ; 2       ;
; Total number of inverted registers = 3         ;         ;
+------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|delay_par:U1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; delay          ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|delay_par:U2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; delay          ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|gate:gate_1|delay_par:U1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; delay          ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|gate:gate_1|delay_par:U2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; delay          ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Comands:comands_1|delay_par:U1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; delay          ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Comands:comands_1|delay_par:U2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; delay          ; 4     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|delay_par:U1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; delay          ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:Display_1|delay_par:U1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; delay          ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Display:Display_1|delay_par:U2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; delay          ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 93                          ;
;     CLR               ; 93                          ;
; cycloneiii_lcell_comb ; 177                         ;
;     normal            ; 177                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Dec 12 23:30:28 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cursed -c Cursed
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file delay_par.sv
    Info (12023): Found entity 1: delay_par File: E:/Cursed/delay_par.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate.sv
    Info (12023): Found entity 1: gate File: E:/Cursed/gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file to_save.sv
    Info (12023): Found entity 1: to_save File: E:/Cursed/to_save.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cont_seq.sv
    Info (12023): Found entity 1: Cont_seq File: E:/Cursed/Cont_seq.sv Line: 1
Warning (10229): Verilog HDL Expression warning at Comands.sv(16): truncated literal to match 8 bits File: E:/Cursed/Comands.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file comands.sv
    Info (12023): Found entity 1: Comands File: E:/Cursed/Comands.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: E:/Cursed/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file obrabotka.sv
    Info (12023): Found entity 1: obrabotka File: E:/Cursed/obrabotka.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file generator.sv
    Info (12023): Found entity 1: generator File: E:/Cursed/generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regist.sv
    Info (12023): Found entity 1: regist File: E:/Cursed/regist.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: Display File: E:/Cursed/Display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ascii_to_bcd.sv
    Info (12023): Found entity 1: ascii_to_bcd File: E:/Cursed/ascii_to_bcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: E:/Cursed/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb1.sv
    Info (12023): Found entity 1: tb1 File: E:/Cursed/output_files/tb1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb2.sv
    Info (12023): Found entity 1: tb2 File: E:/Cursed/output_files/tb2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb3.sv
    Info (12023): Found entity 1: tb3 File: E:/Cursed/output_files/tb3.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb4.sv
    Info (12023): Found entity 1: tb4 File: E:/Cursed/output_files/tb4.sv Line: 3
Warning (10229): Verilog HDL Expression warning at tb5.sv(19): truncated literal to match 8 bits File: E:/Cursed/output_files/tb5.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb5.sv
    Info (12023): Found entity 1: tb5 File: E:/Cursed/output_files/tb5.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb6.sv
    Info (12023): Found entity 1: tb6 File: E:/Cursed/output_files/tb6.sv Line: 3
Warning (10229): Verilog HDL Expression warning at tb7.sv(25): truncated literal to match 8 bits File: E:/Cursed/output_files/tb7.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb7.sv
    Info (12023): Found entity 1: tb7 File: E:/Cursed/output_files/tb7.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb8.sv
    Info (12023): Found entity 1: tb8 File: E:/Cursed/output_files/tb8.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb9.sv
    Info (12023): Found entity 1: tb9 File: E:/Cursed/output_files/tb9.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb10.sv
    Info (12023): Found entity 1: tb10 File: E:/Cursed/output_files/tb10.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb11.sv
    Info (12023): Found entity 1: tb11 File: E:/Cursed/output_files/tb11.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb12.sv
    Info (12023): Found entity 1: tb12 File: E:/Cursed/output_files/tb12.sv Line: 3
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main.sv(20): truncated value with size 32 to match size of target (1) File: E:/Cursed/main.sv Line: 20
Warning (10230): Verilog HDL assignment warning at main.sv(22): truncated value with size 32 to match size of target (1) File: E:/Cursed/main.sv Line: 22
Warning (10230): Verilog HDL assignment warning at main.sv(23): truncated value with size 32 to match size of target (1) File: E:/Cursed/main.sv Line: 23
Warning (10230): Verilog HDL assignment warning at main.sv(24): truncated value with size 32 to match size of target (1) File: E:/Cursed/main.sv Line: 24
Warning (10230): Verilog HDL assignment warning at main.sv(25): truncated value with size 32 to match size of target (1) File: E:/Cursed/main.sv Line: 25
Info (12128): Elaborating entity "obrabotka" for hierarchy "obrabotka:obrabotka_1" File: E:/Cursed/main.sv Line: 10
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(12): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 12
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(22): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 22
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(23): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 23
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(31): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 31
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(32): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 32
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(33): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 33
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(34): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 34
Warning (10230): Verilog HDL assignment warning at obrabotka.sv(35): truncated value with size 32 to match size of target (1) File: E:/Cursed/obrabotka.sv Line: 35
Info (12128): Elaborating entity "register" for hierarchy "obrabotka:obrabotka_1|register:reg_1" File: E:/Cursed/obrabotka.sv Line: 14
Info (12128): Elaborating entity "delay_par" for hierarchy "obrabotka:obrabotka_1|delay_par:U1" File: E:/Cursed/obrabotka.sv Line: 19
Warning (10230): Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/delay_par.sv Line: 10
Warning (10230): Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 13
Warning (10230): Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 15
Info (12128): Elaborating entity "delay_par" for hierarchy "obrabotka:obrabotka_1|delay_par:U2" File: E:/Cursed/obrabotka.sv Line: 20
Warning (10230): Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/delay_par.sv Line: 10
Warning (10230): Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 13
Warning (10230): Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 15
Info (12128): Elaborating entity "gate" for hierarchy "obrabotka:obrabotka_1|gate:gate_1" File: E:/Cursed/obrabotka.sv Line: 25
Warning (10230): Verilog HDL assignment warning at gate.sv(11): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 11
Warning (10230): Verilog HDL assignment warning at gate.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 13
Warning (10230): Verilog HDL assignment warning at gate.sv(14): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 14
Warning (10230): Verilog HDL assignment warning at gate.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 15
Warning (10230): Verilog HDL assignment warning at gate.sv(16): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 16
Warning (10230): Verilog HDL assignment warning at gate.sv(17): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 17
Warning (10230): Verilog HDL assignment warning at gate.sv(18): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 18
Warning (10230): Verilog HDL assignment warning at gate.sv(19): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 19
Warning (10230): Verilog HDL assignment warning at gate.sv(20): truncated value with size 32 to match size of target (1) File: E:/Cursed/gate.sv Line: 20
Info (12128): Elaborating entity "delay_par" for hierarchy "obrabotka:obrabotka_1|gate:gate_1|delay_par:U1" File: E:/Cursed/gate.sv Line: 23
Warning (10230): Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/delay_par.sv Line: 10
Warning (10230): Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 13
Warning (10230): Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 15
Info (12128): Elaborating entity "delay_par" for hierarchy "obrabotka:obrabotka_1|gate:gate_1|delay_par:U2" File: E:/Cursed/gate.sv Line: 24
Warning (10230): Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/delay_par.sv Line: 10
Warning (10230): Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 13
Warning (10230): Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 15
Info (12128): Elaborating entity "Comands" for hierarchy "obrabotka:obrabotka_1|Comands:comands_1" File: E:/Cursed/obrabotka.sv Line: 26
Warning (10230): Verilog HDL assignment warning at Comands.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/Comands.sv Line: 15
Warning (10230): Verilog HDL assignment warning at Comands.sv(16): truncated value with size 32 to match size of target (1) File: E:/Cursed/Comands.sv Line: 16
Warning (10230): Verilog HDL assignment warning at Comands.sv(17): truncated value with size 32 to match size of target (1) File: E:/Cursed/Comands.sv Line: 17
Warning (10230): Verilog HDL assignment warning at Comands.sv(18): truncated value with size 32 to match size of target (1) File: E:/Cursed/Comands.sv Line: 18
Info (12128): Elaborating entity "Cont_seq" for hierarchy "obrabotka:obrabotka_1|Cont_seq:Cont_seq_1" File: E:/Cursed/obrabotka.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 15
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(16): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 16
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(17): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 17
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(19): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 19
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(20): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 20
Warning (10230): Verilog HDL assignment warning at Cont_seq.sv(21): truncated value with size 32 to match size of target (1) File: E:/Cursed/Cont_seq.sv Line: 21
Info (12128): Elaborating entity "delay_par" for hierarchy "obrabotka:obrabotka_1|Cont_seq:Cont_seq_1|delay_par:U1" File: E:/Cursed/Cont_seq.sv Line: 12
Warning (10230): Verilog HDL assignment warning at delay_par.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/delay_par.sv Line: 10
Warning (10230): Verilog HDL assignment warning at delay_par.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 13
Warning (10230): Verilog HDL assignment warning at delay_par.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/delay_par.sv Line: 15
Info (12128): Elaborating entity "to_save" for hierarchy "obrabotka:obrabotka_1|to_save:to_save_1" File: E:/Cursed/obrabotka.sv Line: 28
Warning (10230): Verilog HDL assignment warning at to_save.sv(12): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 12
Warning (10230): Verilog HDL assignment warning at to_save.sv(13): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 13
Warning (10230): Verilog HDL assignment warning at to_save.sv(14): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 14
Warning (10230): Verilog HDL assignment warning at to_save.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 15
Warning (10230): Verilog HDL assignment warning at to_save.sv(16): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 16
Warning (10230): Verilog HDL assignment warning at to_save.sv(17): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 17
Warning (10230): Verilog HDL assignment warning at to_save.sv(18): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 18
Warning (10230): Verilog HDL assignment warning at to_save.sv(19): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 19
Warning (10230): Verilog HDL assignment warning at to_save.sv(20): truncated value with size 32 to match size of target (1) File: E:/Cursed/to_save.sv Line: 20
Info (12128): Elaborating entity "generator" for hierarchy "generator:generator_1" File: E:/Cursed/main.sv Line: 11
Warning (10230): Verilog HDL assignment warning at generator.sv(11): truncated value with size 32 to match size of target (3) File: E:/Cursed/generator.sv Line: 11
Warning (10230): Verilog HDL assignment warning at generator.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/generator.sv Line: 15
Warning (10230): Verilog HDL assignment warning at generator.sv(16): truncated value with size 32 to match size of target (1) File: E:/Cursed/generator.sv Line: 16
Info (12128): Elaborating entity "regist" for hierarchy "regist:regist_1" File: E:/Cursed/main.sv Line: 12
Warning (10230): Verilog HDL assignment warning at regist.sv(10): truncated value with size 32 to match size of target (3) File: E:/Cursed/regist.sv Line: 10
Warning (10230): Verilog HDL assignment warning at regist.sv(11): truncated value with size 32 to match size of target (3) File: E:/Cursed/regist.sv Line: 11
Warning (10230): Verilog HDL assignment warning at regist.sv(14): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 14
Warning (10230): Verilog HDL assignment warning at regist.sv(15): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 15
Warning (10230): Verilog HDL assignment warning at regist.sv(17): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 17
Warning (10230): Verilog HDL assignment warning at regist.sv(18): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 18
Warning (10230): Verilog HDL assignment warning at regist.sv(19): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 19
Warning (10230): Verilog HDL assignment warning at regist.sv(20): truncated value with size 32 to match size of target (1) File: E:/Cursed/regist.sv Line: 20
Info (12128): Elaborating entity "Display" for hierarchy "Display:Display_1" File: E:/Cursed/main.sv Line: 13
Warning (10230): Verilog HDL assignment warning at Display.sv(18): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 18
Warning (10230): Verilog HDL assignment warning at Display.sv(19): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 19
Warning (10230): Verilog HDL assignment warning at Display.sv(21): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 21
Warning (10230): Verilog HDL assignment warning at Display.sv(22): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Display.sv(23): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 23
Warning (10230): Verilog HDL assignment warning at Display.sv(24): truncated value with size 32 to match size of target (1) File: E:/Cursed/Display.sv Line: 24
Info (12128): Elaborating entity "ascii_to_bcd" for hierarchy "ascii_to_bcd:ascii_to_bcd_1" File: E:/Cursed/main.sv Line: 15
Info (13000): Registers with preset signals will power-up high File: E:/Cursed/Cont_seq.sv Line: 5
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "regist:regist_1|Q[2]" is converted into an equivalent circuit using register "regist:regist_1|Q[2]~_emulated" and latch "regist:regist_1|Q[2]~1" File: E:/Cursed/regist.sv Line: 11
    Warning (13310): Register "regist:regist_1|Q[1]" is converted into an equivalent circuit using register "regist:regist_1|Q[1]~_emulated" and latch "regist:regist_1|Q[1]~6" File: E:/Cursed/regist.sv Line: 11
    Warning (13310): Register "regist:regist_1|Q[0]" is converted into an equivalent circuit using register "regist:regist_1|Q[0]~_emulated" and latch "regist:regist_1|Q[0]~11" File: E:/Cursed/regist.sv Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/Cursed/output_files/Cursed.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 242 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Tue Dec 12 23:30:36 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Cursed/output_files/Cursed.map.smsg.


