#ifndef COMMON_XML
#define COMMON_XML

/* Autogenerated file, DO NOT EDIT manually!

This file was generated by the rules-ng-ng headergen tool in this git repository:
http://0x04.net/cgit/index.cgi/rules-ng-ng
git clone git://0x04.net/rules-ng-ng

The rules-ng-ng source files this header was generated from are:
- texdesc_3d.xml (   3183 bytes, from 2018-02-10 13:09:26)
- copyright.xml  (   1597 bytes, from 2018-02-10 13:09:26)
- common.xml     (  35468 bytes, from 2020-01-04 20:02:31)
- common_3d.xml  (  15058 bytes, from 2020-04-17 16:31:50)

Copyright (C) 2012-2020 by the following authors:
- Wladimir J. van der Laan <laanwj@gmail.com>
- Christian Gmeiner <christian.gmeiner@gmail.com>
- Lucas Stach <l.stach@pengutronix.de>
- Russell King <rmk@arm.linux.org.uk>

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sub license,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
DEALINGS IN THE SOFTWARE.
*/

#define PIPE_ID_PIPE_3D						0x00000000
#define PIPE_ID_PIPE_2D						0x00000001
#define SYNC_RECIPIENT_FE					0x00000001
#define SYNC_RECIPIENT_RA					0x00000005
#define SYNC_RECIPIENT_PE					0x00000007
#define SYNC_RECIPIENT_DE					0x0000000b
#define SYNC_RECIPIENT_BLT					0x00000010
#define ENDIAN_MODE_NO_SWAP					0x00000000
#define ENDIAN_MODE_SWAP_16					0x00000001
#define ENDIAN_MODE_SWAP_32					0x00000002
#define chipModel_GC200						0x00000200
#define chipModel_GC300						0x00000300
#define chipModel_GC320						0x00000320
#define chipModel_GC328						0x00000328
#define chipModel_GC350						0x00000350
#define chipModel_GC355						0x00000355
#define chipModel_GC400						0x00000400
#define chipModel_GC410						0x00000410
#define chipModel_GC420						0x00000420
#define chipModel_GC428						0x00000428
#define chipModel_GC450						0x00000450
#define chipModel_GC500						0x00000500
#define chipModel_GC520						0x00000520
#define chipModel_GC530						0x00000530
#define chipModel_GC600						0x00000600
#define chipModel_GC700						0x00000700
#define chipModel_GC800						0x00000800
#define chipModel_GC860						0x00000860
#define chipModel_GC880						0x00000880
#define chipModel_GC900						0x00000900
#define chipModel_GC1000					0x00001000
#define chipModel_GC1500					0x00001500
#define chipModel_GC2000					0x00002000
#define chipModel_GC2100					0x00002100
#define chipModel_GC2200					0x00002200
#define chipModel_GC2500					0x00002500
#define chipModel_GC3000					0x00003000
#define chipModel_GC4000					0x00004000
#define chipModel_GC5000					0x00005000
#define chipModel_GC5200					0x00005200
#define chipModel_GC6400					0x00006400
#define chipModel_GC7000					0x00007000
#define chipModel_GC7400					0x00007400
#define chipModel_GC8000					0x00008000
#define chipModel_GC8100					0x00008100
#define chipModel_GC8200					0x00008200
#define chipModel_GC8400					0x00008400
#define RGBA_BITS_R						0x00000001
#define RGBA_BITS_G						0x00000002
#define RGBA_BITS_B						0x00000004
#define RGBA_BITS_A						0x00000008
#define chipFeatures_FAST_CLEAR					0x00000001
#define chipFeatures_SPECIAL_ANTI_ALIASING			0x00000002
#define chipFeatures_PIPE_3D					0x00000004
#define chipFeatures_DXT_TEXTURE_COMPRESSION			0x00000008
#define chipFeatures_DEBUG_MODE					0x00000010
#define chipFeatures_Z_COMPRESSION				0x00000020
#define chipFeatures_YUV420_SCALER				0x00000040
#define chipFeatures_MSAA					0x00000080
#define chipFeatures_DC						0x00000100
#define chipFeatures_PIPE_2D					0x00000200
#define chipFeatures_ETC1_TEXTURE_COMPRESSION			0x00000400
#define chipFeatures_FAST_SCALER				0x00000800
#define chipFeatures_HIGH_DYNAMIC_RANGE				0x00001000
#define chipFeatures_YUV420_TILER				0x00002000
#define chipFeatures_MODULE_CG					0x00004000
#define chipFeatures_MIN_AREA					0x00008000
#define chipFeatures_NO_EARLY_Z					0x00010000
#define chipFeatures_NO_422_TEXTURE				0x00020000
#define chipFeatures_BUFFER_INTERLEAVING			0x00040000
#define chipFeatures_BYTE_WRITE_2D				0x00080000
#define chipFeatures_NO_SCALER					0x00100000
#define chipFeatures_YUY2_AVERAGING				0x00200000
#define chipFeatures_HALF_PE_CACHE				0x00400000
#define chipFeatures_HALF_TX_CACHE				0x00800000
#define chipFeatures_YUY2_RENDER_TARGET				0x01000000
#define chipFeatures_MEM32					0x02000000
#define chipFeatures_PIPE_VG					0x04000000
#define chipFeatures_VGTS					0x08000000
#define chipFeatures_FE20					0x10000000
#define chipFeatures_BYTE_WRITE_3D				0x20000000
#define chipFeatures_RS_YUV_TARGET				0x40000000
#define chipFeatures_32_BIT_INDICES				0x80000000
#define chipMinorFeatures0_FLIP_Y				0x00000001
#define chipMinorFeatures0_DUAL_RETURN_BUS			0x00000002
#define chipMinorFeatures0_ENDIANNESS_CONFIG			0x00000004
#define chipMinorFeatures0_TEXTURE_8K				0x00000008
#define chipMinorFeatures0_CORRECT_TEXTURE_CONVERTER		0x00000010
#define chipMinorFeatures0_SPECIAL_MSAA_LOD			0x00000020
#define chipMinorFeatures0_FAST_CLEAR_FLUSH			0x00000040
#define chipMinorFeatures0_2DPE20				0x00000080
#define chipMinorFeatures0_CORRECT_AUTO_DISABLE			0x00000100
#define chipMinorFeatures0_RENDERTARGET_8K			0x00000200
#define chipMinorFeatures0_2BITPERTILE				0x00000400
#define chipMinorFeatures0_SEPARATE_TILE_STATUS_WHEN_INTERLEAVED	0x00000800
#define chipMinorFeatures0_SUPER_TILED				0x00001000
#define chipMinorFeatures0_VG_20				0x00002000
#define chipMinorFeatures0_TS_EXTENDED_COMMANDS			0x00004000
#define chipMinorFeatures0_COMPRESSION_FIFO_FIXED		0x00008000
#define chipMinorFeatures0_HAS_SIGN_FLOOR_CEIL			0x00010000
#define chipMinorFeatures0_VG_FILTER				0x00020000
#define chipMinorFeatures0_VG_21				0x00040000
#define chipMinorFeatures0_SHADER_HAS_W				0x00080000
#define chipMinorFeatures0_HAS_SQRT_TRIG			0x00100000
#define chipMinorFeatures0_MORE_MINOR_FEATURES			0x00200000
#define chipMinorFeatures0_MC20					0x00400000
#define chipMinorFeatures0_MSAA_SIDEBAND			0x00800000
#define chipMinorFeatures0_BUG_FIXES0				0x01000000
#define chipMinorFeatures0_VAA					0x02000000
#define chipMinorFeatures0_BYPASS_IN_MSAA			0x04000000
#define chipMinorFeatures0_HZ					0x08000000
#define chipMinorFeatures0_NEW_TEXTURE				0x10000000
#define chipMinorFeatures0_2D_A8_TARGET				0x20000000
#define chipMinorFeatures0_CORRECT_STENCIL			0x40000000
#define chipMinorFeatures0_ENHANCE_VR				0x80000000
#define chipMinorFeatures1_RSUV_SWIZZLE				0x00000001
#define chipMinorFeatures1_V2_COMPRESSION			0x00000002
#define chipMinorFeatures1_VG_DOUBLE_BUFFER			0x00000004
#define chipMinorFeatures1_EXTRA_EVENT_STATES			0x00000008
#define chipMinorFeatures1_NO_STRIPING_NEEDED			0x00000010
#define chipMinorFeatures1_TEXTURE_STRIDE			0x00000020
#define chipMinorFeatures1_BUG_FIXES3				0x00000040
#define chipMinorFeatures1_AUTO_DISABLE				0x00000080
#define chipMinorFeatures1_AUTO_RESTART_TS			0x00000100
#define chipMinorFeatures1_DISABLE_PE_GATING			0x00000200
#define chipMinorFeatures1_L2_WINDOWING				0x00000400
#define chipMinorFeatures1_HALF_FLOAT				0x00000800
#define chipMinorFeatures1_PIXEL_DITHER				0x00001000
#define chipMinorFeatures1_TWO_STENCIL_REFERENCE		0x00002000
#define chipMinorFeatures1_EXTENDED_PIXEL_FORMAT		0x00004000
#define chipMinorFeatures1_CORRECT_MIN_MAX_DEPTH		0x00008000
#define chipMinorFeatures1_2D_DITHER				0x00010000
#define chipMinorFeatures1_BUG_FIXES5				0x00020000
#define chipMinorFeatures1_NEW_2D				0x00040000
#define chipMinorFeatures1_NEW_FP				0x00080000
#define chipMinorFeatures1_TEXTURE_HALIGN			0x00100000
#define chipMinorFeatures1_NON_POWER_OF_TWO			0x00200000
#define chipMinorFeatures1_LINEAR_TEXTURE_SUPPORT		0x00400000
#define chipMinorFeatures1_HALTI0				0x00800000
#define chipMinorFeatures1_CORRECT_OVERFLOW_VG			0x01000000
#define chipMinorFeatures1_NEGATIVE_LOG_FIX			0x02000000
#define chipMinorFeatures1_RESOLVE_OFFSET			0x04000000
#define chipMinorFeatures1_OK_TO_GATE_AXI_CLOCK			0x08000000
#define chipMinorFeatures1_MMU_VERSION				0x10000000
#define chipMinorFeatures1_WIDE_LINE				0x20000000
#define chipMinorFeatures1_BUG_FIXES6				0x40000000
#define chipMinorFeatures1_FC_FLUSH_STALL			0x80000000
#define chipMinorFeatures2_LINE_LOOP				0x00000001
#define chipMinorFeatures2_LOGIC_OP				0x00000002
#define chipMinorFeatures2_SEAMLESS_CUBE_MAP			0x00000004
#define chipMinorFeatures2_SUPERTILED_TEXTURE			0x00000008
#define chipMinorFeatures2_LINEAR_PE				0x00000010
#define chipMinorFeatures2_RECT_PRIMITIVE			0x00000020
#define chipMinorFeatures2_COMPOSITION				0x00000040
#define chipMinorFeatures2_CORRECT_AUTO_DISABLE_COUNT		0x00000080
#define chipMinorFeatures2_PE_SWIZZLE				0x00000100
#define chipMinorFeatures2_END_EVENT				0x00000200
#define chipMinorFeatures2_S1S8					0x00000400
#define chipMinorFeatures2_HALTI1				0x00000800
#define chipMinorFeatures2_RGB888				0x00001000
#define chipMinorFeatures2_TX__YUV_ASSEMBLER			0x00002000
#define chipMinorFeatures2_DYNAMIC_FREQUENCY_SCALING		0x00004000
#define chipMinorFeatures2_TX_FILTER				0x00008000
#define chipMinorFeatures2_FULL_DIRECTFB			0x00010000
#define chipMinorFeatures2_2D_TILING				0x00020000
#define chipMinorFeatures2_THREAD_WALKER_IN_PS			0x00040000
#define chipMinorFeatures2_TILE_FILLER				0x00080000
#define chipMinorFeatures2_YUV_STANDARD				0x00100000
#define chipMinorFeatures2_2D_MULTI_SOURCE_BLIT			0x00200000
#define chipMinorFeatures2_YUV_CONVERSION			0x00400000
#define chipMinorFeatures2_FLUSH_FIXED_2D			0x00800000
#define chipMinorFeatures2_INTERLEAVER				0x01000000
#define chipMinorFeatures2_MIXED_STREAMS			0x02000000
#define chipMinorFeatures2_2D_420_L2CACHE			0x04000000
#define chipMinorFeatures2_BUG_FIXES7				0x08000000
#define chipMinorFeatures2_2D_NO_INDEX8_BRUSH			0x10000000
#define chipMinorFeatures2_TEXTURE_TILED_READ			0x20000000
#define chipMinorFeatures2_DECOMPRESS_Z16			0x40000000
#define chipMinorFeatures2_BUG_FIXES8				0x80000000
#define chipMinorFeatures3_ROTATION_STALL_FIX			0x00000001
#define chipMinorFeatures3_OCL_ONLY				0x00000002
#define chipMinorFeatures3_2D_MULTI_SOURCE_BLT_EX		0x00000004
#define chipMinorFeatures3_INSTRUCTION_CACHE			0x00000008
#define chipMinorFeatures3_GEOMETRY_SHADER			0x00000010
#define chipMinorFeatures3_TEX_COMPRESSION_SUPERTILED		0x00000020
#define chipMinorFeatures3_GENERICS				0x00000040
#define chipMinorFeatures3_BUG_FIXES9				0x00000080
#define chipMinorFeatures3_FAST_MSAA				0x00000100
#define chipMinorFeatures3_WCLIP				0x00000200
#define chipMinorFeatures3_BUG_FIXES10				0x00000400
#define chipMinorFeatures3_UNIFIED_SAMPLERS			0x00000800
#define chipMinorFeatures3_BUG_FIXES11				0x00001000
#define chipMinorFeatures3_PERFORMANCE_COUNTERS			0x00002000
#define chipMinorFeatures3_HAS_FAST_TRANSCENDENTALS		0x00004000
#define chipMinorFeatures3_BUG_FIXES12				0x00008000
#define chipMinorFeatures3_BUG_FIXES13				0x00010000
#define chipMinorFeatures3_DE_ENHANCEMENTS1			0x00020000
#define chipMinorFeatures3_ACE					0x00040000
#define chipMinorFeatures3_TX_ENHANCEMENTS1			0x00080000
#define chipMinorFeatures3_SH_ENHANCEMENTS1			0x00100000
#define chipMinorFeatures3_SH_ENHANCEMENTS2			0x00200000
#define chipMinorFeatures3_PE_ENHANCEMENTS1			0x00400000
#define chipMinorFeatures3_2D_FC_SOURCE				0x00800000
#define chipMinorFeatures3_BUG_FIXES_14				0x01000000
#define chipMinorFeatures3_POWER_OPTIMIZATIONS_0		0x02000000
#define chipMinorFeatures3_NEW_HZ				0x04000000
#define chipMinorFeatures3_PE_DITHER_FIX			0x08000000
#define chipMinorFeatures3_DE_ENHANCEMENTS3			0x10000000
#define chipMinorFeatures3_SH_ENHANCEMENTS3			0x20000000
#define chipMinorFeatures3_SH_ENHANCEMENTS4			0x40000000
#define chipMinorFeatures3_TX_ENHANCEMENTS2			0x80000000
#define chipMinorFeatures4_FE_ENHANCEMENTS1			0x00000001
#define chipMinorFeatures4_PE_ENHANCEMENTS2			0x00000002
#define chipMinorFeatures4_FRUSTUM_CLIP_FIX			0x00000004
#define chipMinorFeatures4_DE_NO_GAMMA				0x00000008
#define chipMinorFeatures4_PA_ENHANCEMENTS_2			0x00000010
#define chipMinorFeatures4_2D_GAMMA				0x00000020
#define chipMinorFeatures4_SINGLE_BUFFER			0x00000040
#define chipMinorFeatures4_HI_ENHANCEMENTS_1			0x00000080
#define chipMinorFeatures4_TX_ENHANCEMENTS_3			0x00000100
#define chipMinorFeatures4_SH_ENHANCEMENTS_5			0x00000200
#define chipMinorFeatures4_FE_ENHANCEMENTS_2			0x00000400
#define chipMinorFeatures4_TX_LERP_PRECISION_FIX		0x00000800
#define chipMinorFeatures4_2D_COLOR_SPACE_CONVERSION		0x00001000
#define chipMinorFeatures4_TEXTURE_ASTC				0x00002000
#define chipMinorFeatures4_PE_ENHANCEMENTS_4			0x00004000
#define chipMinorFeatures4_MC_ENHANCEMENTS_1			0x00008000
#define chipMinorFeatures4_HALTI2				0x00010000
#define chipMinorFeatures4_2D_MIRROR_EXTENSION			0x00020000
#define chipMinorFeatures4_SMALL_MSAA				0x00040000
#define chipMinorFeatures4_BUG_FIXES_17				0x00080000
#define chipMinorFeatures4_NEW_RA				0x00100000
#define chipMinorFeatures4_2D_OPF_YUV_OUTPUT			0x00200000
#define chipMinorFeatures4_2D_MULTI_SOURCE_BLT_EX2		0x00400000
#define chipMinorFeatures4_NO_USER_CSC				0x00800000
#define chipMinorFeatures4_ZFIXES				0x01000000
#define chipMinorFeatures4_BUG_FIXES18				0x02000000
#define chipMinorFeatures4_2D_COMPRESSION			0x04000000
#define chipMinorFeatures4_PROBE				0x08000000
#define chipMinorFeatures4_MEDIUM_PRECISION			0x10000000
#define chipMinorFeatures4_2D_SUPER_TILE_VERSION		0x20000000
#define chipMinorFeatures4_BUG_FIXES19				0x40000000
#define chipMinorFeatures4_SH_ENHANCEMENTS6			0x80000000
#define chipMinorFeatures5_SH_ENHANCEMENTS7			0x00000001
#define chipMinorFeatures5_BUG_FIXES20				0x00000002
#define chipMinorFeatures5_DE_ADDRESS_40			0x00000004
#define chipMinorFeatures5_MINI_MMU_FIX				0x00000008
#define chipMinorFeatures5_EEZ					0x00000010
#define chipMinorFeatures5_BUG_FIXES21				0x00000020
#define chipMinorFeatures5_EXTRA_VG_CAPS			0x00000040
#define chipMinorFeatures5_MULTI_SRC_V15			0x00000080
#define chipMinorFeatures5_BUG_FIXES22				0x00000100
#define chipMinorFeatures5_HALTI3				0x00000200
#define chipMinorFeatures5_TESSELATION_SHADERS			0x00000400
#define chipMinorFeatures5_2D_ONE_PASS_FILTER_TAP		0x00000800
#define chipMinorFeatures5_MULTI_SRC_V2_STR_QUAD		0x00001000
#define chipMinorFeatures5_SEPARATE_SRC_DST			0x00002000
#define chipMinorFeatures5_HALTI4				0x00004000
#define chipMinorFeatures5_RA_WRITE_DEPTH			0x00008000
#define chipMinorFeatures5_ANDROID_ONLY				0x00010000
#define chipMinorFeatures5_HAS_PRODUCTID			0x00020000
#define chipMinorFeatures5_TX_SUPPORT_DEC			0x00040000
#define chipMinorFeatures5_S8_MSAA_COMPRESSION			0x00080000
#define chipMinorFeatures5_PE_DITHER_FIX2			0x00100000
#define chipMinorFeatures5_L2_CACHE_REMOVE			0x00200000
#define chipMinorFeatures5_FE_ALLOW_RND_VTX_CNT			0x00400000
#define chipMinorFeatures5_CUBE_MAP_FL28			0x00800000
#define chipMinorFeatures5_TX_6BIT_FRAC				0x01000000
#define chipMinorFeatures5_FE_ALLOW_STALL_PREFETCH_ENG		0x02000000
#define chipMinorFeatures5_THIRD_PARTY_COMPRESSION		0x04000000
#define chipMinorFeatures5_RS_DEPTHSTENCIL_NATIVE_SUPPORT	0x08000000
#define chipMinorFeatures5_V2_MSAA_COMP_FIX			0x10000000
#define chipMinorFeatures5_HALTI5				0x20000000
#define chipMinorFeatures5_EVIS					0x40000000
#define chipMinorFeatures5_BLT_ENGINE				0x80000000
#define chipMinorFeatures6_BUG_FIXES_23				0x00000001
#define chipMinorFeatures6_BUG_FIXES_24				0x00000002
#define chipMinorFeatures6_DEC					0x00000004
#define chipMinorFeatures6_VS_TILE_NV12				0x00000008
#define chipMinorFeatures6_VS_TILE_NV12_10BIT			0x00000010
#define chipMinorFeatures6_RENDER_TARGET_8			0x00000020
#define chipMinorFeatures6_TEX_LOD_FLOW_CORR			0x00000040
#define chipMinorFeatures6_FACE_LOD				0x00000080
#define chipMinorFeatures6_MULTI_CORE_SEMAPHORE_STALL_V2	0x00000100
#define chipMinorFeatures6_VMSAA				0x00000200
#define chipMinorFeatures6_CHIP_ENABLE_LINK			0x00000400
#define chipMinorFeatures6_MULTI_SRC_BLT_1_5_ENHANCEMENT	0x00000800
#define chipMinorFeatures6_MULTI_SRC_BLT_BILINEAR_FILTER	0x00001000
#define chipMinorFeatures6_RA_HZEZ_CLOCK_CONTROL		0x00002000
#define chipMinorFeatures6_CACHE128B256BPERLINE			0x00004000
#define chipMinorFeatures6_V4_COMPRESSION			0x00008000
#define chipMinorFeatures6_PE2D_MAJOR_SUPER_TILE		0x00010000
#define chipMinorFeatures6_PE_32BPC_COLORMASK_FIX		0x00020000
#define chipMinorFeatures6_ALPHA_BLENDING_OPT			0x00040000
#define chipMinorFeatures6_NEW_GPIPE				0x00080000
#define chipMinorFeatures6_PIPELINE_32_ATTRIBUTES		0x00100000
#define chipMinorFeatures6_MSAA_SHADING				0x00200000
#define chipMinorFeatures6_NO_ANISTRO_FILTER			0x00400000
#define chipMinorFeatures6_NO_ASTC				0x00800000
#define chipMinorFeatures6_NO_DXT				0x01000000
#define chipMinorFeatures6_HWTFB				0x02000000
#define chipMinorFeatures6_RA_DEPTH_WRITE_MSAA1X_FIX		0x04000000
#define chipMinorFeatures6_EZHZ_CLOCKGATE_FIX			0x08000000
#define chipMinorFeatures6_SH_SNAP2PAGE_FIX			0x10000000
#define chipMinorFeatures6_SH_HALFDEPENDENCY_FIX		0x20000000
#define chipMinorFeatures6_USC_MCFILL_FIX			0x40000000
#define chipMinorFeatures6_TPG_TCPERF_FIX			0x80000000
#define chipMinorFeatures7_USC_MDFIFO_OVERFLOW_FIX		0x00000001
#define chipMinorFeatures7_SH_TEXLD_BARRIER_IN_CS_FIX		0x00000002
#define chipMinorFeatures7_RS_NEW_BASEADDR			0x00000004
#define chipMinorFeatures7_PE_8BPP_DUALPIPE_FIX			0x00000008
#define chipMinorFeatures7_SH_ADVANCED_INSTR			0x00000010
#define chipMinorFeatures7_SH_FLAT_INTERPOLATION_DUAL16_FIX	0x00000020
#define chipMinorFeatures7_USC_CONTINUOUS_FLUS_FIX		0x00000040
#define chipMinorFeatures7_SH_SUPPORT_V4			0x00000080
#define chipMinorFeatures7_SH_SUPPORT_ALPHA_KILL		0x00000100
#define chipMinorFeatures7_PE_NO_ALPHA_TEST			0x00000200
#define chipMinorFeatures7_TX_LOD_NEAREST_SELECT		0x00000400
#define chipMinorFeatures7_SH_FIX_LDEXP				0x00000800
#define chipMinorFeatures7_SUPPORT_MOVAI			0x00001000
#define chipMinorFeatures7_SH_SNAP2PAGE_MAXPAGES_FIX		0x00002000
#define chipMinorFeatures7_PE_RGBA16I_FIX			0x00004000
#define chipMinorFeatures7_BLT_8bpp_256TILE_FC_FIX		0x00008000
#define chipMinorFeatures7_PE_64BIT_FENCE_FIX			0x00010000
#define chipMinorFeatures7_USC_FULL_CACHE_FIX			0x00020000
#define chipMinorFeatures7_TX_YUV_ASSEMBLER_10BIT		0x00040000
#define chipMinorFeatures7_FE_32BIT_INDEX_FIX			0x00080000
#define chipMinorFeatures7_BLT_64BPP_MASKED_CLEAR_FIX		0x00100000
#define chipMinorFeatures7_BIT_SECURITY				0x00200000
#define chipMinorFeatures7_BIT_ROBUSTNESS			0x00400000
#define chipMinorFeatures7_USC_ATOMIC_FIX			0x00800000
#define chipMinorFeatures7_SH_PSO_MSAA1x_FIX			0x01000000
#define chipMinorFeatures7_BIT_USC_VX_PERF_FIX			0x02000000
#define chipMinorFeatures7_EVIS_NO_ABSDIFF			0x04000000
#define chipMinorFeatures7_EVIS_NO_BITREPLACE			0x08000000
#define chipMinorFeatures7_EVIS_NO_BOXFILTER			0x10000000
#define chipMinorFeatures7_EVIS_NO_CORDIAC			0x20000000
#define chipMinorFeatures7_EVIS_NO_DP32				0x40000000
#define chipMinorFeatures7_EVIS_NO_FILTER			0x80000000
#define chipMinorFeatures8_EVIS_NO_IADD				0x00000001
#define chipMinorFeatures8_EVIS_NO_SELECTADD			0x00000002
#define chipMinorFeatures8_EVIS_LERP_7OUTPUT			0x00000004
#define chipMinorFeatures8_EVIS_ACCSQ_8OUTPUT			0x00000008
#define chipMinorFeatures8_USC_GOS_ADDR_FIX			0x00000010
#define chipMinorFeatures8_TX_8BIT_UVFRAC			0x00000020
#define chipMinorFeatures8_TX_DESC_CACHE_CLOCKGATE_FIX		0x00000040
#define chipMinorFeatures8_RSBLT_MSAA_DECOMPRESSION		0x00000080
#define chipMinorFeatures8_TX_INTEGER_COORDINATE		0x00000100
#define chipMinorFeatures8_DRAWID				0x00000200
#define chipMinorFeatures8_PSIO_SAMPLEMASK_IN_R0ZW_FIX		0x00000400
#define chipMinorFeatures8_TX_INTEGER_COORDINATE_V2		0x00000800
#define chipMinorFeatures8_MULTI_CORE_BLOCK_SET_CONFIG		0x00001000
#define chipMinorFeatures8_VG_RESOLVE_ENGINE			0x00002000
#define chipMinorFeatures8_VG_PE_COLOR_KEY			0x00004000
#define chipMinorFeatures8_VG_IM_INDEX_FORMAT			0x00008000
#define chipMinorFeatures8_SNAPPAGE_CMD				0x00010000
#define chipMinorFeatures8_SH_NO_INDEX_CONST_ON_A0		0x00020000
#define chipMinorFeatures8_SH_NO_ONECONST_LIMIT			0x00040000
#define chipMinorFeatures8_SH_IMG_LDST_ON_TEMP			0x00080000
#define chipMinorFeatures8_COMPUTE_ONLY				0x00100000
#define chipMinorFeatures8_SH_IMG_LDST_CLAMP			0x00200000
#define chipMinorFeatures8_SH_ICACHE_ALLOC_COUNT_FIX		0x00400000
#define chipMinorFeatures8_SH_ICACHE_PREFETCH			0x00800000
#define chipMinorFeatures8_PE2D_SEPARATE_CACHE			0x01000000
#define chipMinorFeatures8_VG_AYUV_INPUT_OUTPUT			0x02000000
#define chipMinorFeatures8_VG_DOUBLE_IMAGE			0x04000000
#define chipMinorFeatures8_VG_RECTANGLE_STRIPE_MODE		0x08000000
#define chipMinorFeatures8_VG_MMU				0x10000000
#define chipMinorFeatures8_VG_IM_FILTER				0x20000000
#define chipMinorFeatures8_VG_IM_YUV_PACKET			0x40000000
#define chipMinorFeatures8_VG_IM_YUV_PLANAR			0x80000000
#define chipMinorFeatures9_VG_PE_YUV_PACKET			0x00000001
#define chipMinorFeatures9_VG_COLOR_PRECISION_8_BIT		0x00000002
#define chipMinorFeatures9_PE_MSAA_OQ_FIX			0x00000004
#define chipMinorFeatures9_PSIO_MSAA_CL_FIX			0x00000008
#define chipMinorFeatures9_USC_DEFER_FILL_FIX			0x00000010
#define chipMinorFeatures9_SH_CLOCK_GATE_FIX			0x00000020
#define chipMinorFeatures9_FE_NEED_DUMMYDRAW			0x00000040
#define chipMinorFeatures9_PE2D_LINEAR_YUV420_OUTPUT		0x00000080
#define chipMinorFeatures9_PE2D_LINEAR_YUV420_10BIT		0x00000100
#define chipMinorFeatures9_MULTI_CLUSTER			0x00000200
#define chipMinorFeatures9_VG_TS_CULLING			0x00000400
#define chipMinorFeatures9_VG_FP25				0x00000800
#define chipMinorFeatures9_SH_MULTI_WG_PACK			0x00001000
#define chipMinorFeatures9_SH_DUAL16_SAMPLEMASK_ZW		0x00002000
#define chipMinorFeatures9_TPG_TRIVIAL_MODE_FIX			0x00004000
#define chipMinorFeatures9_TX_ASTC_MULTISLICE_FIX		0x00008000
#define chipMinorFeatures9_FE_ROBUST_FIX			0x00010000
#define chipMinorFeatures9_SH_GPIPE_ACCESS_FULLTEMPS		0x00020000
#define chipMinorFeatures9_PSIO_INTERLOCK			0x00040000
#define chipMinorFeatures9_PA_WIDELINE_FIX			0x00080000
#define chipMinorFeatures9_WIDELINE_HELPER_FIX			0x00100000
#define chipMinorFeatures9_G2D_3RD_PARTY_COMPRESSION_1_1	0x00200000
#define chipMinorFeatures9_TX_FLUSH_L1CACHE			0x00400000
#define chipMinorFeatures9_PE_DITHER_FIX2			0x00800000
#define chipMinorFeatures9_G2D_DEC400				0x01000000
#define chipMinorFeatures9_SH_TEXLD_U_FIX			0x02000000
#define chipMinorFeatures9_MC_FCCACHE_BYTEMASK			0x04000000
#define chipMinorFeatures9_SH_MULTI_WG_PACK_FIX			0x08000000
#define chipMinorFeatures9_DC_OVERLAY_SCALING			0x10000000
#define chipMinorFeatures9_DC_SOURCE_ROTATION			0x20000000
#define chipMinorFeatures9_DC_TILED				0x40000000
#define chipMinorFeatures9_DC_YUV_L1				0x80000000
#define chipMinorFeatures10_DC_D30_OUTPUT			0x00000001
#define chipMinorFeatures10_DC_MMU				0x00000002
#define chipMinorFeatures10_DC_COMPRESSION			0x00000004
#define chipMinorFeatures10_DC_QOS				0x00000008
#define chipMinorFeatures10_PE_ADVANCE_BLEND_PART0		0x00000010
#define chipMinorFeatures10_FE_PATCHLIST_FETCH_FIX		0x00000020
#define chipMinorFeatures10_RA_CG_FIX				0x00000040
#define chipMinorFeatures10_EVIS_VX2				0x00000080
#define chipMinorFeatures10_NN_FLOAT				0x00000100
#define chipMinorFeatures10_DEC400				0x00000200
#define chipMinorFeatures10_LS_SUPPORT_PERCOMP_DEPENDENCY	0x00000400
#define chipMinorFeatures10_TP_ENGINE				0x00000800
#define chipMinorFeatures10_MULTI_CORE_BLOCK_SET_CONFIG2	0x00001000
#define chipMinorFeatures10_PE_VMSAA_COVERAGE_CACHE_FIX		0x00002000
#define chipMinorFeatures10_SECURITY_AHB			0x00004000
#define chipMinorFeatures10_MULTICORE_SEMAPHORESTALL_V3		0x00008000
#define chipMinorFeatures10_SMALLBATCH				0x00010000
#define chipMinorFeatures10_SH_CMPLX				0x00020000
#define chipMinorFeatures10_SH_IDIV0_SWZL_EHS			0x00040000
#define chipMinorFeatures10_TX_LERP_LESS_BIT			0x00080000
#define chipMinorFeatures10_SH_GM_ENDIAN			0x00100000
#define chipMinorFeatures10_SH_GM_USC_UNALLOC			0x00200000
#define chipMinorFeatures10_SH_END_OF_BB			0x00400000
#define chipMinorFeatures10_VIP_V7				0x00800000
#define chipMinorFeatures10_TX_BORDER_CLAMP_FIX			0x01000000
#define chipMinorFeatures10_SH_IMG_LD_LASTPIXEL_FIX		0x02000000
#define chipMinorFeatures10_ASYNC_BLT				0x04000000
#define chipMinorFeatures10_ASYNC_FE_FENCE_FIX			0x08000000
#define chipMinorFeatures10_PSCS_THROTTLE			0x10000000
#define chipMinorFeatures10_SEPARATE_LS				0x20000000
#define chipMinorFeatures10_MCFE				0x40000000
#define chipMinorFeatures10_WIDELINE_TRIANGLE_EMU		0x80000000
#define chipMinorFeatures11_VG_RESOLUTION_8K			0x00000001
#define chipMinorFeatures11_FENCE_32BIT				0x00000002
#define chipMinorFeatures11_FENCE_64BIT				0x00000004
#define chipMinorFeatures11_NN_INTERLEVE8			0x00000008
#define chipMinorFeatures11_TP_REORDER				0x00000010
#define chipMinorFeatures11_PE_DEPTH_ONLY_OQFIX			0x00000020

#if defined EXTENDED_FEATURE_LIST
#define chipMinorFeatures11_TX_SEAMLESS_CUBE		0x00000040
#define chipMinorFeatures11_TX_SNORM_SUPPORT		0x00000080
#define chipMinorFeatures11_SH_SCATTER_GATHER		0x00000100
#define chipMinorFeatures11_HWMANAGED_LS			0x00000200
#define chipMinorFeatures11_SH_IMAGE_ENABLE_FIX		0x00000400
#define chipMinorFeatures11_MSAA_FRAGMENT_OPERATION	0x00000800
#define chipMinorFeatures11_PE_TILE_CACHE_FLUSH_FIX	0x00001000
#define chipMinorFeatures11_BLT_YUV_OUTPUT			0x00002000
#define chipMinorFeatures11_SH_IO_CG_FIX			0x00004000
#define chipMinorFeatures11_SH_ROBUSTNESS_FIX		0x00008000
#define chipMinorFeatures11_USC_ATOMIC_FIX2			0x00010000
#define chipMinorFeatures11_PE_A8B8G8R8				0x00020000
#define chipMinorFeatures11_MULTIVIEW_RENDER		0x00040000
#define chipMinorFeatures11_FE_DRAW_DIRECT			0x00080000
#define chipMinorFeatures11_TX_VKBORDER_MODE		0x00100000
#define chipMinorFeatures11_TX_UNNORMALIZED_COORD	0x00200000
#define chipMinorFeatures11_PA_LINECLIP_FIX			0x00400000
#define chipMinorFeatures11_TX_8bit_UVFrac_ROUNDING_FIX 0x00800000
#define chipMinorFeatures11_MP_ARCH					0x01000000
#define chipMinorFeatures11_TX_NO_FIXED_FILTER		0x02000000
#define chipMinorFeatures11_SHARE_Z					0x04000000
#define chipMinorFeatures11_DE_2D_FAST_CLEAR		0x08000000
#define chipMinorFeatures11_DE_TILESTATUS_ROTATION_FIX 0x10000000
#define chipMinorFeatures11_TX_CLEAR_PENDING_FIX	0x20000000
#define chipMinorFeatures11_HI1_L2_CACHE			0x40000000
#define chipMinorFeatures11_USC_EVICT_CTRL_FIFO_FLOP_RESET_FIX 0x80000000
#define chipMinorFeatures12_FORMAT_10BIT_CROSS_4K	0x00000001
#define chipMinorFeatures12_FORMAT_P010LSB_I010		0x00000002
#define chipMinorFeatures12_ENDIAN_CONTROL			0x00000004
#define chipMinorFeatures12_G2D_RGB_PLANAR			0x00000008
#define chipMinorFeatures12_G2D_RGB_PLANAR_SOURCE	0x00000010
#define chipMinorFeatures12_G2D_DEC400EX			0x00000020
#define chipMinorFeatures12_G2D_FC_IN_DEC400EX		0x00000040
#define chipMinorFeatures12_G2D_NO_YUV420_SOURCE	0x00000080
#define chipMinorFeatures12_G2D_YUV420_101010		0x00000100
#define chipMinorFeatures12_G2D_MultiSrcBlt_Pipe	0x00000200
#define chipMinorFeatures12_G2D_Stretch_MultiSrc_Pipe 0x00000400
#define chipMinorFeatures12_G2D_Normalization		0x00000800
#define chipMinorFeatures12_G2D_Normalization_Quantization 0x00001000
#define chipMinorFeatures12_G2D_FRAME_DONE_INTR		0x00002000
#define chipMinorFeatures12_G2D_MASK_AND_COLORKEY	0x00004000
#define chipMinorFeatures12_AXIFE					0x00008000
#define chipMinorFeatures12_SH_VX2_FLOATING_MAD_FIX 0x00010000
#define chipMinorFeatures12_TS_FC_VULKAN_SUPPORT	0x00020000
#define chipMinorFeatures12_MSAA_FLOAT_64BIT		0x00040000
#define chipMinorFeatures12_INDIRECT_COMPUTE_ZERODIM_FIX 0x00080000
#define chipMinorFeatures12_Q_CHANNEL_SUPPORT		0x00100000
#define chipMinorFeatures12_MMU_PAGE_DESCRIPTOR		0x00200000
#define chipMinorFeatures12_YUV_LINEAR_TO_TILE_ROTATE	0x00400000
#define chipMinorFeatures12_VEC2_IMULIMAD32_SUPPORT	0x00800000
#define chipMinorFeatures12_VEC4_IMULIMAD32_SUPPORT	0x01000000
#define chipMinorFeatures12_VEC2_IDIVIMOD16_SUPPORT	0x02000000
#define chipMinorFeatures12_DST_TEX_I2F_F2I_INST_DEPRECATE	0x04000000
#define chipMinorFeatures12_ALU_FP16_INSTRUCTIONS	0x08000000
#define chipMinorFeatures12_DUAL16_14BIT_PC_SUPPORT	0x10000000
#define chipMinorFeatures12_LDST_CONV_4ROUNDING_MODES	0x20000000
#define chipMinorFeatures12_FULL_PACK_MODE_SUPPORT	0x40000000
#define chipMinorFeatures12_DEPTH_FLOAT32_SUPPORT	0x80000000
#define chipMinorFeatures13_GPU_INSPECTOR_COUNTERS	0x00000001
#define chipMinorFeatures13_FP32_TO_FP16_CONV_FIX	0x00000002
#define chipMinorFeatures13_IMGLD_COMP_COUNT_FIX	0x00000004
#define chipMinorFeatures13_IMGLD_WIDTH_LT16_FIX	0x00000008
#define chipMinorFeatures13_TX_FILTER_ROUND_FIX		0x00000010
#define chipMinorFeatures13_SH_FP32_FMA_SUPPORT		0x00000020
#define chipMinorFeatures13_PE_64BPP_LINEAR_FORMAT	0x00000040
#define chipMinorFeatures13_TX_ETC2_COMPRESSION		0x00000080
#define chipMinorFeatures13_HIGHP_VEC2				0x00000100
#define chipMinorFeatures13_MMU_PD_42_BIT_ADDRESS	0x00000200
#define chipMinorFeatures13_BLT_ROBUSTNESS_FIX		0x00000400
#define chipMinorFeatures13_TFB_PERF_FIX			0x00000800
#define chipMinorFeatures13_SH_SUPERSCALAR_ARCH		0x00001000
#define chipMinorFeatures13_PA_ZEROAREA_LINE_FIX	0x00002000
#define chipMinorFeatures13_VG_IMAGE_16K			0x00004000
#define chipMinorFeatures13_VG_FORMAT_ARGB2222		0x00008000
#define chipMinorFeatures13_VIP_HW_FINAL_RELEASE	0x00010000
#define chipMinorFeatures13_NN_SINGLEPORT_ACCUMBUFFER	0x00020000
#define chipMinorFeatures13_NN_STRIDE_SUPPORT		0x00040000
#define chipMinorFeatures13_SWTILING_PHASE1			0x00080000
#define chipMinorFeatures13_SWTILING_PHASE2			0x00100000
#define chipMinorFeatures13_TP_SIMPLE_INT16			0x00200000
#define chipMinorFeatures13_TP_REAL_INT16			0x00400000
#define chipMinorFeatures13_TP_ROI_POOLING			0x00800000
#define chipMinorFeatures13_TP_MAX_POOLING_STRIDE1	0x01000000
#define chipMinorFeatures13_TP_LRN					0x02000000
#define chipMinorFeatures13_TF_QUANTIZATION			0x04000000
#define chipMinorFeatures13_NN_NONZERO_BORDER		0x08000000
#define chipMinorFeatures13_NN_MIRROR_BORDER		0x10000000
#define chipMinorFeatures13_AI_GPU 					0x20000000
#define chipMinorFeatures13_TP_TENSOR_ADD_MUL		0x40000000
#define chipMinorFeatures13_NN_DEPTHWISE_INT16XINT8	0x80000000
#define chipMinorFeatures14_NN_DEPTHWISE_8BIT_VIP_V7 0x00000001
#define chipMinorFeatures14_TP_SOFTMAX				0x00000002
#define chipMinorFeatures14_NN_23BITS_POST_MULTIPLIER_VIP_V7 0x00000004
#define chipMinorFeatures14_TP_23BITS_POST_MULTIPLIER_VIP_V7 0x00000008
#define chipMinorFeatures14_CONV_INT16X8BIT_VIP_V7 0x00000010
#define chipMinorFeatures14_NN_REMOVE_POOLING		0x00000020
#define chipMinorFeatures14_NN_40BIT_BIAS			0x00000040
#define chipMinorFeatures14_TP_REMOVE_USC			0x00000080
#define chipMinorFeatures14_NN_ZDP6					0x00000100
#define chipMinorFeatures14_NN_XYDP9				0x00000200
#define chipMinorFeatures14_NN_FIRST_PIXEL_POOLING	0x00000400
#define chipMinorFeatures14_NN_ZDP3					0x00000800
#define chipMinorFeatures14_NN_XYDP6				0x00001000
#define chipMinorFeatures14_SWTILING_PHASE3			0x00002000
#define chipMinorFeatures14_USC_STAY_LRU			0x00004000
#define chipMinorFeatures14_COEF_COMPRESSION_ENHANCEMENT	0x00008000
#define chipMinorFeatures14_TP_COEF_COMPRESSION_ENHANCEMENT	0x00010000
#define chipMinorFeatures14_NN_COEF_DECOMPRESS_PERF2X	0x00020000
#define chipMinorFeatures14_TP_SMALLBATCH_PHASE1	0x00040000
#define chipMinorFeatures14_OCB_COUNTER				0x00080000
#define chipMinorFeatures14_SCALER					0x00100000
#define chipMinorFeatures14_SCALER_4K				0x00200000
#define chipMinorFeatures14_INPUT_4BIT				0x00400000
#define chipMinorFeatures14_NN_NO_Z_LOCATION_OFFSET	0x00800000
#define chipMinorFeatures14_OCB_REMAP_PHYSICAL_ADDRESS	0x01000000
#define chipMinorFeatures14_NN_SLOW_OUTPUT			0x02000000
#define chipMinorFeatures14_NO_NARROW_POST_PROCESS_PIPE	0x04000000
#define chipMinorFeatures14_TP_NN_PROBE				0x08000000
#define chipMinorFeatures14_NN_DEPTHWISE_SUPPORT	0x10000000
#define chipMinorFeatures14_NN_XYDP0				0x20000000
#define chipMinorFeatures14_NN_WRITE_WITHOUT_USC	0x40000000
#define chipMinorFeatures14_NN_HW_LIMITATION_NATIVE_KER_1x2_2x1	0x80000000
#define chipMinorFeatures15_NN_SMALLBATCH_PHASE1	0x00000001
#define chipMinorFeatures15_NN_SLICE_PADDING_TO_64BYTE_ALIGN 0x00000002
#define chipMinorFeatures15_NN_DW_1x1_CONV_MERGE	0x00000004
#define chipMinorFeatures15_TP_BFLOAT16				0x00000008
#define chipMinorFeatures15_TP_23BITS_POST_MULTIPLIER	0x00000010
#define chipMinorFeatures15_NN_TRANSPOSE			0x00000020
#define chipMinorFeatures15_NN_ZDP_TRANSPOSE_CH9_ONLY	0x00000040
#define chipMinorFeatures15_USE_SINGLE_PORT_VIPSRAM	0x00000080
#define chipMinorFeatures15_NN_LEAKY_RELU			0x00000100
#define chipMinorFeatures15_NN_PRELU				0x00000200
#define chipMinorFeatures15_NN_PER_CHANNEL_QUANT	0x00000400
#define chipMinorFeatures15_NN_PER_CHANNEL_QUANT_ASYM	0x00000800
#define chipMinorFeatures15_NN_ASYMMETRIC_INT8		0x00001000
#define chipMinorFeatures15_NN_FLOAT_POST_MULT		0x00002000
#define chipMinorFeatures15_PRELU_LEAKLY_RELU_CLAMP	0x00004000
#define chipMinorFeatures15_TPLITE_BFLOAT16			0x00008000
#define chipMinorFeatures15_PREPROCESS_IMG_BUF_640BYTE_LIMIT	0x00010000
#define chipMinorFeatures15_NN_POST_OUT_SUPPORT_FP16	0x00020000
#define chipMinorFeatures15_NN_POST_OUT_SUPPORT_BF16	0x00040000
#define chipMinorFeatures15_NN_POST_OUT_SUPPORT_FP32	0x00080000
#define chipMinorFeatures15_TP_KERNEL_1BYTE_ALGIN	0x00100000
#define chipMinorFeatures15_BFLOAT_COEF_COMPRESSION_ZERO_COEFBIT14_INVERSE	0x00200000
#define chipMinorFeatures15_NN_COMPRESSION_BYPASSS	0x00400000
#define chipMinorFeatures15_TP_3_USC				0x00800000
#define chipMinorFeatures15_BFP_COEF_AUTO_PAD_INCOMPLETE_ZERO_IN_KZ_PLANE	0x01000000
#define chipMinorFeatures15_NN_NATIVE_STRIDE_TWO	0x02000000
#define chipMinorFeatures15_NN_TENSOR_ADD			0x04000000
#define chipMinorFeatures15_TP_FLOAT32_IO			0x08000000
#define chipMinorFeatures15_NN_SMALL_BATCH_PHASE2	0x10000000
#define chipMinorFeatures15_TILE_ACCESS_CAPABILITY	0x20000000
#define chipMinorFeatures15_FAST_DP3_PREPROCESSOR	0x40000000
#define chipMinorFeatures15_DEPTHWISE_SUPPORT_16BIT_FORMAT	0x80000000
#define chipMinorFeatures16_NN_SUPPORT_ALU			0x00000001
#define chipMinorFeatures16_NN_ENHANCED_MAX_POOLING	0x00000002
#define chipMinorFeatures16_NN_TRANSPOSE_PHASE2		0x00000004
#define chipMinorFeatures16_NN_TENSOR_ADD_FIELD_MOVE_TO_EXT_CMD	0x00000008
#define chipMinorFeatures16_NN_CMD_SUPPORT_SLICE	0x00000010
#define chipMinorFeatures16_NN_CONV_CORE_BYPASS		0x00000020
#define chipMinorFeatures16_NN_TENSOR_ADD_RELU		0x00000040
#define chipMinorFeatures16_TPLITE_SUPPORT_TP_DATA_TRANSPOSE	0x00000080
#define chipMinorFeatures16_NN_SUPPORT_CONV_1D		0x00000100
#define chipMinorFeatures16_USE_VIPSRAM_FOR_KERNEL_STREAMING	0x00000200
#define chipMinorFeatures16_NN_SUPPORT_DUMMY_TILE	0x00000400
#define chipMinorFeatures16_NN_SUPPORT_KERNEL_1BYTE_ALIGN	0x00000800
#define chipMinorFeatures16_NN_1x1_NON_POOLING_PACKING	0x00001000
#define chipMinorFeatures16_NN_SUPPORT_BOTH_CONV_NATIVE_STRIDE2_AND_POOLING	0x00002000
#define chipMinorFeatures16_NN_SUPPORT_CONV1x1_AND_NATIVE_CONV_STRIDE2	0x00004000
#define chipMinorFeatures16_TP_REMOVE_FC			0x00008000
#define chipMinorFeatures16_VIP_REMOVE_MMU			0x00010000
#define chipMinorFeatures16_NN_RD_IMG_NEED_EXTRA_SPACE	0x00020000
#define chipMinorFeatures16_VIP_INDIV_CLK_NN		0x00040000
#define chipMinorFeatures16_VIP_EXPORT_CLK_DIV2		0x00080000
#define chipMinorFeatures16_NN_2D_AVERAGE_OUTPUT	0x00100000
#define chipMinorFeatures16_NN_JOB_CANCELATION		0x00200000
#define chipMinorFeatures16_NN_SUPPORT_GEMM			0x00400000
#define chipMinorFeatures16_NN_SUPPORT_INLINE_NWHC_AND_MATRIX_TRANSPOSE	0x00800000
#define chipMinorFeatures16_NN_SUPPORT_BATCH		0x01000000
#define chipMinorFeatures16_VIP_SUPPORT_DEC			0x02000000
#define chipMinorFeatures16_NN_SUPPORT_MULTI_AXI_ID	0x04000000
#define chipMinorFeatures16_NN_POST_OUT_SUPPORT_INT32	0x08000000
#define chipMinorFeatures16_NN_SUPPORT_STREAMPROCESSOR	0x10000000
#define chipMinorFeatures16_NN_DISTRIBUTED_VIPSRAM	0x20000000
#define chipMinorFeatures16_NN_FC_ENHANCEMENT		0x40000000
#define chipMinorFeatures16_NN_4BIT_PHASE1			0x80000000
#define chipMinorFeatures17_VIP_DEC400				0x00000001
#define chipMinorFeatures17_NN_POST_MULT_SUPPORT_FP_CONV	0x00000002
#define chipMinorFeatures17_NN_SUPPORT_16_8_QUANTIZATION	0x00000004
#define chipMinorFeatures17_SPECIAL_8BIT_SIGN_ABS_CONV	0x00000008
#define chipMinorFeatures17_NN_SUPPORT_CONFIGURABLE_FASTXDP3   0x00000010
#define chipMinorFeatures17_NN_USE_CORE_SHARING_IMGBUF_AND_SEQ_NO_ZEROSKIPPING	0x00000020
#define chipMinorFeatures17_SUPPORT_DECONVNxN_S_LESS_THAN_16	0x00000040
#define chipMinorFeatures17_NN_PICOCORE_DEPTHWISE   0x00000080
#define chipMinorFeatures17_VIP_SUPPORT_TENSOR_TRANSFER   0x00000100
#define chipMinorFeatures17_NN_SUPPORT_CMD_LOOP		0x00000200
#define chipMinorFeatures17_VIP_SUPPORT_X_FRAME_COMPRESSION   0x00000400
#define chipMinorFeatures17_NN_SMALL_ACCUM			0x00000800
#define chipMinorFeatures17_NN_SINGLE_POSTMULT_FIELDS_IN_BITSTREAM   0x00001000
#define chipMinorFeatures17_POST_MULTIPLIER_LOW_POWER_MODE   0x00002000
#define chipMinorFeatures17_NN_PER3DTILE_BUBBLE_FIX	0x00004000
#define chipMinorFeatures17_NN_CACHELINE_MODE_PERF_FIX   0x00008000
#define chipMinorFeatures17_NN_CONV1x1_PERF_FIX		0x00010000
#define chipMinorFeatures17_TP_REORDER_FIX			0x00020000
#define chipMinorFeatures17_NN_CONVOUT_FIFO_DEPTH_FIX	0x00040000
#define chipMinorFeatures17_NN_ZXDP3_KERNEL_READ_CONFLICT_FIX   0x00080000
#define chipMinorFeatures17_NN_ZDP3_NO_COMPRESS_FIX	0x00100000
#define chipMinorFeatures17_NN_ASYNC_COPY_PERF_FIX	0x00200000
#define chipMinorFeatures17_HI_REORDER_FIX			0x00400000
#define chipMinorFeatures17_INCORRECT_WR_REQ_TO_USC_BETWEEN_REORDER_AND_NORMAL_LAYER_FIX   0x00800000
#define chipMinorFeatures17_TP_REORDER_LAYER_SUSPEND_FIX   0x01000000
#define chipMinorFeatures17_NN_ASYNC_COPY_MERGE_FIX	0x02000000
#define chipMinorFeatures17_USC_INVALIDATE_CACHE_LINE_FIX	0x04000000
#define chipMinorFeatures17_NN_REQ_SLOWARBITRATION_FIX	0x08000000
#define chipMinorFeatures17_IMAGE_PARTIAL_CACHE_FIX	0x10000000
#define chipMinorFeatures17_FULLCACHE_KERNELHEAD_FIX	0x20000000
#define chipMinorFeatures17_NN_ZDP_INIMAGE_SIZE_FIX	0x40000000
#define chipMinorFeatures17_IDLE_BEFORE_FLUSH_COMPLETE_FIX   0x80000000
#define chipMinorFeatures18_NO_FLUSH_USC_FIX		0x00000001
#define chipMinorFeatures18_SMALL_BATCH_FLOPS_RESET_FIX	0x00000002
#define chipMinorFeatures18_SMALL_BATCH_DISBLE_FIX	0x00000004
#define chipMinorFeatures18_OUTPUT_CONVERT_UINT8_INT8_TO_UINT16_INT16_FIX 0x00000008
#define chipMinorFeatures18_IMAGE_NOT_PACKED_IN_SRAM_FIX 0x00000010
#define chipMinorFeatures18_COEF_DELTA_CORD_OVERFLOW_ZRL_8BIT_FIX 0x00000020
#define chipMinorFeatures18_USC_INDIVIDUAL_PORT_WRT_EARLY_EVICT_DATA_CORRUPT_FIX 0x00000040
#define chipMinorFeatures18_LOW_EFFICIENCY_OF_ID_WRITE_IMGBUF_FIX 0x00000080
#define chipMinorFeatures18_KERNEL_VIP_SRAM_READ_BW_LIMITATION_FIX 0x00000100
#define chipMinorFeatures18_USC_BOTTLENECK_FIX		0x00000200
#define chipMinorFeatures18_KERNEL_PER_CORE_LESS_THAN_THIRD_COEF_BUFF_DEPTH_FIX 0x00000400
#define chipMinorFeatures18_NN_TILE_NUM_BIGGER_THAN_1024_FIX 0x00000800
#define chipMinorFeatures18_KERNEL_SIZE_WASTE_IN_PARTIAL_MODE_FIX 0x00001000
#define chipMinorFeatures18_NN_COMMAND_KERNEL_REQUEST_CONFICT_FIX 0x00002000
#define chipMinorFeatures18_TP_REORDER_INTILE_X_SIZE_512_FIX 0x00004000
#define chipMinorFeatures18_IMG_POP_PIPELINE_PAUSE_FIX 0x00008000
#define chipMinorFeatures18_FULLCACHE_KERNEL_INTERLEAVE_FIX 0x00010000
#define chipMinorFeatures18_V8_SINGLE_PORT_ACCUMULATION_BUFFER_RW_CONFICT_ZERO_SKIP_PERF_FIX 0x00020000
#define chipMinorFeatures18_V8_ACCUMLATION_READ_OUT_HAS_BUBBLES_PERF_FIX 0x00040000
#define chipMinorFeatures18_DEPTHWISE_NEIGHBOR_IMG_DATA_TRANSFER_NOT_EFFICIENT_FIX 0x00080000
#define chipMinorFeatures18_DR_JD_DIFF_CONDITION_FOR_CACHELINE_MODE_PRE_FIX 0x00100000
#define chipMinorFeatures18_TP_ACCESS_VIPSRAM_OT_IS_ONE_FIX 0x00200000
#define chipMinorFeatures18_EVIS2_FLOP_RESET_FIX	0x00400000
#define chipMinorFeatures18_OUTIMAGE_X_BITWIDTH_LIMIT_FOR_NN_TRANSPOSE_FIX 0x00800000
#define chipMinorFeatures18_USC_ASYNC_CP_RTN_FLOP_RESET_FIX 0x01000000
#define chipMinorFeatures18_IMG_ADDR_NOT_WRAP_IF_OVER_OCB_ADDR_FIX 0x02000000
#define chipMinorFeatures18_NEGATIVE_POST_SHIFT_FIX 0x04000000
#define chipMinorFeatures18_INIMAGE_2DTILE_NOT_LESS_160PIXEL_FIX 0x08000000
#define chipMinorFeatures18_IMG_CAHCE_MODE_MUST_0_IN_IMG_DIRECT_MODE_FIX 0x10000000
#define chipMinorFeatures18_BURST_COLLECT_DUMMY_DATA_WASTE_CYCLES_FIX 0x20000000
#define chipMinorFeatures18_INIMG_NOT_64BYTE_ALIGN_CACHELINE_MODE_FIX 0x40000000
#define chipMinorFeatures18_TP_FC_FLOAT_LAST_PIXEL_NEGATIVE_0_FIX 0x80000000
#define chipMinorFeatures19_NN_WASTE_COEF_READ_WRITE_BANDWIDTH_128BYTE_VIPSRAM_IN_FULL_PATIAL_CACHE_MODE_FIX 0x00000001
#define chipMinorFeatures19_NN_IN_TILE_DATA_IS_ALL_PAD_FIX 0x00000002
#define chipMinorFeatures19_NN_TP_INSTR_COMPLETE_IN_SAME_CYCLE_WITH_WAIT_EVENT_FIX 0x00000004
#define chipMinorFeatures19_CORE_IMAGE_TRANSER_NOT_EFFICIENT_BETWEEN_PARTITION_FIX 0x00000008
#define chipMinorFeatures19_TP_FC_KERNEL_STREAM_MUST_LESS_THAN_OR_EQUAL_TO_64BYTE_WHEN_1BYTE_ALGINE_FIX 0x00000010
#define chipMinorFeatures19_NN_KERNEL_1x1_NO_PAD_FIX 0x00000020
#define chipMinorFeatures19_NN_DEPTHWISE_AFTER_16BIT_LAYER_LIMIT_FIX 0x00000040
#define chipMinorFeatures19_TP_NOT_FULL_USE_CACHE_LINE_FIX 0x00000080
#define chipMinorFeatures19_SH_MOVAI_MOVAR_UNUSED_COMPONENTS_WRITE_DIRTY_DATA_FIX 0x00000100
#define chipMinorFeatures19_BURST_COLLECT_CONSUMES_MC_DATA_WIDTH_PER_CYCLE_FIX 0x00000200
#define chipMinorFeatures19_TP_ASSYM_INT8_FIX 0x00000400
#define chipMinorFeatures19_NN_PAD_SLICE_ERROR_WHEN_TRANSPSE_FIX 0x00000800
#define chipMinorFeatures19_NN_2ND_IMG_BASE_ADDR_FIX 0x00001000
#define chipMinorFeatures19_NN_TP_SYSTEM_FIX 0x00002000
#define chipMinorFeatures19_NN_INTILE_YSIZE_128_LIMIT_FIX 0x00004000
#define chipMinorFeatures19_SH_CLOCK_GATOR_IDLE_CONDITON_FIX 0x00008000
#define chipMinorFeatures19_NN_BURST_COLLECTER_LAST_FLAG_FIX 0x00010000
#define chipMinorFeatures19_V83_CONVERTER_FOR_NEG_0_FIX 0x00020000
#define chipMinorFeatures19_NN_2ND_IMG_SMALL_3D_TILE_FIX 0x00040000
#define chipMinorFeatures19_NN_TILE_YSIZE_127_LIMITATION_FIX 0x00080000
#define chipMinorFeatures19_NN_CONV_1D_16BIT_FORMAT_INTILE_SIZE_LIMITATION_FIX 0x00100000
#define chipMinorFeatures19_NN_VIPSRAM_DOUBLE_BUFFER_FIX 0x00200000
#define chipMinorFeatures19_NN_JD_DIRECT_MODE_FIX 0x00400000
#define chipMinorFeatures19_NN_KERNEL_DIRECT_WRONG_PUSH_FIX 0x00800000
#define chipMinorFeatures19_HI_DEFAULT_ENABLE_REORDER_FIX 0x01000000
#define chipMinorFeatures19_V8_DIRECT_MODE_START_ADDR_BIAS_FOR_NEGATIVE_OFFSET_FIX 0x02000000
#define chipMinorFeatures19_V83_INTILESIZE_1X1_10BITS_FIX 0x04000000
#define chipMinorFeatures19_FASTXDP3_ONLY_IN_DEPTHWISE_FIX 0x08000000
#define chipMinorFeatures19_USC_PAUSE_TP_WR_REQ_MORE_THAN_256_CYCLES_FIX 0x10000000
#define chipMinorFeatures19_DEPTHWISE_FLOAT_FIX 0x20000000
#define chipMinorFeatures19_TP_CIRCULAR_BUF_WRAP_ADDRESS_OVERFLOW_FIX 0x40000000
#define chipMinorFeatures19_NN_CIRCULAR_BUF_WRAP_ADDRESS_OVERFLOW_FIX 0x80000000
#define chipMinorFeatures20_CLOCK_DIV2_FREQ_CHANGE_FIX 0x00000001
#define chipMinorFeatures20_SMALL_TILE_TENSOR_ADD_FIX 0x00000002
#define chipMinorFeatures20_DECOMPRESSOR_DEPTHWISE_FLOAT_FIX 0x00000004
#define chipMinorFeatures20_TP_CIRCULAR_BUF_WRAP_ADDRESS_LESS_FIX 0x00000008
#define chipMinorFeatures20_V83_NUMOFPENDINGTILES_FOR_2NDIMAGE_FIX 0x00000010
#define chipMinorFeatures20_V83_1ST_CACHE_MODE_VIPSRAM_RD_UPDATE_FIX 0x00000020
#define chipMinorFeatures20_V83_1ST_KERNEL_STREAM_BUFFER_UPDATE_FIX 0x00000040
#define chipMinorFeatures20_USC_RW_SAME_CACHELINE_UPDATE_FIX 0x00000080
#define chipMinorFeatures20_NN_KERNEL_MSS_SBP2_DIRECT_STEAM_STEAM_FIX 0x00000100
#define chipMinorFeatures20_CORE_NUM_OF_KID_FOR_MULTI_LAYER_FIX 0x00000200
#define chipMinorFeatures20_KERNEL_XSIZE_YSIZE_NUM_FIX 0x00000400
#define chipMinorFeatures20_NN_1ST_AND_2ND_INIMAGE_RAISE_VIPSRAM_RD_UPDATE_AT_SAME_TIME_FIX 0x00000800
#define chipMinorFeatures20_NN_1ST_AND_2ND_INIMAGE_RAISE_VIPSRAM_RD_UPDATE_AT_SAME_TIME_PHASE1_FIX 0x00001000
#define chipMinorFeatures20_NN_1ST_AND_2ND_INIMAGE_RAISE_VIPSRAM_RD_UPDATE_AT_SAME_TIME_PHASE2_FIX 0x00002000
#define chipMinorFeatures20_TP_SPECIAL_LIST_PARSER_FIX 0x00004000
#define chipMinorFeatures20_DECOMPRESSOR_TREATS_TOTAL_CORES_AS_ACTIVE_CORES_FIX 0x00008000
#define chipMinorFeatures20_DIRECT_INIMAGE_XSTIDE_LE_13BIT_FIX 0x00010000
#define chipMinorFeatures20_SECONDIMG_TILE_SIDEBANFIFO_FIX 0x00020000
#define chipMinorFeatures20_TRSPB2_ENDADDR_EQUAL_SRAMEND_FIX 0x00040000
#define chipMinorFeatures20_NN_FP16_ALU 0x00080000
#define chipMinorFeatures20_NN_INT16_ALU 0x00100000
#define chipMinorFeatures20_NN_INT8_SCALE 0x00200000
#define chipMinorFeatures20_NN_POWER_ISOLATION 0x00400000
#define chipMinorFeatures20_ZRL_7BIT 0x00800000
#define chipMinorFeatures20_NN_SMALLBATCH 0x01000000
#define chipMinorFeatures20_TP_SMALLBATCH 0x02000000
#define chipMinorFeatures20_ZRL_8BIT 0x04000000
#define chipMinorFeatures20_DDR_BURST_LEN_256B 0x08000000
#define chipMinorFeatures20_XY_OFFSET_LIMITATION_FIX 0x10000000
#define chipMinorFeatures20_NN_NONZERO_MIRROR_BORDER 0x20000000
#define chipMinorFeatures20_IMAGE_PARTIAL_CACHE 0x40000000
#endif

#endif /* COMMON_XML */
