
freertos_app_example_1_6_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006748  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  080068f8  080068f8  000168f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b2c  08006b2c  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08006b2c  08006b2c  00016b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b34  08006b34  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b34  08006b34  00016b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b38  08006b38  00016b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006b3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
 10 .bss          000047bc  20000084  20000084  00020084  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004840  20004840  00020084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019054  00000000  00000000  000200f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000382e  00000000  00000000  0003914b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001668  00000000  00000000  0003c980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001163  00000000  00000000  0003dfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000050a2  00000000  00000000  0003f14b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019221  00000000  00000000  000441ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ebdc8  00000000  00000000  0005d40e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006b04  00000000  00000000  001491d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  0014fcdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000084 	.word	0x20000084
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080068e0 	.word	0x080068e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000088 	.word	0x20000088
 80001ec:	080068e0 	.word	0x080068e0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80005a0:	f004 ffea 	bl	8005578 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a4:	f000 fd46 	bl	8001034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a8:	f000 f814 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ac:	f000 f970 	bl	8000890 <MX_GPIO_Init>
  MX_ETH_Init();
 80005b0:	f000 f87a 	bl	80006a8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005b4:	f000 f914 	bl	80007e0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005b8:	f000 f93c 	bl	8000834 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80005bc:	f000 f8c2 	bl	8000744 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 80005c0:	4803      	ldr	r0, [pc, #12]	; (80005d0 <main+0x34>)
 80005c2:	f002 f995 	bl	80028f0 <HAL_TIM_Base_Start_IT>
	
    /* add application, ... */
	app_init();
 80005c6:	f004 fc29 	bl	8004e1c <app_init>

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005ca:	f003 fb7a 	bl	8003cc2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <main+0x32>
 80005d0:	200002c8 	.word	0x200002c8

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	; 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	; 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f005 fa51 	bl	8005a8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <SystemClock_Config+0xcc>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	4a27      	ldr	r2, [pc, #156]	; (80006a0 <SystemClock_Config+0xcc>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	; 0x40
 8000608:	4b25      	ldr	r3, [pc, #148]	; (80006a0 <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a21      	ldr	r2, [pc, #132]	; (80006a4 <SystemClock_Config+0xd0>)
 800061e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000630:	2301      	movs	r3, #1
 8000632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000634:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800063e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000644:	2304      	movs	r3, #4
 8000646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000648:	23a8      	movs	r3, #168	; 0xa8
 800064a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064c:	2302      	movs	r3, #2
 800064e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000650:	2307      	movs	r3, #7
 8000652:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0320 	add.w	r3, r7, #32
 8000658:	4618      	mov	r0, r3
 800065a:	f001 fc2f 	bl	8001ebc <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000664:	f000 fa16 	bl	8000a94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066c:	2302      	movs	r3, #2
 800066e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000674:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800067a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800067e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2105      	movs	r1, #5
 8000686:	4618      	mov	r0, r3
 8000688:	f001 fe90 	bl	80023ac <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000692:	f000 f9ff 	bl	8000a94 <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3750      	adds	r7, #80	; 0x50
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40007000 	.word	0x40007000

080006a8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006ac:	4b1f      	ldr	r3, [pc, #124]	; (800072c <MX_ETH_Init+0x84>)
 80006ae:	4a20      	ldr	r2, [pc, #128]	; (8000730 <MX_ETH_Init+0x88>)
 80006b0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80006b2:	4b20      	ldr	r3, [pc, #128]	; (8000734 <MX_ETH_Init+0x8c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006b8:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <MX_ETH_Init+0x8c>)
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006be:	4b1d      	ldr	r3, [pc, #116]	; (8000734 <MX_ETH_Init+0x8c>)
 80006c0:	22e1      	movs	r2, #225	; 0xe1
 80006c2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006c4:	4b1b      	ldr	r3, [pc, #108]	; (8000734 <MX_ETH_Init+0x8c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006ca:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <MX_ETH_Init+0x8c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006d0:	4b18      	ldr	r3, [pc, #96]	; (8000734 <MX_ETH_Init+0x8c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006d6:	4b15      	ldr	r3, [pc, #84]	; (800072c <MX_ETH_Init+0x84>)
 80006d8:	4a16      	ldr	r2, [pc, #88]	; (8000734 <MX_ETH_Init+0x8c>)
 80006da:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80006dc:	4b13      	ldr	r3, [pc, #76]	; (800072c <MX_ETH_Init+0x84>)
 80006de:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80006e2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80006e4:	4b11      	ldr	r3, [pc, #68]	; (800072c <MX_ETH_Init+0x84>)
 80006e6:	4a14      	ldr	r2, [pc, #80]	; (8000738 <MX_ETH_Init+0x90>)
 80006e8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80006ea:	4b10      	ldr	r3, [pc, #64]	; (800072c <MX_ETH_Init+0x84>)
 80006ec:	4a13      	ldr	r2, [pc, #76]	; (800073c <MX_ETH_Init+0x94>)
 80006ee:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80006f0:	4b0e      	ldr	r3, [pc, #56]	; (800072c <MX_ETH_Init+0x84>)
 80006f2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80006f6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80006f8:	480c      	ldr	r0, [pc, #48]	; (800072c <MX_ETH_Init+0x84>)
 80006fa:	f000 fde3 	bl	80012c4 <HAL_ETH_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000704:	f000 f9c6 	bl	8000a94 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000708:	2238      	movs	r2, #56	; 0x38
 800070a:	2100      	movs	r1, #0
 800070c:	480c      	ldr	r0, [pc, #48]	; (8000740 <MX_ETH_Init+0x98>)
 800070e:	f005 f9bc 	bl	8005a8a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000712:	4b0b      	ldr	r3, [pc, #44]	; (8000740 <MX_ETH_Init+0x98>)
 8000714:	2221      	movs	r2, #33	; 0x21
 8000716:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000718:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_ETH_Init+0x98>)
 800071a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800071e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <MX_ETH_Init+0x98>)
 8000722:	2200      	movs	r2, #0
 8000724:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000218 	.word	0x20000218
 8000730:	40028000 	.word	0x40028000
 8000734:	20000840 	.word	0x20000840
 8000738:	20000178 	.word	0x20000178
 800073c:	200000d8 	.word	0x200000d8
 8000740:	200000a0 	.word	0x200000a0

08000744 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800074a:	f107 0308 	add.w	r3, r7, #8
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000760:	4b1d      	ldr	r3, [pc, #116]	; (80007d8 <MX_TIM2_Init+0x94>)
 8000762:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000766:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000768:	4b1b      	ldr	r3, [pc, #108]	; (80007d8 <MX_TIM2_Init+0x94>)
 800076a:	2201      	movs	r2, #1
 800076c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076e:	4b1a      	ldr	r3, [pc, #104]	; (80007d8 <MX_TIM2_Init+0x94>)
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84000-1;
 8000774:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <MX_TIM2_Init+0x94>)
 8000776:	4a19      	ldr	r2, [pc, #100]	; (80007dc <MX_TIM2_Init+0x98>)
 8000778:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077a:	4b17      	ldr	r3, [pc, #92]	; (80007d8 <MX_TIM2_Init+0x94>)
 800077c:	2200      	movs	r2, #0
 800077e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000780:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <MX_TIM2_Init+0x94>)
 8000782:	2200      	movs	r2, #0
 8000784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000786:	4814      	ldr	r0, [pc, #80]	; (80007d8 <MX_TIM2_Init+0x94>)
 8000788:	f002 f862 	bl	8002850 <HAL_TIM_Base_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8000792:	f000 f97f 	bl	8000a94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800079a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	; (80007d8 <MX_TIM2_Init+0x94>)
 80007a4:	f002 fa04 	bl	8002bb0 <HAL_TIM_ConfigClockSource>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80007ae:	f000 f971 	bl	8000a94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b2:	2300      	movs	r3, #0
 80007b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007ba:	463b      	mov	r3, r7
 80007bc:	4619      	mov	r1, r3
 80007be:	4806      	ldr	r0, [pc, #24]	; (80007d8 <MX_TIM2_Init+0x94>)
 80007c0:	f002 fc2c 	bl	800301c <HAL_TIMEx_MasterConfigSynchronization>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80007ca:	f000 f963 	bl	8000a94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200002c8 	.word	0x200002c8
 80007dc:	0001481f 	.word	0x0001481f

080007e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_USART3_UART_Init+0x4c>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <MX_USART3_UART_Init+0x50>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <MX_USART3_UART_Init+0x4c>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_USART3_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_USART3_UART_Init+0x4c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_USART3_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_USART3_UART_Init+0x4c>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_USART3_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_USART3_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_USART3_UART_Init+0x4c>)
 8000818:	f002 fc90 	bl	800313c <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000822:	f000 f937 	bl	8000a94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000310 	.word	0x20000310
 8000830:	40004800 	.word	0x40004800

08000834 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000838:	4b14      	ldr	r3, [pc, #80]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800083a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800083e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000842:	2204      	movs	r2, #4
 8000844:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000848:	2202      	movs	r2, #2
 800084a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000854:	2202      	movs	r2, #2
 8000856:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800085a:	2201      	movs	r2, #1
 800085c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000860:	2200      	movs	r2, #0
 8000862:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000866:	2200      	movs	r2, #0
 8000868:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800086c:	2201      	movs	r2, #1
 800086e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000872:	2200      	movs	r2, #0
 8000874:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	; (800088c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000878:	f001 fa11 	bl	8001c9e <HAL_PCD_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000882:	f000 f907 	bl	8000a94 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000358 	.word	0x20000358

08000890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08c      	sub	sp, #48	; 0x30
 8000894:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
 80008aa:	4b4c      	ldr	r3, [pc, #304]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a4b      	ldr	r2, [pc, #300]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008b0:	f043 0304 	orr.w	r3, r3, #4
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b49      	ldr	r3, [pc, #292]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	61bb      	str	r3, [r7, #24]
 80008c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	4b45      	ldr	r3, [pc, #276]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a44      	ldr	r2, [pc, #272]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b42      	ldr	r3, [pc, #264]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b3e      	ldr	r3, [pc, #248]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	4a3d      	ldr	r2, [pc, #244]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6313      	str	r3, [r2, #48]	; 0x30
 80008ee:	4b3b      	ldr	r3, [pc, #236]	; (80009dc <MX_GPIO_Init+0x14c>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	4b37      	ldr	r3, [pc, #220]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a36      	ldr	r2, [pc, #216]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b34      	ldr	r3, [pc, #208]	; (80009dc <MX_GPIO_Init+0x14c>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	4b30      	ldr	r3, [pc, #192]	; (80009dc <MX_GPIO_Init+0x14c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a2f      	ldr	r2, [pc, #188]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000920:	f043 0308 	orr.w	r3, r3, #8
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b2d      	ldr	r3, [pc, #180]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0308 	and.w	r3, r3, #8
 800092e:	60bb      	str	r3, [r7, #8]
 8000930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	4b29      	ldr	r3, [pc, #164]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a28      	ldr	r2, [pc, #160]	; (80009dc <MX_GPIO_Init+0x14c>)
 800093c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b26      	ldr	r3, [pc, #152]	; (80009dc <MX_GPIO_Init+0x14c>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f244 0181 	movw	r1, #16513	; 0x4081
 8000954:	4822      	ldr	r0, [pc, #136]	; (80009e0 <MX_GPIO_Init+0x150>)
 8000956:	f001 f989 	bl	8001c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2140      	movs	r1, #64	; 0x40
 800095e:	4821      	ldr	r0, [pc, #132]	; (80009e4 <MX_GPIO_Init+0x154>)
 8000960:	f001 f984 	bl	8001c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000964:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800096a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800096e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000974:	f107 031c 	add.w	r3, r7, #28
 8000978:	4619      	mov	r1, r3
 800097a:	481b      	ldr	r0, [pc, #108]	; (80009e8 <MX_GPIO_Init+0x158>)
 800097c:	f000 ffca 	bl	8001914 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000980:	f244 0381 	movw	r3, #16513	; 0x4081
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	4811      	ldr	r0, [pc, #68]	; (80009e0 <MX_GPIO_Init+0x150>)
 800099a:	f000 ffbb 	bl	8001914 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800099e:	2340      	movs	r3, #64	; 0x40
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <MX_GPIO_Init+0x154>)
 80009b6:	f000 ffad 	bl	8001914 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009ba:	2380      	movs	r3, #128	; 0x80
 80009bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009be:	2300      	movs	r3, #0
 80009c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009c6:	f107 031c 	add.w	r3, r7, #28
 80009ca:	4619      	mov	r1, r3
 80009cc:	4805      	ldr	r0, [pc, #20]	; (80009e4 <MX_GPIO_Init+0x154>)
 80009ce:	f000 ffa1 	bl	8001914 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009d2:	bf00      	nop
 80009d4:	3730      	adds	r7, #48	; 0x30
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020400 	.word	0x40020400
 80009e4:	40021800 	.word	0x40021800
 80009e8:	40020800 	.word	0x40020800

080009ec <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 4 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
void configureTimerForRunTimeStats(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
    ulHighFrequencyTimerTicks = 0;
 80009f0:	4b03      	ldr	r3, [pc, #12]	; (8000a00 <configureTimerForRunTimeStats+0x14>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	2000083c 	.word	0x2000083c

08000a04 <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8000a08:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <getRunTimeCounterValue+0x14>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	2000083c 	.word	0x2000083c

08000a1c <vApplicationIdleHook>:

/* Hook Functions */
void vApplicationIdleHook(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	   The idle hook will only get called if configUSE_IDLE_HOOK is set to 1
	   https://www.freertos.org/a00016.html
	   The idle hook is called repeatedly as long as the idle task is running. It
	   is paramount that the idle hook function does not call any API functions
	   that could cause it to block.*/
	LOGGER_LOG("  +\r\n");
 8000a20:	f003 ff30 	bl	8004884 <vPortEnterCritical>
 8000a24:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <vApplicationIdleHook+0x30>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a09      	ldr	r2, [pc, #36]	; (8000a50 <vApplicationIdleHook+0x34>)
 8000a2a:	213f      	movs	r1, #63	; 0x3f
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f004 ffb5 	bl	800599c <sniprintf>
 8000a32:	4603      	mov	r3, r0
 8000a34:	4a07      	ldr	r2, [pc, #28]	; (8000a54 <vApplicationIdleHook+0x38>)
 8000a36:	6013      	str	r3, [r2, #0]
 8000a38:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <vApplicationIdleHook+0x30>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f004 faa9 	bl	8004f94 <logger_log_print_>
 8000a42:	f003 ff4f 	bl	80048e4 <vPortExitCritical>
	
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	08006ad8 	.word	0x08006ad8
 8000a50:	080068f8 	.word	0x080068f8
 8000a54:	2000463c 	.word	0x2000463c

08000a58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a09      	ldr	r2, [pc, #36]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d101      	bne.n	8000a6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a6a:	f000 fb05 	bl	8001078 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a76:	d104      	bne.n	8000a82 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	4a04      	ldr	r2, [pc, #16]	; (8000a90 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a80:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END Callback 1 */
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40010000 	.word	0x40010000
 8000a90:	2000083c 	.word	0x2000083c

08000a94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <Error_Handler+0x8>
	...

08000aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <HAL_MspInit+0x54>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	4a11      	ldr	r2, [pc, #68]	; (8000af4 <HAL_MspInit+0x54>)
 8000ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <HAL_MspInit+0x54>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <HAL_MspInit+0x54>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	4a0a      	ldr	r2, [pc, #40]	; (8000af4 <HAL_MspInit+0x54>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <HAL_MspInit+0x54>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	210f      	movs	r1, #15
 8000ae2:	f06f 0001 	mvn.w	r0, #1
 8000ae6:	f000 fbc3 	bl	8001270 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800

08000af8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08e      	sub	sp, #56	; 0x38
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a55      	ldr	r2, [pc, #340]	; (8000c6c <HAL_ETH_MspInit+0x174>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	f040 80a4 	bne.w	8000c64 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	623b      	str	r3, [r7, #32]
 8000b20:	4b53      	ldr	r3, [pc, #332]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b24:	4a52      	ldr	r2, [pc, #328]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b2a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2c:	4b50      	ldr	r3, [pc, #320]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b34:	623b      	str	r3, [r7, #32]
 8000b36:	6a3b      	ldr	r3, [r7, #32]
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61fb      	str	r3, [r7, #28]
 8000b3c:	4b4c      	ldr	r3, [pc, #304]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b40:	4a4b      	ldr	r2, [pc, #300]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b42:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b46:	6313      	str	r3, [r2, #48]	; 0x30
 8000b48:	4b49      	ldr	r3, [pc, #292]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000b50:	61fb      	str	r3, [r7, #28]
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	2300      	movs	r3, #0
 8000b56:	61bb      	str	r3, [r7, #24]
 8000b58:	4b45      	ldr	r3, [pc, #276]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5c:	4a44      	ldr	r2, [pc, #272]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b5e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000b62:	6313      	str	r3, [r2, #48]	; 0x30
 8000b64:	4b42      	ldr	r3, [pc, #264]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000b6c:	61bb      	str	r3, [r7, #24]
 8000b6e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	4b3e      	ldr	r3, [pc, #248]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b78:	4a3d      	ldr	r2, [pc, #244]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b7a:	f043 0304 	orr.w	r3, r3, #4
 8000b7e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b80:	4b3b      	ldr	r3, [pc, #236]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b84:	f003 0304 	and.w	r3, r3, #4
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	4b37      	ldr	r3, [pc, #220]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b94:	4a36      	ldr	r2, [pc, #216]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b96:	f043 0301 	orr.w	r3, r3, #1
 8000b9a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9c:	4b34      	ldr	r3, [pc, #208]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	4b30      	ldr	r3, [pc, #192]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb0:	4a2f      	ldr	r2, [pc, #188]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bb2:	f043 0302 	orr.w	r3, r3, #2
 8000bb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb8:	4b2d      	ldr	r3, [pc, #180]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbc:	f003 0302 	and.w	r3, r3, #2
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	4b29      	ldr	r3, [pc, #164]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bcc:	4a28      	ldr	r2, [pc, #160]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bd2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd4:	4b26      	ldr	r3, [pc, #152]	; (8000c70 <HAL_ETH_MspInit+0x178>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000be0:	2332      	movs	r3, #50	; 0x32
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bec:	2303      	movs	r3, #3
 8000bee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf0:	230b      	movs	r3, #11
 8000bf2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	481e      	ldr	r0, [pc, #120]	; (8000c74 <HAL_ETH_MspInit+0x17c>)
 8000bfc:	f000 fe8a 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000c00:	2386      	movs	r3, #134	; 0x86
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c10:	230b      	movs	r3, #11
 8000c12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4817      	ldr	r0, [pc, #92]	; (8000c78 <HAL_ETH_MspInit+0x180>)
 8000c1c:	f000 fe7a 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c32:	230b      	movs	r3, #11
 8000c34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480f      	ldr	r0, [pc, #60]	; (8000c7c <HAL_ETH_MspInit+0x184>)
 8000c3e:	f000 fe69 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c42:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c54:	230b      	movs	r3, #11
 8000c56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4808      	ldr	r0, [pc, #32]	; (8000c80 <HAL_ETH_MspInit+0x188>)
 8000c60:	f000 fe58 	bl	8001914 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000c64:	bf00      	nop
 8000c66:	3738      	adds	r7, #56	; 0x38
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40028000 	.word	0x40028000
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020800 	.word	0x40020800
 8000c78:	40020000 	.word	0x40020000
 8000c7c:	40020400 	.word	0x40020400
 8000c80:	40021800 	.word	0x40021800

08000c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c94:	d115      	bne.n	8000cc2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <HAL_TIM_Base_MspInit+0x48>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ccc <HAL_TIM_Base_MspInit+0x48>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ca6:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <HAL_TIM_Base_MspInit+0x48>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2105      	movs	r1, #5
 8000cb6:	201c      	movs	r0, #28
 8000cb8:	f000 fada 	bl	8001270 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cbc:	201c      	movs	r0, #28
 8000cbe:	f000 faf3 	bl	80012a8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40023800 	.word	0x40023800

08000cd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	; 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a19      	ldr	r2, [pc, #100]	; (8000d54 <HAL_UART_MspInit+0x84>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d12c      	bne.n	8000d4c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	4a17      	ldr	r2, [pc, #92]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000cfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d00:	6413      	str	r3, [r2, #64]	; 0x40
 8000d02:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a10      	ldr	r2, [pc, #64]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000d18:	f043 0308 	orr.w	r3, r3, #8
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <HAL_UART_MspInit+0x88>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0308 	and.w	r3, r3, #8
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d3c:	2307      	movs	r3, #7
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <HAL_UART_MspInit+0x8c>)
 8000d48:	f000 fde4 	bl	8001914 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d4c:	bf00      	nop
 8000d4e:	3728      	adds	r7, #40	; 0x28
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40004800 	.word	0x40004800
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	40020c00 	.word	0x40020c00

08000d60 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d80:	d13f      	bne.n	8000e02 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a20      	ldr	r2, [pc, #128]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d9e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000db0:	230a      	movs	r3, #10
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4815      	ldr	r0, [pc, #84]	; (8000e10 <HAL_PCD_MspInit+0xb0>)
 8000dbc:	f000 fdaa 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000dc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dce:	f107 0314 	add.w	r3, r7, #20
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	480e      	ldr	r0, [pc, #56]	; (8000e10 <HAL_PCD_MspInit+0xb0>)
 8000dd6:	f000 fd9d 	bl	8001914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000ddc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dde:	4a0b      	ldr	r2, [pc, #44]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000de4:	6353      	str	r3, [r2, #52]	; 0x34
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dee:	4a07      	ldr	r2, [pc, #28]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000df0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000df4:	6453      	str	r3, [r2, #68]	; 0x44
 8000df6:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <HAL_PCD_MspInit+0xac>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e02:	bf00      	nop
 8000e04:	3728      	adds	r7, #40	; 0x28
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40023800 	.word	0x40023800
 8000e10:	40020000 	.word	0x40020000

08000e14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08c      	sub	sp, #48	; 0x30
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e24:	2300      	movs	r3, #0
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	4b2f      	ldr	r3, [pc, #188]	; (8000ee8 <HAL_InitTick+0xd4>)
 8000e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2c:	4a2e      	ldr	r2, [pc, #184]	; (8000ee8 <HAL_InitTick+0xd4>)
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	6453      	str	r3, [r2, #68]	; 0x44
 8000e34:	4b2c      	ldr	r3, [pc, #176]	; (8000ee8 <HAL_InitTick+0xd4>)
 8000e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e40:	f107 020c 	add.w	r2, r7, #12
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4611      	mov	r1, r2
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 fcce 	bl	80027ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000e50:	f001 fcb8 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8000e54:	4603      	mov	r3, r0
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e5c:	4a23      	ldr	r2, [pc, #140]	; (8000eec <HAL_InitTick+0xd8>)
 8000e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e62:	0c9b      	lsrs	r3, r3, #18
 8000e64:	3b01      	subs	r3, #1
 8000e66:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e68:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e6a:	4a22      	ldr	r2, [pc, #136]	; (8000ef4 <HAL_InitTick+0xe0>)
 8000e6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e6e:	4b20      	ldr	r3, [pc, #128]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e74:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e76:	4a1e      	ldr	r2, [pc, #120]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e82:	4b1b      	ldr	r3, [pc, #108]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e88:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e8e:	4818      	ldr	r0, [pc, #96]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000e90:	f001 fcde 	bl	8002850 <HAL_TIM_Base_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d11b      	bne.n	8000eda <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000ea2:	4813      	ldr	r0, [pc, #76]	; (8000ef0 <HAL_InitTick+0xdc>)
 8000ea4:	f001 fd24 	bl	80028f0 <HAL_TIM_Base_Start_IT>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000eae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d111      	bne.n	8000eda <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000eb6:	2019      	movs	r0, #25
 8000eb8:	f000 f9f6 	bl	80012a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b0f      	cmp	r3, #15
 8000ec0:	d808      	bhi.n	8000ed4 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	2019      	movs	r0, #25
 8000ec8:	f000 f9d2 	bl	8001270 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	; (8000ef8 <HAL_InitTick+0xe4>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	e002      	b.n	8000eda <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000eda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3730      	adds	r7, #48	; 0x30
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	431bde83 	.word	0x431bde83
 8000ef0:	20000848 	.word	0x20000848
 8000ef4:	40010000 	.word	0x40010000
 8000ef8:	20000004 	.word	0x20000004

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f00:	e7fe      	b.n	8000f00 <NMI_Handler+0x4>

08000f02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f06:	e7fe      	b.n	8000f06 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	e7fe      	b.n	8000f0c <MemManage_Handler+0x4>

08000f0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f12:	e7fe      	b.n	8000f12 <BusFault_Handler+0x4>

08000f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f18:	e7fe      	b.n	8000f18 <UsageFault_Handler+0x4>

08000f1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f2c:	4802      	ldr	r0, [pc, #8]	; (8000f38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000f2e:	f001 fd4f 	bl	80029d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000848 	.word	0x20000848

08000f3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f40:	4802      	ldr	r0, [pc, #8]	; (8000f4c <TIM2_IRQHandler+0x10>)
 8000f42:	f001 fd45 	bl	80029d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200002c8 	.word	0x200002c8

08000f50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f58:	4a14      	ldr	r2, [pc, #80]	; (8000fac <_sbrk+0x5c>)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <_sbrk+0x60>)
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <_sbrk+0x64>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <_sbrk+0x64>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	; (8000fb8 <_sbrk+0x68>)
 8000f70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f72:	4b10      	ldr	r3, [pc, #64]	; (8000fb4 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	d207      	bcs.n	8000f90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f80:	f004 fdd2 	bl	8005b28 <__errno>
 8000f84:	4603      	mov	r3, r0
 8000f86:	220c      	movs	r2, #12
 8000f88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f8e:	e009      	b.n	8000fa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <_sbrk+0x64>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f96:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <_sbrk+0x64>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <_sbrk+0x64>)
 8000fa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3718      	adds	r7, #24
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20030000 	.word	0x20030000
 8000fb0:	00000400 	.word	0x00000400
 8000fb4:	20000890 	.word	0x20000890
 8000fb8:	20004840 	.word	0x20004840

08000fbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <SystemInit+0x20>)
 8000fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fc6:	4a05      	ldr	r2, [pc, #20]	; (8000fdc <SystemInit+0x20>)
 8000fc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000fe0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001018 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fe4:	f7ff ffea 	bl	8000fbc <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe8:	480c      	ldr	r0, [pc, #48]	; (800101c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fea:	490d      	ldr	r1, [pc, #52]	; (8001020 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fec:	4a0d      	ldr	r2, [pc, #52]	; (8001024 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff0:	e002      	b.n	8000ff8 <LoopCopyDataInit>

08000ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ff6:	3304      	adds	r3, #4

08000ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ffc:	d3f9      	bcc.n	8000ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ffe:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001000:	4c0a      	ldr	r4, [pc, #40]	; (800102c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001004:	e001      	b.n	800100a <LoopFillZerobss>

08001006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001008:	3204      	adds	r2, #4

0800100a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800100c:	d3fb      	bcc.n	8001006 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800100e:	f004 fd91 	bl	8005b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001012:	f7ff fac3 	bl	800059c <main>
  bx  lr    
 8001016:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001018:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800101c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001020:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001024:	08006b3c 	.word	0x08006b3c
  ldr r2, =_sbss
 8001028:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 800102c:	20004840 	.word	0x20004840

08001030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001030:	e7fe      	b.n	8001030 <ADC_IRQHandler>
	...

08001034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_Init+0x40>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0d      	ldr	r2, [pc, #52]	; (8001074 <HAL_Init+0x40>)
 800103e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <HAL_Init+0x40>)
 800104a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_Init+0x40>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_Init+0x40>)
 8001056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800105c:	2003      	movs	r0, #3
 800105e:	f000 f8fc 	bl	800125a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001062:	200f      	movs	r0, #15
 8001064:	f7ff fed6 	bl	8000e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001068:	f7ff fd1a 	bl	8000aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023c00 	.word	0x40023c00

08001078 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_IncTick+0x20>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <HAL_IncTick+0x24>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4413      	add	r3, r2
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <HAL_IncTick+0x24>)
 800108a:	6013      	str	r3, [r2, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	20000008 	.word	0x20000008
 800109c:	20000894 	.word	0x20000894

080010a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return uwTick;
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <HAL_GetTick+0x14>)
 80010a6:	681b      	ldr	r3, [r3, #0]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000894 	.word	0x20000894

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff ffee 	bl	80010a0 <HAL_GetTick>
 80010c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <HAL_Delay+0x44>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010de:	bf00      	nop
 80010e0:	f7ff ffde 	bl	80010a0 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000008 	.word	0x20000008

08001100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001110:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001116:	68ba      	ldr	r2, [r7, #8]
 8001118:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800111c:	4013      	ands	r3, r2
 800111e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001128:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800112c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001132:	4a04      	ldr	r2, [pc, #16]	; (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	60d3      	str	r3, [r2, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800114c:	4b04      	ldr	r3, [pc, #16]	; (8001160 <__NVIC_GetPriorityGrouping+0x18>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	0a1b      	lsrs	r3, r3, #8
 8001152:	f003 0307 	and.w	r3, r3, #7
}
 8001156:	4618      	mov	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	db0b      	blt.n	800118e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	f003 021f 	and.w	r2, r3, #31
 800117c:	4907      	ldr	r1, [pc, #28]	; (800119c <__NVIC_EnableIRQ+0x38>)
 800117e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	2001      	movs	r0, #1
 8001186:	fa00 f202 	lsl.w	r2, r0, r2
 800118a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000e100 	.word	0xe000e100

080011a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	db0a      	blt.n	80011ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	490c      	ldr	r1, [pc, #48]	; (80011ec <__NVIC_SetPriority+0x4c>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	b2d2      	uxtb	r2, r2
 80011c2:	440b      	add	r3, r1
 80011c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c8:	e00a      	b.n	80011e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	b2da      	uxtb	r2, r3
 80011ce:	4908      	ldr	r1, [pc, #32]	; (80011f0 <__NVIC_SetPriority+0x50>)
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	f003 030f 	and.w	r3, r3, #15
 80011d6:	3b04      	subs	r3, #4
 80011d8:	0112      	lsls	r2, r2, #4
 80011da:	b2d2      	uxtb	r2, r2
 80011dc:	440b      	add	r3, r1
 80011de:	761a      	strb	r2, [r3, #24]
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000e100 	.word	0xe000e100
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b089      	sub	sp, #36	; 0x24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f1c3 0307 	rsb	r3, r3, #7
 800120e:	2b04      	cmp	r3, #4
 8001210:	bf28      	it	cs
 8001212:	2304      	movcs	r3, #4
 8001214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	3304      	adds	r3, #4
 800121a:	2b06      	cmp	r3, #6
 800121c:	d902      	bls.n	8001224 <NVIC_EncodePriority+0x30>
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	3b03      	subs	r3, #3
 8001222:	e000      	b.n	8001226 <NVIC_EncodePriority+0x32>
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001228:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43da      	mvns	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	401a      	ands	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800123c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	43d9      	mvns	r1, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800124c:	4313      	orrs	r3, r2
         );
}
 800124e:	4618      	mov	r0, r3
 8001250:	3724      	adds	r7, #36	; 0x24
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b082      	sub	sp, #8
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff ff4c 	bl	8001100 <__NVIC_SetPriorityGrouping>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001282:	f7ff ff61 	bl	8001148 <__NVIC_GetPriorityGrouping>
 8001286:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	6978      	ldr	r0, [r7, #20]
 800128e:	f7ff ffb1 	bl	80011f4 <NVIC_EncodePriority>
 8001292:	4602      	mov	r2, r0
 8001294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001298:	4611      	mov	r1, r2
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff80 	bl	80011a0 <__NVIC_SetPriority>
}
 80012a0:	bf00      	nop
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff54 	bl	8001164 <__NVIC_EnableIRQ>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e06c      	b.n	80013b0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d106      	bne.n	80012ee <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2223      	movs	r2, #35	; 0x23
 80012e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff fc05 	bl	8000af8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	4b31      	ldr	r3, [pc, #196]	; (80013b8 <HAL_ETH_Init+0xf4>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f6:	4a30      	ldr	r2, [pc, #192]	; (80013b8 <HAL_ETH_Init+0xf4>)
 80012f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012fc:	6453      	str	r3, [r2, #68]	; 0x44
 80012fe:	4b2e      	ldr	r3, [pc, #184]	; (80013b8 <HAL_ETH_Init+0xf4>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800130a:	4b2c      	ldr	r3, [pc, #176]	; (80013bc <HAL_ETH_Init+0xf8>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	4a2b      	ldr	r2, [pc, #172]	; (80013bc <HAL_ETH_Init+0xf8>)
 8001310:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001314:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <HAL_ETH_Init+0xf8>)
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	4927      	ldr	r1, [pc, #156]	; (80013bc <HAL_ETH_Init+0xf8>)
 8001320:	4313      	orrs	r3, r2
 8001322:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001324:	4b25      	ldr	r3, [pc, #148]	; (80013bc <HAL_ETH_Init+0xf8>)
 8001326:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	6812      	ldr	r2, [r2, #0]
 8001336:	f043 0301 	orr.w	r3, r3, #1
 800133a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800133e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001340:	f7ff feae 	bl	80010a0 <HAL_GetTick>
 8001344:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001346:	e011      	b.n	800136c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001348:	f7ff feaa 	bl	80010a0 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001356:	d909      	bls.n	800136c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2204      	movs	r2, #4
 800135c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	22e0      	movs	r2, #224	; 0xe0
 8001364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e021      	b.n	80013b0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1e4      	bne.n	8001348 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f958 	bl	8001634 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f000 f9ff 	bl	8001788 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f000 fa55 	bl	800183a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	461a      	mov	r2, r3
 8001396:	2100      	movs	r1, #0
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f000 f9bd 	bl	8001718 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2210      	movs	r2, #16
 80013aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3710      	adds	r7, #16
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40013800 	.word	0x40013800

080013c0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	4b51      	ldr	r3, [pc, #324]	; (800151c <ETH_SetMACConfig+0x15c>)
 80013d6:	4013      	ands	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	7c1b      	ldrb	r3, [r3, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d102      	bne.n	80013e8 <ETH_SetMACConfig+0x28>
 80013e2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80013e6:	e000      	b.n	80013ea <ETH_SetMACConfig+0x2a>
 80013e8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	7c5b      	ldrb	r3, [r3, #17]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d102      	bne.n	80013f8 <ETH_SetMACConfig+0x38>
 80013f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013f6:	e000      	b.n	80013fa <ETH_SetMACConfig+0x3a>
 80013f8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80013fa:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001400:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	7fdb      	ldrb	r3, [r3, #31]
 8001406:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001408:	431a      	orrs	r2, r3
                        macconf->Speed |
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800140e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	7f92      	ldrb	r2, [r2, #30]
 8001414:	2a00      	cmp	r2, #0
 8001416:	d102      	bne.n	800141e <ETH_SetMACConfig+0x5e>
 8001418:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800141c:	e000      	b.n	8001420 <ETH_SetMACConfig+0x60>
 800141e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001420:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	7f1b      	ldrb	r3, [r3, #28]
 8001426:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001428:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800142e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	791b      	ldrb	r3, [r3, #4]
 8001434:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001436:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800143e:	2a00      	cmp	r2, #0
 8001440:	d102      	bne.n	8001448 <ETH_SetMACConfig+0x88>
 8001442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001446:	e000      	b.n	800144a <ETH_SetMACConfig+0x8a>
 8001448:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800144a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	7bdb      	ldrb	r3, [r3, #15]
 8001450:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001452:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001458:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001460:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001462:	4313      	orrs	r3, r2
 8001464:	68fa      	ldr	r2, [r7, #12]
 8001466:	4313      	orrs	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800147a:	2001      	movs	r0, #1
 800147c:	f7ff fe1c 	bl	80010b8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	68fa      	ldr	r2, [r7, #12]
 8001486:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001490:	68fa      	ldr	r2, [r7, #12]
 8001492:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001496:	4013      	ands	r3, r2
 8001498:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800149e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80014a6:	2a00      	cmp	r2, #0
 80014a8:	d101      	bne.n	80014ae <ETH_SetMACConfig+0xee>
 80014aa:	2280      	movs	r2, #128	; 0x80
 80014ac:	e000      	b.n	80014b0 <ETH_SetMACConfig+0xf0>
 80014ae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80014b0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80014b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80014be:	2a01      	cmp	r2, #1
 80014c0:	d101      	bne.n	80014c6 <ETH_SetMACConfig+0x106>
 80014c2:	2208      	movs	r2, #8
 80014c4:	e000      	b.n	80014c8 <ETH_SetMACConfig+0x108>
 80014c6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80014c8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80014ca:	683a      	ldr	r2, [r7, #0]
 80014cc:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80014d0:	2a01      	cmp	r2, #1
 80014d2:	d101      	bne.n	80014d8 <ETH_SetMACConfig+0x118>
 80014d4:	2204      	movs	r2, #4
 80014d6:	e000      	b.n	80014da <ETH_SetMACConfig+0x11a>
 80014d8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80014da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80014e2:	2a01      	cmp	r2, #1
 80014e4:	d101      	bne.n	80014ea <ETH_SetMACConfig+0x12a>
 80014e6:	2202      	movs	r2, #2
 80014e8:	e000      	b.n	80014ec <ETH_SetMACConfig+0x12c>
 80014ea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80014ec:	4313      	orrs	r3, r2
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	699b      	ldr	r3, [r3, #24]
 8001502:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001504:	2001      	movs	r0, #1
 8001506:	f7ff fdd7 	bl	80010b8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	619a      	str	r2, [r3, #24]
}
 8001512:	bf00      	nop
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	ff20810f 	.word	0xff20810f

08001520 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	4b3d      	ldr	r3, [pc, #244]	; (8001630 <ETH_SetDMAConfig+0x110>)
 800153a:	4013      	ands	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	7b1b      	ldrb	r3, [r3, #12]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d102      	bne.n	800154c <ETH_SetDMAConfig+0x2c>
 8001546:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800154a:	e000      	b.n	800154e <ETH_SetDMAConfig+0x2e>
 800154c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	7b5b      	ldrb	r3, [r3, #13]
 8001552:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001554:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	7f52      	ldrb	r2, [r2, #29]
 800155a:	2a00      	cmp	r2, #0
 800155c:	d102      	bne.n	8001564 <ETH_SetDMAConfig+0x44>
 800155e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001562:	e000      	b.n	8001566 <ETH_SetDMAConfig+0x46>
 8001564:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001566:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	7b9b      	ldrb	r3, [r3, #14]
 800156c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800156e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001574:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	7f1b      	ldrb	r3, [r3, #28]
 800157a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800157c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	7f9b      	ldrb	r3, [r3, #30]
 8001582:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001584:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800158a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001592:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001594:	4313      	orrs	r3, r2
 8001596:	68fa      	ldr	r2, [r7, #12]
 8001598:	4313      	orrs	r3, r2
 800159a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015a4:	461a      	mov	r2, r3
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015b6:	2001      	movs	r0, #1
 80015b8:	f7ff fd7e 	bl	80010b8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015c4:	461a      	mov	r2, r3
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	791b      	ldrb	r3, [r3, #4]
 80015ce:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80015d4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80015da:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80015e0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80015e8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80015ea:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80015f2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80015f8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	6812      	ldr	r2, [r2, #0]
 80015fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001602:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001606:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001614:	2001      	movs	r0, #1
 8001616:	f7ff fd4f 	bl	80010b8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001622:	461a      	mov	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6013      	str	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	f8de3f23 	.word	0xf8de3f23

08001634 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b0a6      	sub	sp, #152	; 0x98
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800163c:	2301      	movs	r3, #1
 800163e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001642:	2301      	movs	r3, #1
 8001644:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001648:	2300      	movs	r3, #0
 800164a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001652:	2301      	movs	r3, #1
 8001654:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800165e:	2301      	movs	r3, #1
 8001660:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800166a:	2300      	movs	r3, #0
 800166c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001670:	2300      	movs	r3, #0
 8001672:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800167a:	2300      	movs	r3, #0
 800167c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800167e:	2300      	movs	r3, #0
 8001680:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001684:	2300      	movs	r3, #0
 8001686:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800168a:	2300      	movs	r3, #0
 800168c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001696:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800169a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800169c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80016a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016ac:	4619      	mov	r1, r3
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fe86 	bl	80013c0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80016b4:	2301      	movs	r3, #1
 80016b6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80016b8:	2301      	movs	r3, #1
 80016ba:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80016bc:	2301      	movs	r3, #1
 80016be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80016c2:	2301      	movs	r3, #1
 80016c4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80016da:	2301      	movs	r3, #1
 80016dc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80016e0:	2301      	movs	r3, #1
 80016e2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80016e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016e8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80016ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016ee:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80016f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016f4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80016f6:	2301      	movs	r3, #1
 80016f8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80016fc:	2300      	movs	r3, #0
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001700:	2300      	movs	r3, #0
 8001702:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001704:	f107 0308 	add.w	r3, r7, #8
 8001708:	4619      	mov	r1, r3
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff08 	bl	8001520 <ETH_SetDMAConfig>
}
 8001710:	bf00      	nop
 8001712:	3798      	adds	r7, #152	; 0x98
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001718:	b480      	push	{r7}
 800171a:	b087      	sub	sp, #28
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3305      	adds	r3, #5
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	021b      	lsls	r3, r3, #8
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	3204      	adds	r2, #4
 8001730:	7812      	ldrb	r2, [r2, #0]
 8001732:	4313      	orrs	r3, r2
 8001734:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <ETH_MACAddressConfig+0x68>)
 800173a:	4413      	add	r3, r2
 800173c:	461a      	mov	r2, r3
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3303      	adds	r3, #3
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	061a      	lsls	r2, r3, #24
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3302      	adds	r3, #2
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	041b      	lsls	r3, r3, #16
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3301      	adds	r3, #1
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	4313      	orrs	r3, r2
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	7812      	ldrb	r2, [r2, #0]
 8001762:	4313      	orrs	r3, r2
 8001764:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <ETH_MACAddressConfig+0x6c>)
 800176a:	4413      	add	r3, r2
 800176c:	461a      	mov	r2, r3
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	6013      	str	r3, [r2, #0]
}
 8001772:	bf00      	nop
 8001774:	371c      	adds	r7, #28
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40028040 	.word	0x40028040
 8001784:	40028044 	.word	0x40028044

08001788 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	e03e      	b.n	8001814 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68d9      	ldr	r1, [r3, #12]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	4613      	mov	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4413      	add	r3, r2
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	440b      	add	r3, r1
 80017a6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	2200      	movs	r2, #0
 80017b2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	2200      	movs	r2, #0
 80017be:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	3206      	adds	r2, #6
 80017c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d80c      	bhi.n	80017f8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68d9      	ldr	r1, [r3, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	1c5a      	adds	r2, r3, #1
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	440b      	add	r3, r1
 80017f0:	461a      	mov	r2, r3
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	e004      	b.n	8001802 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	461a      	mov	r2, r3
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	3301      	adds	r3, #1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b03      	cmp	r3, #3
 8001818:	d9bd      	bls.n	8001796 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68da      	ldr	r2, [r3, #12]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800182c:	611a      	str	r2, [r3, #16]
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800183a:	b480      	push	{r7}
 800183c:	b085      	sub	sp, #20
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	e046      	b.n	80018d6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6919      	ldr	r1, [r3, #16]
 800184c:	68fa      	ldr	r2, [r7, #12]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	440b      	add	r3, r1
 8001858:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	2200      	movs	r2, #0
 8001864:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	2200      	movs	r2, #0
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001884:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800188c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800189a:	68b9      	ldr	r1, [r7, #8]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	3212      	adds	r2, #18
 80018a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d80c      	bhi.n	80018c6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6919      	ldr	r1, [r3, #16]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	4613      	mov	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	440b      	add	r3, r1
 80018be:	461a      	mov	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	60da      	str	r2, [r3, #12]
 80018c4:	e004      	b.n	80018d0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	461a      	mov	r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3301      	adds	r3, #1
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d9b5      	bls.n	8001848 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2200      	movs	r2, #0
 80018ec:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	691a      	ldr	r2, [r3, #16]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001906:	60da      	str	r2, [r3, #12]
}
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001914:	b480      	push	{r7}
 8001916:	b089      	sub	sp, #36	; 0x24
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800191e:	2300      	movs	r3, #0
 8001920:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
 800192e:	e177      	b.n	8001c20 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001930:	2201      	movs	r2, #1
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	697a      	ldr	r2, [r7, #20]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	429a      	cmp	r2, r3
 800194a:	f040 8166 	bne.w	8001c1a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 0303 	and.w	r3, r3, #3
 8001956:	2b01      	cmp	r3, #1
 8001958:	d005      	beq.n	8001966 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001962:	2b02      	cmp	r3, #2
 8001964:	d130      	bne.n	80019c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	2203      	movs	r2, #3
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4013      	ands	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4313      	orrs	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800199c:	2201      	movs	r2, #1
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	091b      	lsrs	r3, r3, #4
 80019b2:	f003 0201 	and.w	r2, r3, #1
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d017      	beq.n	8001a04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	2203      	movs	r2, #3
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	4013      	ands	r3, r2
 80019ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0303 	and.w	r3, r3, #3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d123      	bne.n	8001a58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	08da      	lsrs	r2, r3, #3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3208      	adds	r2, #8
 8001a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	220f      	movs	r2, #15
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	691a      	ldr	r2, [r3, #16]
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	08da      	lsrs	r2, r3, #3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3208      	adds	r2, #8
 8001a52:	69b9      	ldr	r1, [r7, #24]
 8001a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	2203      	movs	r2, #3
 8001a64:	fa02 f303 	lsl.w	r3, r2, r3
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f003 0203 	and.w	r2, r3, #3
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	69ba      	ldr	r2, [r7, #24]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f000 80c0 	beq.w	8001c1a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	4b66      	ldr	r3, [pc, #408]	; (8001c38 <HAL_GPIO_Init+0x324>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	4a65      	ldr	r2, [pc, #404]	; (8001c38 <HAL_GPIO_Init+0x324>)
 8001aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aaa:	4b63      	ldr	r3, [pc, #396]	; (8001c38 <HAL_GPIO_Init+0x324>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ab6:	4a61      	ldr	r2, [pc, #388]	; (8001c3c <HAL_GPIO_Init+0x328>)
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	089b      	lsrs	r3, r3, #2
 8001abc:	3302      	adds	r3, #2
 8001abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	220f      	movs	r2, #15
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a58      	ldr	r2, [pc, #352]	; (8001c40 <HAL_GPIO_Init+0x32c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d037      	beq.n	8001b52 <HAL_GPIO_Init+0x23e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a57      	ldr	r2, [pc, #348]	; (8001c44 <HAL_GPIO_Init+0x330>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d031      	beq.n	8001b4e <HAL_GPIO_Init+0x23a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a56      	ldr	r2, [pc, #344]	; (8001c48 <HAL_GPIO_Init+0x334>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d02b      	beq.n	8001b4a <HAL_GPIO_Init+0x236>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a55      	ldr	r2, [pc, #340]	; (8001c4c <HAL_GPIO_Init+0x338>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d025      	beq.n	8001b46 <HAL_GPIO_Init+0x232>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a54      	ldr	r2, [pc, #336]	; (8001c50 <HAL_GPIO_Init+0x33c>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d01f      	beq.n	8001b42 <HAL_GPIO_Init+0x22e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a53      	ldr	r2, [pc, #332]	; (8001c54 <HAL_GPIO_Init+0x340>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d019      	beq.n	8001b3e <HAL_GPIO_Init+0x22a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a52      	ldr	r2, [pc, #328]	; (8001c58 <HAL_GPIO_Init+0x344>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d013      	beq.n	8001b3a <HAL_GPIO_Init+0x226>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a51      	ldr	r2, [pc, #324]	; (8001c5c <HAL_GPIO_Init+0x348>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d00d      	beq.n	8001b36 <HAL_GPIO_Init+0x222>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a50      	ldr	r2, [pc, #320]	; (8001c60 <HAL_GPIO_Init+0x34c>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d007      	beq.n	8001b32 <HAL_GPIO_Init+0x21e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a4f      	ldr	r2, [pc, #316]	; (8001c64 <HAL_GPIO_Init+0x350>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d101      	bne.n	8001b2e <HAL_GPIO_Init+0x21a>
 8001b2a:	2309      	movs	r3, #9
 8001b2c:	e012      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b2e:	230a      	movs	r3, #10
 8001b30:	e010      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b32:	2308      	movs	r3, #8
 8001b34:	e00e      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b36:	2307      	movs	r3, #7
 8001b38:	e00c      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b3a:	2306      	movs	r3, #6
 8001b3c:	e00a      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b3e:	2305      	movs	r3, #5
 8001b40:	e008      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b42:	2304      	movs	r3, #4
 8001b44:	e006      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b46:	2303      	movs	r3, #3
 8001b48:	e004      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e002      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <HAL_GPIO_Init+0x240>
 8001b52:	2300      	movs	r3, #0
 8001b54:	69fa      	ldr	r2, [r7, #28]
 8001b56:	f002 0203 	and.w	r2, r2, #3
 8001b5a:	0092      	lsls	r2, r2, #2
 8001b5c:	4093      	lsls	r3, r2
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b64:	4935      	ldr	r1, [pc, #212]	; (8001c3c <HAL_GPIO_Init+0x328>)
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	089b      	lsrs	r3, r3, #2
 8001b6a:	3302      	adds	r3, #2
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b72:	4b3d      	ldr	r3, [pc, #244]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b96:	4a34      	ldr	r2, [pc, #208]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b9c:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bc0:	4a29      	ldr	r2, [pc, #164]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bc6:	4b28      	ldr	r3, [pc, #160]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bea:	4a1f      	ldr	r2, [pc, #124]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bf0:	4b1d      	ldr	r3, [pc, #116]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c14:	4a14      	ldr	r2, [pc, #80]	; (8001c68 <HAL_GPIO_Init+0x354>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	61fb      	str	r3, [r7, #28]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	2b0f      	cmp	r3, #15
 8001c24:	f67f ae84 	bls.w	8001930 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
 8001c2c:	3724      	adds	r7, #36	; 0x24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40013800 	.word	0x40013800
 8001c40:	40020000 	.word	0x40020000
 8001c44:	40020400 	.word	0x40020400
 8001c48:	40020800 	.word	0x40020800
 8001c4c:	40020c00 	.word	0x40020c00
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40021400 	.word	0x40021400
 8001c58:	40021800 	.word	0x40021800
 8001c5c:	40021c00 	.word	0x40021c00
 8001c60:	40022000 	.word	0x40022000
 8001c64:	40022400 	.word	0x40022400
 8001c68:	40013c00 	.word	0x40013c00

08001c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	807b      	strh	r3, [r7, #2]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c7c:	787b      	ldrb	r3, [r7, #1]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c82:	887a      	ldrh	r2, [r7, #2]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c88:	e003      	b.n	8001c92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c8a:	887b      	ldrh	r3, [r7, #2]
 8001c8c:	041a      	lsls	r2, r3, #16
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	619a      	str	r2, [r3, #24]
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af02      	add	r7, sp, #8
 8001ca4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d101      	bne.n	8001cb0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e101      	b.n	8001eb4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d106      	bne.n	8001cd0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f7ff f848 	bl	8000d60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cde:	d102      	bne.n	8001ce6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f001 fd4e 	bl	800378c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6818      	ldr	r0, [r3, #0]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	7c1a      	ldrb	r2, [r3, #16]
 8001cf8:	f88d 2000 	strb.w	r2, [sp]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d00:	f001 fce0 	bl	80036c4 <USB_CoreInit>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d005      	beq.n	8001d16 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e0ce      	b.n	8001eb4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f001 fd46 	bl	80037ae <USB_SetCurrentMode>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0bf      	b.n	8001eb4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d34:	2300      	movs	r3, #0
 8001d36:	73fb      	strb	r3, [r7, #15]
 8001d38:	e04a      	b.n	8001dd0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001d3a:	7bfa      	ldrb	r2, [r7, #15]
 8001d3c:	6879      	ldr	r1, [r7, #4]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	440b      	add	r3, r1
 8001d48:	3315      	adds	r3, #21
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d4e:	7bfa      	ldrb	r2, [r7, #15]
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	4613      	mov	r3, r2
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	4413      	add	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	3314      	adds	r3, #20
 8001d5e:	7bfa      	ldrb	r2, [r7, #15]
 8001d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d62:	7bfa      	ldrb	r2, [r7, #15]
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	b298      	uxth	r0, r3
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	4413      	add	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	440b      	add	r3, r1
 8001d74:	332e      	adds	r3, #46	; 0x2e
 8001d76:	4602      	mov	r2, r0
 8001d78:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	4413      	add	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	3318      	adds	r3, #24
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d8e:	7bfa      	ldrb	r2, [r7, #15]
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	331c      	adds	r3, #28
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001da2:	7bfa      	ldrb	r2, [r7, #15]
 8001da4:	6879      	ldr	r1, [r7, #4]
 8001da6:	4613      	mov	r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	4413      	add	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	3320      	adds	r3, #32
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001db6:	7bfa      	ldrb	r2, [r7, #15]
 8001db8:	6879      	ldr	r1, [r7, #4]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	3324      	adds	r3, #36	; 0x24
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	791b      	ldrb	r3, [r3, #4]
 8001dd4:	7bfa      	ldrb	r2, [r7, #15]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d3af      	bcc.n	8001d3a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	73fb      	strb	r3, [r7, #15]
 8001dde:	e044      	b.n	8001e6a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001de0:	7bfa      	ldrb	r2, [r7, #15]
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	4613      	mov	r3, r2
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	4413      	add	r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	f203 2355 	addw	r3, r3, #597	; 0x255
 8001df2:	2200      	movs	r2, #0
 8001df4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001df6:	7bfa      	ldrb	r2, [r7, #15]
 8001df8:	6879      	ldr	r1, [r7, #4]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8001e08:	7bfa      	ldrb	r2, [r7, #15]
 8001e0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001e0c:	7bfa      	ldrb	r2, [r7, #15]
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	4613      	mov	r3, r2
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	4413      	add	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	440b      	add	r3, r1
 8001e1a:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001e22:	7bfa      	ldrb	r2, [r7, #15]
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	4613      	mov	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	440b      	add	r3, r1
 8001e30:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e38:	7bfa      	ldrb	r2, [r7, #15]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e4e:	7bfa      	ldrb	r2, [r7, #15]
 8001e50:	6879      	ldr	r1, [r7, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	3301      	adds	r3, #1
 8001e68:	73fb      	strb	r3, [r7, #15]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	791b      	ldrb	r3, [r3, #4]
 8001e6e:	7bfa      	ldrb	r2, [r7, #15]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d3b5      	bcc.n	8001de0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	7c1a      	ldrb	r2, [r3, #16]
 8001e7c:	f88d 2000 	strb.w	r2, [sp]
 8001e80:	3304      	adds	r3, #4
 8001e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e84:	f001 fce0 	bl	8003848 <USB_DevInit>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2202      	movs	r2, #2
 8001e92:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00c      	b.n	8001eb4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f001 fea8 	bl	8003c02 <USB_DevDisconnect>

  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e267      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d075      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001eda:	4b88      	ldr	r3, [pc, #544]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d00c      	beq.n	8001f00 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ee6:	4b85      	ldr	r3, [pc, #532]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d112      	bne.n	8001f18 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ef2:	4b82      	ldr	r3, [pc, #520]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001efa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001efe:	d10b      	bne.n	8001f18 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f00:	4b7e      	ldr	r3, [pc, #504]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d05b      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x108>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d157      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e242      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f20:	d106      	bne.n	8001f30 <HAL_RCC_OscConfig+0x74>
 8001f22:	4b76      	ldr	r3, [pc, #472]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a75      	ldr	r2, [pc, #468]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	e01d      	b.n	8001f6c <HAL_RCC_OscConfig+0xb0>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f38:	d10c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x98>
 8001f3a:	4b70      	ldr	r3, [pc, #448]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a6f      	ldr	r2, [pc, #444]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f44:	6013      	str	r3, [r2, #0]
 8001f46:	4b6d      	ldr	r3, [pc, #436]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a6c      	ldr	r2, [pc, #432]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e00b      	b.n	8001f6c <HAL_RCC_OscConfig+0xb0>
 8001f54:	4b69      	ldr	r3, [pc, #420]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a68      	ldr	r2, [pc, #416]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b66      	ldr	r3, [pc, #408]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a65      	ldr	r2, [pc, #404]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d013      	beq.n	8001f9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff f894 	bl	80010a0 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f7c:	f7ff f890 	bl	80010a0 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b64      	cmp	r3, #100	; 0x64
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e207      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	4b5b      	ldr	r3, [pc, #364]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f0      	beq.n	8001f7c <HAL_RCC_OscConfig+0xc0>
 8001f9a:	e014      	b.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff f880 	bl	80010a0 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fa4:	f7ff f87c 	bl	80010a0 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b64      	cmp	r3, #100	; 0x64
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e1f3      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fb6:	4b51      	ldr	r3, [pc, #324]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0xe8>
 8001fc2:	e000      	b.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d063      	beq.n	800209a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001fd2:	4b4a      	ldr	r3, [pc, #296]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 030c 	and.w	r3, r3, #12
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d00b      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fde:	4b47      	ldr	r3, [pc, #284]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d11c      	bne.n	8002024 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fea:	4b44      	ldr	r3, [pc, #272]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d116      	bne.n	8002024 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff6:	4b41      	ldr	r3, [pc, #260]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_RCC_OscConfig+0x152>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d001      	beq.n	800200e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e1c7      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200e:	4b3b      	ldr	r3, [pc, #236]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4937      	ldr	r1, [pc, #220]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	e03a      	b.n	800209a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d020      	beq.n	800206e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800202c:	4b34      	ldr	r3, [pc, #208]	; (8002100 <HAL_RCC_OscConfig+0x244>)
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002032:	f7ff f835 	bl	80010a0 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800203a:	f7ff f831 	bl	80010a0 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e1a8      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800204c:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0f0      	beq.n	800203a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002058:	4b28      	ldr	r3, [pc, #160]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4925      	ldr	r1, [pc, #148]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8002068:	4313      	orrs	r3, r2
 800206a:	600b      	str	r3, [r1, #0]
 800206c:	e015      	b.n	800209a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800206e:	4b24      	ldr	r3, [pc, #144]	; (8002100 <HAL_RCC_OscConfig+0x244>)
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7ff f814 	bl	80010a0 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207c:	f7ff f810 	bl	80010a0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e187      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208e:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d036      	beq.n	8002114 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d016      	beq.n	80020dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ae:	4b15      	ldr	r3, [pc, #84]	; (8002104 <HAL_RCC_OscConfig+0x248>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b4:	f7fe fff4 	bl	80010a0 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020bc:	f7fe fff0 	bl	80010a0 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e167      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ce:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_RCC_OscConfig+0x240>)
 80020d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0f0      	beq.n	80020bc <HAL_RCC_OscConfig+0x200>
 80020da:	e01b      	b.n	8002114 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020dc:	4b09      	ldr	r3, [pc, #36]	; (8002104 <HAL_RCC_OscConfig+0x248>)
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e2:	f7fe ffdd 	bl	80010a0 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e8:	e00e      	b.n	8002108 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020ea:	f7fe ffd9 	bl	80010a0 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d907      	bls.n	8002108 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e150      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
 80020fc:	40023800 	.word	0x40023800
 8002100:	42470000 	.word	0x42470000
 8002104:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	4b88      	ldr	r3, [pc, #544]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800210a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1ea      	bne.n	80020ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 8097 	beq.w	8002250 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002126:	4b81      	ldr	r3, [pc, #516]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10f      	bne.n	8002152 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b7d      	ldr	r3, [pc, #500]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a7c      	ldr	r2, [pc, #496]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800213c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	4b7a      	ldr	r3, [pc, #488]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002152:	4b77      	ldr	r3, [pc, #476]	; (8002330 <HAL_RCC_OscConfig+0x474>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800215a:	2b00      	cmp	r3, #0
 800215c:	d118      	bne.n	8002190 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215e:	4b74      	ldr	r3, [pc, #464]	; (8002330 <HAL_RCC_OscConfig+0x474>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a73      	ldr	r2, [pc, #460]	; (8002330 <HAL_RCC_OscConfig+0x474>)
 8002164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216a:	f7fe ff99 	bl	80010a0 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002172:	f7fe ff95 	bl	80010a0 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e10c      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	4b6a      	ldr	r3, [pc, #424]	; (8002330 <HAL_RCC_OscConfig+0x474>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d106      	bne.n	80021a6 <HAL_RCC_OscConfig+0x2ea>
 8002198:	4b64      	ldr	r3, [pc, #400]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800219a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800219c:	4a63      	ldr	r2, [pc, #396]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6713      	str	r3, [r2, #112]	; 0x70
 80021a4:	e01c      	b.n	80021e0 <HAL_RCC_OscConfig+0x324>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b05      	cmp	r3, #5
 80021ac:	d10c      	bne.n	80021c8 <HAL_RCC_OscConfig+0x30c>
 80021ae:	4b5f      	ldr	r3, [pc, #380]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021b2:	4a5e      	ldr	r2, [pc, #376]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6713      	str	r3, [r2, #112]	; 0x70
 80021ba:	4b5c      	ldr	r3, [pc, #368]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021be:	4a5b      	ldr	r2, [pc, #364]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6713      	str	r3, [r2, #112]	; 0x70
 80021c6:	e00b      	b.n	80021e0 <HAL_RCC_OscConfig+0x324>
 80021c8:	4b58      	ldr	r3, [pc, #352]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021cc:	4a57      	ldr	r2, [pc, #348]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	6713      	str	r3, [r2, #112]	; 0x70
 80021d4:	4b55      	ldr	r3, [pc, #340]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d8:	4a54      	ldr	r2, [pc, #336]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80021da:	f023 0304 	bic.w	r3, r3, #4
 80021de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d015      	beq.n	8002214 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e8:	f7fe ff5a 	bl	80010a0 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021f0:	f7fe ff56 	bl	80010a0 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e0cb      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002206:	4b49      	ldr	r3, [pc, #292]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0ee      	beq.n	80021f0 <HAL_RCC_OscConfig+0x334>
 8002212:	e014      	b.n	800223e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002214:	f7fe ff44 	bl	80010a0 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221a:	e00a      	b.n	8002232 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800221c:	f7fe ff40 	bl	80010a0 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	f241 3288 	movw	r2, #5000	; 0x1388
 800222a:	4293      	cmp	r3, r2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e0b5      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002232:	4b3e      	ldr	r3, [pc, #248]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1ee      	bne.n	800221c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800223e:	7dfb      	ldrb	r3, [r7, #23]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d105      	bne.n	8002250 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002244:	4b39      	ldr	r3, [pc, #228]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	4a38      	ldr	r2, [pc, #224]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800224a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800224e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	2b00      	cmp	r3, #0
 8002256:	f000 80a1 	beq.w	800239c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800225a:	4b34      	ldr	r3, [pc, #208]	; (800232c <HAL_RCC_OscConfig+0x470>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 030c 	and.w	r3, r3, #12
 8002262:	2b08      	cmp	r3, #8
 8002264:	d05c      	beq.n	8002320 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d141      	bne.n	80022f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226e:	4b31      	ldr	r3, [pc, #196]	; (8002334 <HAL_RCC_OscConfig+0x478>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7fe ff14 	bl	80010a0 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800227c:	f7fe ff10 	bl	80010a0 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e087      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800228e:	4b27      	ldr	r3, [pc, #156]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69da      	ldr	r2, [r3, #28]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	019b      	lsls	r3, r3, #6
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b0:	085b      	lsrs	r3, r3, #1
 80022b2:	3b01      	subs	r3, #1
 80022b4:	041b      	lsls	r3, r3, #16
 80022b6:	431a      	orrs	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022bc:	061b      	lsls	r3, r3, #24
 80022be:	491b      	ldr	r1, [pc, #108]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022c4:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <HAL_RCC_OscConfig+0x478>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ca:	f7fe fee9 	bl	80010a0 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022d2:	f7fe fee5 	bl	80010a0 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e05c      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <HAL_RCC_OscConfig+0x470>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0f0      	beq.n	80022d2 <HAL_RCC_OscConfig+0x416>
 80022f0:	e054      	b.n	800239c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <HAL_RCC_OscConfig+0x478>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7fe fed2 	bl	80010a0 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002300:	f7fe fece 	bl	80010a0 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e045      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002312:	4b06      	ldr	r3, [pc, #24]	; (800232c <HAL_RCC_OscConfig+0x470>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1f0      	bne.n	8002300 <HAL_RCC_OscConfig+0x444>
 800231e:	e03d      	b.n	800239c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d107      	bne.n	8002338 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e038      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
 800232c:	40023800 	.word	0x40023800
 8002330:	40007000 	.word	0x40007000
 8002334:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002338:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_RCC_OscConfig+0x4ec>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d028      	beq.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d121      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800235e:	429a      	cmp	r2, r3
 8002360:	d11a      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002368:	4013      	ands	r3, r2
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800236e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002370:	4293      	cmp	r3, r2
 8002372:	d111      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237e:	085b      	lsrs	r3, r3, #1
 8002380:	3b01      	subs	r3, #1
 8002382:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d107      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002392:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023800 	.word	0x40023800

080023ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0cc      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023c0:	4b68      	ldr	r3, [pc, #416]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d90c      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b65      	ldr	r3, [pc, #404]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b63      	ldr	r3, [pc, #396]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0b8      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002400:	4b59      	ldr	r3, [pc, #356]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a58      	ldr	r2, [pc, #352]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800240a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002418:	4b53      	ldr	r3, [pc, #332]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a52      	ldr	r2, [pc, #328]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002422:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b50      	ldr	r3, [pc, #320]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	494d      	ldr	r1, [pc, #308]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	4313      	orrs	r3, r2
 8002434:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d044      	beq.n	80024cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b47      	ldr	r3, [pc, #284]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d119      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e07f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d003      	beq.n	800246a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002466:	2b03      	cmp	r3, #3
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246a:	4b3f      	ldr	r3, [pc, #252]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d109      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e06f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247a:	4b3b      	ldr	r3, [pc, #236]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e067      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b37      	ldr	r3, [pc, #220]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4934      	ldr	r1, [pc, #208]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800249c:	f7fe fe00 	bl	80010a0 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7fe fdfc 	bl	80010a0 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e04f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b2b      	ldr	r3, [pc, #172]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 030f 	and.w	r3, r3, #15
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d20c      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b22      	ldr	r3, [pc, #136]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b20      	ldr	r3, [pc, #128]	; (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e032      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4916      	ldr	r1, [pc, #88]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800251e:	4b12      	ldr	r3, [pc, #72]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	490e      	ldr	r1, [pc, #56]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002532:	f000 f821 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 8002536:	4602      	mov	r2, r0
 8002538:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	490a      	ldr	r1, [pc, #40]	; (800256c <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	5ccb      	ldrb	r3, [r1, r3]
 8002546:	fa22 f303 	lsr.w	r3, r2, r3
 800254a:	4a09      	ldr	r2, [pc, #36]	; (8002570 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800254e:	4b09      	ldr	r3, [pc, #36]	; (8002574 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fc5e 	bl	8000e14 <HAL_InitTick>

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023c00 	.word	0x40023c00
 8002568:	40023800 	.word	0x40023800
 800256c:	08006ac0 	.word	0x08006ac0
 8002570:	20000000 	.word	0x20000000
 8002574:	20000004 	.word	0x20000004

08002578 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800257c:	b094      	sub	sp, #80	; 0x50
 800257e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	647b      	str	r3, [r7, #68]	; 0x44
 8002584:	2300      	movs	r3, #0
 8002586:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002588:	2300      	movs	r3, #0
 800258a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002590:	4b79      	ldr	r3, [pc, #484]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 030c 	and.w	r3, r3, #12
 8002598:	2b08      	cmp	r3, #8
 800259a:	d00d      	beq.n	80025b8 <HAL_RCC_GetSysClockFreq+0x40>
 800259c:	2b08      	cmp	r3, #8
 800259e:	f200 80e1 	bhi.w	8002764 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_RCC_GetSysClockFreq+0x34>
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d003      	beq.n	80025b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025aa:	e0db      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ac:	4b73      	ldr	r3, [pc, #460]	; (800277c <HAL_RCC_GetSysClockFreq+0x204>)
 80025ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80025b0:	e0db      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025b2:	4b73      	ldr	r3, [pc, #460]	; (8002780 <HAL_RCC_GetSysClockFreq+0x208>)
 80025b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025b6:	e0d8      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025b8:	4b6f      	ldr	r3, [pc, #444]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c2:	4b6d      	ldr	r3, [pc, #436]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d063      	beq.n	8002696 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ce:	4b6a      	ldr	r3, [pc, #424]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	099b      	lsrs	r3, r3, #6
 80025d4:	2200      	movs	r2, #0
 80025d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80025d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80025da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e0:	633b      	str	r3, [r7, #48]	; 0x30
 80025e2:	2300      	movs	r3, #0
 80025e4:	637b      	str	r3, [r7, #52]	; 0x34
 80025e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80025ea:	4622      	mov	r2, r4
 80025ec:	462b      	mov	r3, r5
 80025ee:	f04f 0000 	mov.w	r0, #0
 80025f2:	f04f 0100 	mov.w	r1, #0
 80025f6:	0159      	lsls	r1, r3, #5
 80025f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025fc:	0150      	lsls	r0, r2, #5
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4621      	mov	r1, r4
 8002604:	1a51      	subs	r1, r2, r1
 8002606:	6139      	str	r1, [r7, #16]
 8002608:	4629      	mov	r1, r5
 800260a:	eb63 0301 	sbc.w	r3, r3, r1
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800261c:	4659      	mov	r1, fp
 800261e:	018b      	lsls	r3, r1, #6
 8002620:	4651      	mov	r1, sl
 8002622:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002626:	4651      	mov	r1, sl
 8002628:	018a      	lsls	r2, r1, #6
 800262a:	4651      	mov	r1, sl
 800262c:	ebb2 0801 	subs.w	r8, r2, r1
 8002630:	4659      	mov	r1, fp
 8002632:	eb63 0901 	sbc.w	r9, r3, r1
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002642:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002646:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800264a:	4690      	mov	r8, r2
 800264c:	4699      	mov	r9, r3
 800264e:	4623      	mov	r3, r4
 8002650:	eb18 0303 	adds.w	r3, r8, r3
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	462b      	mov	r3, r5
 8002658:	eb49 0303 	adc.w	r3, r9, r3
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	f04f 0300 	mov.w	r3, #0
 8002666:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800266a:	4629      	mov	r1, r5
 800266c:	024b      	lsls	r3, r1, #9
 800266e:	4621      	mov	r1, r4
 8002670:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002674:	4621      	mov	r1, r4
 8002676:	024a      	lsls	r2, r1, #9
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800267e:	2200      	movs	r2, #0
 8002680:	62bb      	str	r3, [r7, #40]	; 0x28
 8002682:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002684:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002688:	f7fd fe0a 	bl	80002a0 <__aeabi_uldivmod>
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4613      	mov	r3, r2
 8002692:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002694:	e058      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002696:	4b38      	ldr	r3, [pc, #224]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	099b      	lsrs	r3, r3, #6
 800269c:	2200      	movs	r2, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	4611      	mov	r1, r2
 80026a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026a6:	623b      	str	r3, [r7, #32]
 80026a8:	2300      	movs	r3, #0
 80026aa:	627b      	str	r3, [r7, #36]	; 0x24
 80026ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026b0:	4642      	mov	r2, r8
 80026b2:	464b      	mov	r3, r9
 80026b4:	f04f 0000 	mov.w	r0, #0
 80026b8:	f04f 0100 	mov.w	r1, #0
 80026bc:	0159      	lsls	r1, r3, #5
 80026be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026c2:	0150      	lsls	r0, r2, #5
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4641      	mov	r1, r8
 80026ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80026ce:	4649      	mov	r1, r9
 80026d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026e8:	ebb2 040a 	subs.w	r4, r2, sl
 80026ec:	eb63 050b 	sbc.w	r5, r3, fp
 80026f0:	f04f 0200 	mov.w	r2, #0
 80026f4:	f04f 0300 	mov.w	r3, #0
 80026f8:	00eb      	lsls	r3, r5, #3
 80026fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026fe:	00e2      	lsls	r2, r4, #3
 8002700:	4614      	mov	r4, r2
 8002702:	461d      	mov	r5, r3
 8002704:	4643      	mov	r3, r8
 8002706:	18e3      	adds	r3, r4, r3
 8002708:	603b      	str	r3, [r7, #0]
 800270a:	464b      	mov	r3, r9
 800270c:	eb45 0303 	adc.w	r3, r5, r3
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800271e:	4629      	mov	r1, r5
 8002720:	028b      	lsls	r3, r1, #10
 8002722:	4621      	mov	r1, r4
 8002724:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002728:	4621      	mov	r1, r4
 800272a:	028a      	lsls	r2, r1, #10
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002732:	2200      	movs	r2, #0
 8002734:	61bb      	str	r3, [r7, #24]
 8002736:	61fa      	str	r2, [r7, #28]
 8002738:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800273c:	f7fd fdb0 	bl	80002a0 <__aeabi_uldivmod>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4613      	mov	r3, r2
 8002746:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002748:	4b0b      	ldr	r3, [pc, #44]	; (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	0c1b      	lsrs	r3, r3, #16
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	3301      	adds	r3, #1
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002758:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800275a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800275c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002760:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002762:	e002      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_RCC_GetSysClockFreq+0x204>)
 8002766:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800276a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800276c:	4618      	mov	r0, r3
 800276e:	3750      	adds	r7, #80	; 0x50
 8002770:	46bd      	mov	sp, r7
 8002772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	00f42400 	.word	0x00f42400
 8002780:	007a1200 	.word	0x007a1200

08002784 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002788:	4b03      	ldr	r3, [pc, #12]	; (8002798 <HAL_RCC_GetHCLKFreq+0x14>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	20000000 	.word	0x20000000

0800279c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027a0:	f7ff fff0 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027a4:	4602      	mov	r2, r0
 80027a6:	4b05      	ldr	r3, [pc, #20]	; (80027bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	0a9b      	lsrs	r3, r3, #10
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	4903      	ldr	r1, [pc, #12]	; (80027c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b2:	5ccb      	ldrb	r3, [r1, r3]
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40023800 	.word	0x40023800
 80027c0:	08006ad0 	.word	0x08006ad0

080027c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027c8:	f7ff ffdc 	bl	8002784 <HAL_RCC_GetHCLKFreq>
 80027cc:	4602      	mov	r2, r0
 80027ce:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	0b5b      	lsrs	r3, r3, #13
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	4903      	ldr	r1, [pc, #12]	; (80027e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027da:	5ccb      	ldrb	r3, [r1, r3]
 80027dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40023800 	.word	0x40023800
 80027e8:	08006ad0 	.word	0x08006ad0

080027ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	220f      	movs	r2, #15
 80027fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027fc:	4b12      	ldr	r3, [pc, #72]	; (8002848 <HAL_RCC_GetClockConfig+0x5c>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 0203 	and.w	r2, r3, #3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002808:	4b0f      	ldr	r3, [pc, #60]	; (8002848 <HAL_RCC_GetClockConfig+0x5c>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002814:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <HAL_RCC_GetClockConfig+0x5c>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002820:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_RCC_GetClockConfig+0x5c>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	08db      	lsrs	r3, r3, #3
 8002826:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <HAL_RCC_GetClockConfig+0x60>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 020f 	and.w	r2, r3, #15
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	601a      	str	r2, [r3, #0]
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800
 800284c:	40023c00 	.word	0x40023c00

08002850 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e041      	b.n	80028e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d106      	bne.n	800287c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7fe fa04 	bl	8000c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2202      	movs	r2, #2
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3304      	adds	r3, #4
 800288c:	4619      	mov	r1, r3
 800288e:	4610      	mov	r0, r2
 8002890:	f000 fa7e 	bl	8002d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2b01      	cmp	r3, #1
 8002902:	d001      	beq.n	8002908 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e04e      	b.n	80029a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2202      	movs	r2, #2
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a23      	ldr	r2, [pc, #140]	; (80029b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d022      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002932:	d01d      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a1f      	ldr	r2, [pc, #124]	; (80029b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d018      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a1e      	ldr	r2, [pc, #120]	; (80029bc <HAL_TIM_Base_Start_IT+0xcc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d013      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a1c      	ldr	r2, [pc, #112]	; (80029c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d00e      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a1b      	ldr	r2, [pc, #108]	; (80029c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d009      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a19      	ldr	r2, [pc, #100]	; (80029c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d004      	beq.n	8002970 <HAL_TIM_Base_Start_IT+0x80>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a18      	ldr	r2, [pc, #96]	; (80029cc <HAL_TIM_Base_Start_IT+0xdc>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d111      	bne.n	8002994 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2b06      	cmp	r3, #6
 8002980:	d010      	beq.n	80029a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f042 0201 	orr.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002992:	e007      	b.n	80029a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40010000 	.word	0x40010000
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40000800 	.word	0x40000800
 80029c0:	40000c00 	.word	0x40000c00
 80029c4:	40010400 	.word	0x40010400
 80029c8:	40014000 	.word	0x40014000
 80029cc:	40001800 	.word	0x40001800

080029d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d020      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d01b      	beq.n	8002a34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f06f 0202 	mvn.w	r2, #2
 8002a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f999 	bl	8002d52 <HAL_TIM_IC_CaptureCallback>
 8002a20:	e005      	b.n	8002a2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f98b 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f99c 	bl	8002d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	f003 0304 	and.w	r3, r3, #4
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d020      	beq.n	8002a80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d01b      	beq.n	8002a80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f06f 0204 	mvn.w	r2, #4
 8002a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2202      	movs	r2, #2
 8002a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f973 	bl	8002d52 <HAL_TIM_IC_CaptureCallback>
 8002a6c:	e005      	b.n	8002a7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f965 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f000 f976 	bl	8002d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f003 0308 	and.w	r3, r3, #8
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d020      	beq.n	8002acc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f003 0308 	and.w	r3, r3, #8
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01b      	beq.n	8002acc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f06f 0208 	mvn.w	r2, #8
 8002a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2204      	movs	r2, #4
 8002aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f94d 	bl	8002d52 <HAL_TIM_IC_CaptureCallback>
 8002ab8:	e005      	b.n	8002ac6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f93f 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 f950 	bl	8002d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d020      	beq.n	8002b18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f003 0310 	and.w	r3, r3, #16
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01b      	beq.n	8002b18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0210 	mvn.w	r2, #16
 8002ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2208      	movs	r2, #8
 8002aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f927 	bl	8002d52 <HAL_TIM_IC_CaptureCallback>
 8002b04:	e005      	b.n	8002b12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 f919 	bl	8002d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 f92a 	bl	8002d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00c      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f06f 0201 	mvn.w	r2, #1
 8002b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7fd ff8e 	bl	8000a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00c      	beq.n	8002b60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d007      	beq.n	8002b60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 fae4 	bl	8003128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00c      	beq.n	8002b84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d007      	beq.n	8002b84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8fb 	bl	8002d7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	f003 0320 	and.w	r3, r3, #32
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00c      	beq.n	8002ba8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f003 0320 	and.w	r3, r3, #32
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d007      	beq.n	8002ba8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f06f 0220 	mvn.w	r2, #32
 8002ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 fab6 	bl	8003114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ba8:	bf00      	nop
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_TIM_ConfigClockSource+0x1c>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e0b4      	b.n	8002d36 <HAL_TIM_ConfigClockSource+0x186>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c04:	d03e      	beq.n	8002c84 <HAL_TIM_ConfigClockSource+0xd4>
 8002c06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c0a:	f200 8087 	bhi.w	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c12:	f000 8086 	beq.w	8002d22 <HAL_TIM_ConfigClockSource+0x172>
 8002c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c1a:	d87f      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c1c:	2b70      	cmp	r3, #112	; 0x70
 8002c1e:	d01a      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0xa6>
 8002c20:	2b70      	cmp	r3, #112	; 0x70
 8002c22:	d87b      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c24:	2b60      	cmp	r3, #96	; 0x60
 8002c26:	d050      	beq.n	8002cca <HAL_TIM_ConfigClockSource+0x11a>
 8002c28:	2b60      	cmp	r3, #96	; 0x60
 8002c2a:	d877      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c2c:	2b50      	cmp	r3, #80	; 0x50
 8002c2e:	d03c      	beq.n	8002caa <HAL_TIM_ConfigClockSource+0xfa>
 8002c30:	2b50      	cmp	r3, #80	; 0x50
 8002c32:	d873      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c34:	2b40      	cmp	r3, #64	; 0x40
 8002c36:	d058      	beq.n	8002cea <HAL_TIM_ConfigClockSource+0x13a>
 8002c38:	2b40      	cmp	r3, #64	; 0x40
 8002c3a:	d86f      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c3c:	2b30      	cmp	r3, #48	; 0x30
 8002c3e:	d064      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c40:	2b30      	cmp	r3, #48	; 0x30
 8002c42:	d86b      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d060      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c48:	2b20      	cmp	r3, #32
 8002c4a:	d867      	bhi.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d05c      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c50:	2b10      	cmp	r3, #16
 8002c52:	d05a      	beq.n	8002d0a <HAL_TIM_ConfigClockSource+0x15a>
 8002c54:	e062      	b.n	8002d1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c66:	f000 f9b9 	bl	8002fdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	609a      	str	r2, [r3, #8]
      break;
 8002c82:	e04f      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c94:	f000 f9a2 	bl	8002fdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ca6:	609a      	str	r2, [r3, #8]
      break;
 8002ca8:	e03c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	f000 f916 	bl	8002ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2150      	movs	r1, #80	; 0x50
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 f96f 	bl	8002fa6 <TIM_ITRx_SetConfig>
      break;
 8002cc8:	e02c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f000 f935 	bl	8002f46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2160      	movs	r1, #96	; 0x60
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 f95f 	bl	8002fa6 <TIM_ITRx_SetConfig>
      break;
 8002ce8:	e01c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	f000 f8f6 	bl	8002ee8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2140      	movs	r1, #64	; 0x40
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 f94f 	bl	8002fa6 <TIM_ITRx_SetConfig>
      break;
 8002d08:	e00c      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4619      	mov	r1, r3
 8002d14:	4610      	mov	r0, r2
 8002d16:	f000 f946 	bl	8002fa6 <TIM_ITRx_SetConfig>
      break;
 8002d1a:	e003      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e000      	b.n	8002d24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
	...

08002d90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a46      	ldr	r2, [pc, #280]	; (8002ebc <TIM_Base_SetConfig+0x12c>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d013      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dae:	d00f      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a43      	ldr	r2, [pc, #268]	; (8002ec0 <TIM_Base_SetConfig+0x130>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00b      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a42      	ldr	r2, [pc, #264]	; (8002ec4 <TIM_Base_SetConfig+0x134>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d007      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	; (8002ec8 <TIM_Base_SetConfig+0x138>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d003      	beq.n	8002dd0 <TIM_Base_SetConfig+0x40>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a40      	ldr	r2, [pc, #256]	; (8002ecc <TIM_Base_SetConfig+0x13c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d108      	bne.n	8002de2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a35      	ldr	r2, [pc, #212]	; (8002ebc <TIM_Base_SetConfig+0x12c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d02b      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df0:	d027      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a32      	ldr	r2, [pc, #200]	; (8002ec0 <TIM_Base_SetConfig+0x130>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d023      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a31      	ldr	r2, [pc, #196]	; (8002ec4 <TIM_Base_SetConfig+0x134>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d01f      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a30      	ldr	r2, [pc, #192]	; (8002ec8 <TIM_Base_SetConfig+0x138>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d01b      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a2f      	ldr	r2, [pc, #188]	; (8002ecc <TIM_Base_SetConfig+0x13c>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d017      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a2e      	ldr	r2, [pc, #184]	; (8002ed0 <TIM_Base_SetConfig+0x140>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d013      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a2d      	ldr	r2, [pc, #180]	; (8002ed4 <TIM_Base_SetConfig+0x144>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00f      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a2c      	ldr	r2, [pc, #176]	; (8002ed8 <TIM_Base_SetConfig+0x148>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d00b      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a2b      	ldr	r2, [pc, #172]	; (8002edc <TIM_Base_SetConfig+0x14c>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d007      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a2a      	ldr	r2, [pc, #168]	; (8002ee0 <TIM_Base_SetConfig+0x150>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d003      	beq.n	8002e42 <TIM_Base_SetConfig+0xb2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a29      	ldr	r2, [pc, #164]	; (8002ee4 <TIM_Base_SetConfig+0x154>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d108      	bne.n	8002e54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a10      	ldr	r2, [pc, #64]	; (8002ebc <TIM_Base_SetConfig+0x12c>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d003      	beq.n	8002e88 <TIM_Base_SetConfig+0xf8>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a12      	ldr	r2, [pc, #72]	; (8002ecc <TIM_Base_SetConfig+0x13c>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d103      	bne.n	8002e90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691a      	ldr	r2, [r3, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d105      	bne.n	8002eae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	f023 0201 	bic.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	611a      	str	r2, [r3, #16]
  }
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40010000 	.word	0x40010000
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40000800 	.word	0x40000800
 8002ec8:	40000c00 	.word	0x40000c00
 8002ecc:	40010400 	.word	0x40010400
 8002ed0:	40014000 	.word	0x40014000
 8002ed4:	40014400 	.word	0x40014400
 8002ed8:	40014800 	.word	0x40014800
 8002edc:	40001800 	.word	0x40001800
 8002ee0:	40001c00 	.word	0x40001c00
 8002ee4:	40002000 	.word	0x40002000

08002ee8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	60b9      	str	r1, [r7, #8]
 8002ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	f023 0201 	bic.w	r2, r3, #1
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f023 030a 	bic.w	r3, r3, #10
 8002f24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	621a      	str	r2, [r3, #32]
}
 8002f3a:	bf00      	nop
 8002f3c:	371c      	adds	r7, #28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b087      	sub	sp, #28
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	f023 0210 	bic.w	r2, r3, #16
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	031b      	lsls	r3, r3, #12
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	011b      	lsls	r3, r3, #4
 8002f88:	697a      	ldr	r2, [r7, #20]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	621a      	str	r2, [r3, #32]
}
 8002f9a:	bf00      	nop
 8002f9c:	371c      	adds	r7, #28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b085      	sub	sp, #20
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
 8002fae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f043 0307 	orr.w	r3, r3, #7
 8002fc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	609a      	str	r2, [r3, #8]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b087      	sub	sp, #28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ff6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	021a      	lsls	r2, r3, #8
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4313      	orrs	r3, r2
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	4313      	orrs	r3, r2
 8003008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	609a      	str	r2, [r3, #8]
}
 8003010:	bf00      	nop
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800302c:	2b01      	cmp	r3, #1
 800302e:	d101      	bne.n	8003034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003030:	2302      	movs	r3, #2
 8003032:	e05a      	b.n	80030ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800305a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	4313      	orrs	r3, r2
 8003064:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a21      	ldr	r2, [pc, #132]	; (80030f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d022      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003080:	d01d      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a1d      	ldr	r2, [pc, #116]	; (80030fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d018      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a1b      	ldr	r2, [pc, #108]	; (8003100 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d013      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1a      	ldr	r2, [pc, #104]	; (8003104 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d00e      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a18      	ldr	r2, [pc, #96]	; (8003108 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d009      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a17      	ldr	r2, [pc, #92]	; (800310c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d004      	beq.n	80030be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a15      	ldr	r2, [pc, #84]	; (8003110 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d10c      	bne.n	80030d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	40010000 	.word	0x40010000
 80030fc:	40000400 	.word	0x40000400
 8003100:	40000800 	.word	0x40000800
 8003104:	40000c00 	.word	0x40000c00
 8003108:	40010400 	.word	0x40010400
 800310c:	40014000 	.word	0x40014000
 8003110:	40001800 	.word	0x40001800

08003114 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e042      	b.n	80031d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fd fdb4 	bl	8000cd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2224      	movs	r2, #36	; 0x24
 800316c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68da      	ldr	r2, [r3, #12]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800317e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f82b 	bl	80031dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	691a      	ldr	r2, [r3, #16]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003194:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2220      	movs	r2, #32
 80031c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e0:	b0c0      	sub	sp, #256	; 0x100
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f8:	68d9      	ldr	r1, [r3, #12]
 80031fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	ea40 0301 	orr.w	r3, r0, r1
 8003204:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	431a      	orrs	r2, r3
 8003214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	431a      	orrs	r2, r3
 800321c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003234:	f021 010c 	bic.w	r1, r1, #12
 8003238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003242:	430b      	orrs	r3, r1
 8003244:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003256:	6999      	ldr	r1, [r3, #24]
 8003258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	ea40 0301 	orr.w	r3, r0, r1
 8003262:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4b8f      	ldr	r3, [pc, #572]	; (80034a8 <UART_SetConfig+0x2cc>)
 800326c:	429a      	cmp	r2, r3
 800326e:	d005      	beq.n	800327c <UART_SetConfig+0xa0>
 8003270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	4b8d      	ldr	r3, [pc, #564]	; (80034ac <UART_SetConfig+0x2d0>)
 8003278:	429a      	cmp	r2, r3
 800327a:	d104      	bne.n	8003286 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800327c:	f7ff faa2 	bl	80027c4 <HAL_RCC_GetPCLK2Freq>
 8003280:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003284:	e003      	b.n	800328e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003286:	f7ff fa89 	bl	800279c <HAL_RCC_GetPCLK1Freq>
 800328a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800328e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003298:	f040 810c 	bne.w	80034b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800329c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032a0:	2200      	movs	r2, #0
 80032a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80032aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80032ae:	4622      	mov	r2, r4
 80032b0:	462b      	mov	r3, r5
 80032b2:	1891      	adds	r1, r2, r2
 80032b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80032b6:	415b      	adcs	r3, r3
 80032b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032be:	4621      	mov	r1, r4
 80032c0:	eb12 0801 	adds.w	r8, r2, r1
 80032c4:	4629      	mov	r1, r5
 80032c6:	eb43 0901 	adc.w	r9, r3, r1
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032de:	4690      	mov	r8, r2
 80032e0:	4699      	mov	r9, r3
 80032e2:	4623      	mov	r3, r4
 80032e4:	eb18 0303 	adds.w	r3, r8, r3
 80032e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032ec:	462b      	mov	r3, r5
 80032ee:	eb49 0303 	adc.w	r3, r9, r3
 80032f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80032f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003302:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003306:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800330a:	460b      	mov	r3, r1
 800330c:	18db      	adds	r3, r3, r3
 800330e:	653b      	str	r3, [r7, #80]	; 0x50
 8003310:	4613      	mov	r3, r2
 8003312:	eb42 0303 	adc.w	r3, r2, r3
 8003316:	657b      	str	r3, [r7, #84]	; 0x54
 8003318:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800331c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003320:	f7fc ffbe 	bl	80002a0 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4b61      	ldr	r3, [pc, #388]	; (80034b0 <UART_SetConfig+0x2d4>)
 800332a:	fba3 2302 	umull	r2, r3, r3, r2
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	011c      	lsls	r4, r3, #4
 8003332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003336:	2200      	movs	r2, #0
 8003338:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800333c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003340:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003344:	4642      	mov	r2, r8
 8003346:	464b      	mov	r3, r9
 8003348:	1891      	adds	r1, r2, r2
 800334a:	64b9      	str	r1, [r7, #72]	; 0x48
 800334c:	415b      	adcs	r3, r3
 800334e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003350:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003354:	4641      	mov	r1, r8
 8003356:	eb12 0a01 	adds.w	sl, r2, r1
 800335a:	4649      	mov	r1, r9
 800335c:	eb43 0b01 	adc.w	fp, r3, r1
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800336c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003370:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003374:	4692      	mov	sl, r2
 8003376:	469b      	mov	fp, r3
 8003378:	4643      	mov	r3, r8
 800337a:	eb1a 0303 	adds.w	r3, sl, r3
 800337e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003382:	464b      	mov	r3, r9
 8003384:	eb4b 0303 	adc.w	r3, fp, r3
 8003388:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800338c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003398:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800339c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80033a0:	460b      	mov	r3, r1
 80033a2:	18db      	adds	r3, r3, r3
 80033a4:	643b      	str	r3, [r7, #64]	; 0x40
 80033a6:	4613      	mov	r3, r2
 80033a8:	eb42 0303 	adc.w	r3, r2, r3
 80033ac:	647b      	str	r3, [r7, #68]	; 0x44
 80033ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033b6:	f7fc ff73 	bl	80002a0 <__aeabi_uldivmod>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4611      	mov	r1, r2
 80033c0:	4b3b      	ldr	r3, [pc, #236]	; (80034b0 <UART_SetConfig+0x2d4>)
 80033c2:	fba3 2301 	umull	r2, r3, r3, r1
 80033c6:	095b      	lsrs	r3, r3, #5
 80033c8:	2264      	movs	r2, #100	; 0x64
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
 80033ce:	1acb      	subs	r3, r1, r3
 80033d0:	00db      	lsls	r3, r3, #3
 80033d2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033d6:	4b36      	ldr	r3, [pc, #216]	; (80034b0 <UART_SetConfig+0x2d4>)
 80033d8:	fba3 2302 	umull	r2, r3, r3, r2
 80033dc:	095b      	lsrs	r3, r3, #5
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033e4:	441c      	add	r4, r3
 80033e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033ea:	2200      	movs	r2, #0
 80033ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80033f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80033f8:	4642      	mov	r2, r8
 80033fa:	464b      	mov	r3, r9
 80033fc:	1891      	adds	r1, r2, r2
 80033fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8003400:	415b      	adcs	r3, r3
 8003402:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003404:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003408:	4641      	mov	r1, r8
 800340a:	1851      	adds	r1, r2, r1
 800340c:	6339      	str	r1, [r7, #48]	; 0x30
 800340e:	4649      	mov	r1, r9
 8003410:	414b      	adcs	r3, r1
 8003412:	637b      	str	r3, [r7, #52]	; 0x34
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	f04f 0300 	mov.w	r3, #0
 800341c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003420:	4659      	mov	r1, fp
 8003422:	00cb      	lsls	r3, r1, #3
 8003424:	4651      	mov	r1, sl
 8003426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800342a:	4651      	mov	r1, sl
 800342c:	00ca      	lsls	r2, r1, #3
 800342e:	4610      	mov	r0, r2
 8003430:	4619      	mov	r1, r3
 8003432:	4603      	mov	r3, r0
 8003434:	4642      	mov	r2, r8
 8003436:	189b      	adds	r3, r3, r2
 8003438:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800343c:	464b      	mov	r3, r9
 800343e:	460a      	mov	r2, r1
 8003440:	eb42 0303 	adc.w	r3, r2, r3
 8003444:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003454:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003458:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800345c:	460b      	mov	r3, r1
 800345e:	18db      	adds	r3, r3, r3
 8003460:	62bb      	str	r3, [r7, #40]	; 0x28
 8003462:	4613      	mov	r3, r2
 8003464:	eb42 0303 	adc.w	r3, r2, r3
 8003468:	62fb      	str	r3, [r7, #44]	; 0x2c
 800346a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800346e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003472:	f7fc ff15 	bl	80002a0 <__aeabi_uldivmod>
 8003476:	4602      	mov	r2, r0
 8003478:	460b      	mov	r3, r1
 800347a:	4b0d      	ldr	r3, [pc, #52]	; (80034b0 <UART_SetConfig+0x2d4>)
 800347c:	fba3 1302 	umull	r1, r3, r3, r2
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	2164      	movs	r1, #100	; 0x64
 8003484:	fb01 f303 	mul.w	r3, r1, r3
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	3332      	adds	r3, #50	; 0x32
 800348e:	4a08      	ldr	r2, [pc, #32]	; (80034b0 <UART_SetConfig+0x2d4>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	095b      	lsrs	r3, r3, #5
 8003496:	f003 0207 	and.w	r2, r3, #7
 800349a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4422      	add	r2, r4
 80034a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034a4:	e106      	b.n	80036b4 <UART_SetConfig+0x4d8>
 80034a6:	bf00      	nop
 80034a8:	40011000 	.word	0x40011000
 80034ac:	40011400 	.word	0x40011400
 80034b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034b8:	2200      	movs	r2, #0
 80034ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034c6:	4642      	mov	r2, r8
 80034c8:	464b      	mov	r3, r9
 80034ca:	1891      	adds	r1, r2, r2
 80034cc:	6239      	str	r1, [r7, #32]
 80034ce:	415b      	adcs	r3, r3
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
 80034d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034d6:	4641      	mov	r1, r8
 80034d8:	1854      	adds	r4, r2, r1
 80034da:	4649      	mov	r1, r9
 80034dc:	eb43 0501 	adc.w	r5, r3, r1
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	00eb      	lsls	r3, r5, #3
 80034ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034ee:	00e2      	lsls	r2, r4, #3
 80034f0:	4614      	mov	r4, r2
 80034f2:	461d      	mov	r5, r3
 80034f4:	4643      	mov	r3, r8
 80034f6:	18e3      	adds	r3, r4, r3
 80034f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034fc:	464b      	mov	r3, r9
 80034fe:	eb45 0303 	adc.w	r3, r5, r3
 8003502:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003512:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003522:	4629      	mov	r1, r5
 8003524:	008b      	lsls	r3, r1, #2
 8003526:	4621      	mov	r1, r4
 8003528:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800352c:	4621      	mov	r1, r4
 800352e:	008a      	lsls	r2, r1, #2
 8003530:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003534:	f7fc feb4 	bl	80002a0 <__aeabi_uldivmod>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	4b60      	ldr	r3, [pc, #384]	; (80036c0 <UART_SetConfig+0x4e4>)
 800353e:	fba3 2302 	umull	r2, r3, r3, r2
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	011c      	lsls	r4, r3, #4
 8003546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800354a:	2200      	movs	r2, #0
 800354c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003550:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003554:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003558:	4642      	mov	r2, r8
 800355a:	464b      	mov	r3, r9
 800355c:	1891      	adds	r1, r2, r2
 800355e:	61b9      	str	r1, [r7, #24]
 8003560:	415b      	adcs	r3, r3
 8003562:	61fb      	str	r3, [r7, #28]
 8003564:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003568:	4641      	mov	r1, r8
 800356a:	1851      	adds	r1, r2, r1
 800356c:	6139      	str	r1, [r7, #16]
 800356e:	4649      	mov	r1, r9
 8003570:	414b      	adcs	r3, r1
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	f04f 0200 	mov.w	r2, #0
 8003578:	f04f 0300 	mov.w	r3, #0
 800357c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003580:	4659      	mov	r1, fp
 8003582:	00cb      	lsls	r3, r1, #3
 8003584:	4651      	mov	r1, sl
 8003586:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800358a:	4651      	mov	r1, sl
 800358c:	00ca      	lsls	r2, r1, #3
 800358e:	4610      	mov	r0, r2
 8003590:	4619      	mov	r1, r3
 8003592:	4603      	mov	r3, r0
 8003594:	4642      	mov	r2, r8
 8003596:	189b      	adds	r3, r3, r2
 8003598:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800359c:	464b      	mov	r3, r9
 800359e:	460a      	mov	r2, r1
 80035a0:	eb42 0303 	adc.w	r3, r2, r3
 80035a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80035b2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035c0:	4649      	mov	r1, r9
 80035c2:	008b      	lsls	r3, r1, #2
 80035c4:	4641      	mov	r1, r8
 80035c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035ca:	4641      	mov	r1, r8
 80035cc:	008a      	lsls	r2, r1, #2
 80035ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035d2:	f7fc fe65 	bl	80002a0 <__aeabi_uldivmod>
 80035d6:	4602      	mov	r2, r0
 80035d8:	460b      	mov	r3, r1
 80035da:	4611      	mov	r1, r2
 80035dc:	4b38      	ldr	r3, [pc, #224]	; (80036c0 <UART_SetConfig+0x4e4>)
 80035de:	fba3 2301 	umull	r2, r3, r3, r1
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	2264      	movs	r2, #100	; 0x64
 80035e6:	fb02 f303 	mul.w	r3, r2, r3
 80035ea:	1acb      	subs	r3, r1, r3
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	3332      	adds	r3, #50	; 0x32
 80035f0:	4a33      	ldr	r2, [pc, #204]	; (80036c0 <UART_SetConfig+0x4e4>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035fc:	441c      	add	r4, r3
 80035fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003602:	2200      	movs	r2, #0
 8003604:	673b      	str	r3, [r7, #112]	; 0x70
 8003606:	677a      	str	r2, [r7, #116]	; 0x74
 8003608:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800360c:	4642      	mov	r2, r8
 800360e:	464b      	mov	r3, r9
 8003610:	1891      	adds	r1, r2, r2
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	415b      	adcs	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800361c:	4641      	mov	r1, r8
 800361e:	1851      	adds	r1, r2, r1
 8003620:	6039      	str	r1, [r7, #0]
 8003622:	4649      	mov	r1, r9
 8003624:	414b      	adcs	r3, r1
 8003626:	607b      	str	r3, [r7, #4]
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003634:	4659      	mov	r1, fp
 8003636:	00cb      	lsls	r3, r1, #3
 8003638:	4651      	mov	r1, sl
 800363a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800363e:	4651      	mov	r1, sl
 8003640:	00ca      	lsls	r2, r1, #3
 8003642:	4610      	mov	r0, r2
 8003644:	4619      	mov	r1, r3
 8003646:	4603      	mov	r3, r0
 8003648:	4642      	mov	r2, r8
 800364a:	189b      	adds	r3, r3, r2
 800364c:	66bb      	str	r3, [r7, #104]	; 0x68
 800364e:	464b      	mov	r3, r9
 8003650:	460a      	mov	r2, r1
 8003652:	eb42 0303 	adc.w	r3, r2, r3
 8003656:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	663b      	str	r3, [r7, #96]	; 0x60
 8003662:	667a      	str	r2, [r7, #100]	; 0x64
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003670:	4649      	mov	r1, r9
 8003672:	008b      	lsls	r3, r1, #2
 8003674:	4641      	mov	r1, r8
 8003676:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800367a:	4641      	mov	r1, r8
 800367c:	008a      	lsls	r2, r1, #2
 800367e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003682:	f7fc fe0d 	bl	80002a0 <__aeabi_uldivmod>
 8003686:	4602      	mov	r2, r0
 8003688:	460b      	mov	r3, r1
 800368a:	4b0d      	ldr	r3, [pc, #52]	; (80036c0 <UART_SetConfig+0x4e4>)
 800368c:	fba3 1302 	umull	r1, r3, r3, r2
 8003690:	095b      	lsrs	r3, r3, #5
 8003692:	2164      	movs	r1, #100	; 0x64
 8003694:	fb01 f303 	mul.w	r3, r1, r3
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	3332      	adds	r3, #50	; 0x32
 800369e:	4a08      	ldr	r2, [pc, #32]	; (80036c0 <UART_SetConfig+0x4e4>)
 80036a0:	fba2 2303 	umull	r2, r3, r2, r3
 80036a4:	095b      	lsrs	r3, r3, #5
 80036a6:	f003 020f 	and.w	r2, r3, #15
 80036aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4422      	add	r2, r4
 80036b2:	609a      	str	r2, [r3, #8]
}
 80036b4:	bf00      	nop
 80036b6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036ba:	46bd      	mov	sp, r7
 80036bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c0:	51eb851f 	.word	0x51eb851f

080036c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036c4:	b084      	sub	sp, #16
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	f107 001c 	add.w	r0, r7, #28
 80036d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036d6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d123      	bne.n	8003726 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80036f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003706:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800370a:	2b01      	cmp	r3, #1
 800370c:	d105      	bne.n	800371a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 faa0 	bl	8003c60 <USB_CoreReset>
 8003720:	4603      	mov	r3, r0
 8003722:	73fb      	strb	r3, [r7, #15]
 8003724:	e01b      	b.n	800375e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 fa94 	bl	8003c60 <USB_CoreReset>
 8003738:	4603      	mov	r3, r0
 800373a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800373c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003740:	2b00      	cmp	r3, #0
 8003742:	d106      	bne.n	8003752 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003748:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	639a      	str	r2, [r3, #56]	; 0x38
 8003750:	e005      	b.n	800375e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003756:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800375e:	7fbb      	ldrb	r3, [r7, #30]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d10b      	bne.n	800377c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f043 0206 	orr.w	r2, r3, #6
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f043 0220 	orr.w	r2, r3, #32
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800377c:	7bfb      	ldrb	r3, [r7, #15]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003788:	b004      	add	sp, #16
 800378a:	4770      	bx	lr

0800378c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f023 0201 	bic.w	r2, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b084      	sub	sp, #16
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80037ca:	78fb      	ldrb	r3, [r7, #3]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d115      	bne.n	80037fc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80037dc:	200a      	movs	r0, #10
 80037de:	f7fd fc6b 	bl	80010b8 <HAL_Delay>
      ms += 10U;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	330a      	adds	r3, #10
 80037e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 fa2b 	bl	8003c44 <USB_GetMode>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d01e      	beq.n	8003832 <USB_SetCurrentMode+0x84>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2bc7      	cmp	r3, #199	; 0xc7
 80037f8:	d9f0      	bls.n	80037dc <USB_SetCurrentMode+0x2e>
 80037fa:	e01a      	b.n	8003832 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80037fc:	78fb      	ldrb	r3, [r7, #3]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d115      	bne.n	800382e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800380e:	200a      	movs	r0, #10
 8003810:	f7fd fc52 	bl	80010b8 <HAL_Delay>
      ms += 10U;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	330a      	adds	r3, #10
 8003818:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 fa12 	bl	8003c44 <USB_GetMode>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d005      	beq.n	8003832 <USB_SetCurrentMode+0x84>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2bc7      	cmp	r3, #199	; 0xc7
 800382a:	d9f0      	bls.n	800380e <USB_SetCurrentMode+0x60>
 800382c:	e001      	b.n	8003832 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e005      	b.n	800383e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2bc8      	cmp	r3, #200	; 0xc8
 8003836:	d101      	bne.n	800383c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e000      	b.n	800383e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	3710      	adds	r7, #16
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
	...

08003848 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003848:	b084      	sub	sp, #16
 800384a:	b580      	push	{r7, lr}
 800384c:	b086      	sub	sp, #24
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
 8003852:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003856:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003862:	2300      	movs	r3, #0
 8003864:	613b      	str	r3, [r7, #16]
 8003866:	e009      	b.n	800387c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	3340      	adds	r3, #64	; 0x40
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	4413      	add	r3, r2
 8003872:	2200      	movs	r2, #0
 8003874:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	3301      	adds	r3, #1
 800387a:	613b      	str	r3, [r7, #16]
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	2b0e      	cmp	r3, #14
 8003880:	d9f2      	bls.n	8003868 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003882:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003886:	2b00      	cmp	r3, #0
 8003888:	d11c      	bne.n	80038c4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003898:	f043 0302 	orr.w	r3, r3, #2
 800389c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ae:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ba:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	639a      	str	r2, [r3, #56]	; 0x38
 80038c2:	e00b      	b.n	80038dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80038e2:	461a      	mov	r2, r3
 80038e4:	2300      	movs	r3, #0
 80038e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80038e8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d10d      	bne.n	800390c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80038f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d104      	bne.n	8003902 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80038f8:	2100      	movs	r1, #0
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f968 	bl	8003bd0 <USB_SetDevSpeed>
 8003900:	e008      	b.n	8003914 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003902:	2101      	movs	r1, #1
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 f963 	bl	8003bd0 <USB_SetDevSpeed>
 800390a:	e003      	b.n	8003914 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800390c:	2103      	movs	r1, #3
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f95e 	bl	8003bd0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003914:	2110      	movs	r1, #16
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f8fa 	bl	8003b10 <USB_FlushTxFifo>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f924 	bl	8003b74 <USB_FlushRxFifo>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800393c:	461a      	mov	r2, r3
 800393e:	2300      	movs	r3, #0
 8003940:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003948:	461a      	mov	r2, r3
 800394a:	2300      	movs	r3, #0
 800394c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003954:	461a      	mov	r2, r3
 8003956:	2300      	movs	r3, #0
 8003958:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800395a:	2300      	movs	r3, #0
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	e043      	b.n	80039e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4413      	add	r3, r2
 8003968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003972:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003976:	d118      	bne.n	80039aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10a      	bne.n	8003994 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	015a      	lsls	r2, r3, #5
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4413      	add	r3, r2
 8003986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800398a:	461a      	mov	r2, r3
 800398c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003990:	6013      	str	r3, [r2, #0]
 8003992:	e013      	b.n	80039bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	015a      	lsls	r2, r3, #5
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4413      	add	r3, r2
 800399c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039a0:	461a      	mov	r2, r3
 80039a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	e008      	b.n	80039bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	015a      	lsls	r2, r3, #5
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4413      	add	r3, r2
 80039b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039b6:	461a      	mov	r2, r3
 80039b8:	2300      	movs	r3, #0
 80039ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039c8:	461a      	mov	r2, r3
 80039ca:	2300      	movs	r3, #0
 80039cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	015a      	lsls	r2, r3, #5
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4413      	add	r3, r2
 80039d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039da:	461a      	mov	r2, r3
 80039dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80039e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	3301      	adds	r3, #1
 80039e6:	613b      	str	r3, [r7, #16]
 80039e8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80039ec:	461a      	mov	r2, r3
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d3b5      	bcc.n	8003960 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80039f4:	2300      	movs	r3, #0
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	e043      	b.n	8003a82 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a10:	d118      	bne.n	8003a44 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10a      	bne.n	8003a2e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	015a      	lsls	r2, r3, #5
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	4413      	add	r3, r2
 8003a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a24:	461a      	mov	r2, r3
 8003a26:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	e013      	b.n	8003a56 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	015a      	lsls	r2, r3, #5
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	e008      	b.n	8003a56 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	015a      	lsls	r2, r3, #5
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a50:	461a      	mov	r2, r3
 8003a52:	2300      	movs	r3, #0
 8003a54:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	015a      	lsls	r2, r3, #5
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a62:	461a      	mov	r2, r3
 8003a64:	2300      	movs	r3, #0
 8003a66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a74:	461a      	mov	r2, r3
 8003a76:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	613b      	str	r3, [r7, #16]
 8003a82:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a86:	461a      	mov	r2, r3
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d3b5      	bcc.n	80039fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003aa0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003aae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f043 0210 	orr.w	r2, r3, #16
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	699a      	ldr	r2, [r3, #24]
 8003ac8:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <USB_DevInit+0x2c4>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003ad0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	f043 0208 	orr.w	r2, r3, #8
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003ae4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d107      	bne.n	8003afc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003af4:	f043 0304 	orr.w	r3, r3, #4
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3718      	adds	r7, #24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b08:	b004      	add	sp, #16
 8003b0a:	4770      	bx	lr
 8003b0c:	803c3800 	.word	0x803c3800

08003b10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	3301      	adds	r3, #1
 8003b22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003b2a:	d901      	bls.n	8003b30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e01b      	b.n	8003b68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	daf2      	bge.n	8003b1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	019b      	lsls	r3, r3, #6
 8003b40:	f043 0220 	orr.w	r2, r3, #32
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003b54:	d901      	bls.n	8003b5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e006      	b.n	8003b68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	f003 0320 	and.w	r3, r3, #32
 8003b62:	2b20      	cmp	r3, #32
 8003b64:	d0f0      	beq.n	8003b48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	3301      	adds	r3, #1
 8003b84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003b8c:	d901      	bls.n	8003b92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e018      	b.n	8003bc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	daf2      	bge.n	8003b80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2210      	movs	r2, #16
 8003ba2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003bb0:	d901      	bls.n	8003bb6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e006      	b.n	8003bc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f003 0310 	and.w	r3, r3, #16
 8003bbe:	2b10      	cmp	r3, #16
 8003bc0:	d0f0      	beq.n	8003ba4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	460b      	mov	r3, r1
 8003bda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	78fb      	ldrb	r3, [r7, #3]
 8003bea:	68f9      	ldr	r1, [r7, #12]
 8003bec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b085      	sub	sp, #20
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68fa      	ldr	r2, [r7, #12]
 8003c18:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003c1c:	f023 0303 	bic.w	r3, r3, #3
 8003c20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c30:	f043 0302 	orr.w	r3, r3, #2
 8003c34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f003 0301 	and.w	r3, r3, #1
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003c78:	d901      	bls.n	8003c7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e01b      	b.n	8003cb6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	daf2      	bge.n	8003c6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f043 0201 	orr.w	r2, r3, #1
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003ca2:	d901      	bls.n	8003ca8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e006      	b.n	8003cb6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d0f0      	beq.n	8003c96 <USB_CoreReset+0x36>

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003cc6:	f000 f9c3 	bl	8004050 <vTaskStartScheduler>
  
  return osOK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f103 0208 	add.w	r2, r3, #8
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ce8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f103 0208 	add.w	r2, r3, #8
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f103 0208 	add.w	r2, r3, #8
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b085      	sub	sp, #20
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68fa      	ldr	r2, [r7, #12]
 8003d3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	689a      	ldr	r2, [r3, #8]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	1c5a      	adds	r2, r3, #1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	601a      	str	r2, [r3, #0]
}
 8003d66:	bf00      	nop
 8003d68:	3714      	adds	r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6892      	ldr	r2, [r2, #8]
 8003d88:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6852      	ldr	r2, [r2, #4]
 8003d92:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d103      	bne.n	8003da6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	1e5a      	subs	r2, r3, #1
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b08c      	sub	sp, #48	; 0x30
 8003dca:	af04      	add	r7, sp, #16
 8003dcc:	60f8      	str	r0, [r7, #12]
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	603b      	str	r3, [r7, #0]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fe34 	bl	8004a48 <pvPortMalloc>
 8003de0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003de8:	2064      	movs	r0, #100	; 0x64
 8003dea:	f000 fe2d 	bl	8004a48 <pvPortMalloc>
 8003dee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30
 8003dfc:	e005      	b.n	8003e0a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003dfe:	6978      	ldr	r0, [r7, #20]
 8003e00:	f000 feee 	bl	8004be0 <vPortFree>
 8003e04:	e001      	b.n	8003e0a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003e10:	88fa      	ldrh	r2, [r7, #6]
 8003e12:	2300      	movs	r3, #0
 8003e14:	9303      	str	r3, [sp, #12]
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	9302      	str	r3, [sp, #8]
 8003e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e1c:	9301      	str	r3, [sp, #4]
 8003e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68b9      	ldr	r1, [r7, #8]
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f80e 	bl	8003e48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e2c:	69f8      	ldr	r0, [r7, #28]
 8003e2e:	f000 f8a1 	bl	8003f74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003e32:	2301      	movs	r3, #1
 8003e34:	61bb      	str	r3, [r7, #24]
 8003e36:	e002      	b.n	8003e3e <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003e38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003e3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003e3e:	69bb      	ldr	r3, [r7, #24]
	}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3720      	adds	r7, #32
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
 8003e54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e58:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	461a      	mov	r2, r3
 8003e60:	21a5      	movs	r1, #165	; 0xa5
 8003e62:	f001 fe12 	bl	8005a8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003e70:	3b01      	subs	r3, #1
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	f023 0307 	bic.w	r3, r3, #7
 8003e7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <prvInitialiseNewTask+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8e:	f383 8811 	msr	BASEPRI, r3
 8003e92:	f3bf 8f6f 	isb	sy
 8003e96:	f3bf 8f4f 	dsb	sy
 8003e9a:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e9c:	bf00      	nop
 8003e9e:	e7fe      	b.n	8003e9e <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8003ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d01f      	beq.n	8003eec <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003eac:	2300      	movs	r3, #0
 8003eae:	61fb      	str	r3, [r7, #28]
 8003eb0:	e012      	b.n	8003ed8 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	7819      	ldrb	r1, [r3, #0]
 8003eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3334      	adds	r3, #52	; 0x34
 8003ec2:	460a      	mov	r2, r1
 8003ec4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	4413      	add	r3, r2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d006      	beq.n	8003ee0 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	61fb      	str	r3, [r7, #28]
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	2b0f      	cmp	r3, #15
 8003edc:	d9e9      	bls.n	8003eb2 <prvInitialiseNewTask+0x6a>
 8003ede:	e000      	b.n	8003ee2 <prvInitialiseNewTask+0x9a>
			{
				break;
 8003ee0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003eea:	e003      	b.n	8003ef4 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef6:	2b06      	cmp	r3, #6
 8003ef8:	d901      	bls.n	8003efe <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003efa:	2306      	movs	r3, #6
 8003efc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f02:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f08:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8003f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f12:	3304      	adds	r3, #4
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff fefb 	bl	8003d10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1c:	3318      	adds	r3, #24
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7ff fef6 	bl	8003d10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f2c:	f1c3 0207 	rsb	r2, r3, #7
 8003f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f42:	2200      	movs	r2, #0
 8003f44:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	68f9      	ldr	r1, [r7, #12]
 8003f52:	69b8      	ldr	r0, [r7, #24]
 8003f54:	f000 fb66 	bl	8004624 <pxPortInitialiseStack>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f6a:	bf00      	nop
 8003f6c:	3720      	adds	r7, #32
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f7c:	f000 fc82 	bl	8004884 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f80:	4b2c      	ldr	r3, [pc, #176]	; (8004034 <prvAddNewTaskToReadyList+0xc0>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	3301      	adds	r3, #1
 8003f86:	4a2b      	ldr	r2, [pc, #172]	; (8004034 <prvAddNewTaskToReadyList+0xc0>)
 8003f88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f8a:	4b2b      	ldr	r3, [pc, #172]	; (8004038 <prvAddNewTaskToReadyList+0xc4>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d109      	bne.n	8003fa6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f92:	4a29      	ldr	r2, [pc, #164]	; (8004038 <prvAddNewTaskToReadyList+0xc4>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f98:	4b26      	ldr	r3, [pc, #152]	; (8004034 <prvAddNewTaskToReadyList+0xc0>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d110      	bne.n	8003fc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003fa0:	f000 faa2 	bl	80044e8 <prvInitialiseTaskLists>
 8003fa4:	e00d      	b.n	8003fc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003fa6:	4b25      	ldr	r3, [pc, #148]	; (800403c <prvAddNewTaskToReadyList+0xc8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003fae:	4b22      	ldr	r3, [pc, #136]	; (8004038 <prvAddNewTaskToReadyList+0xc4>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d802      	bhi.n	8003fc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003fbc:	4a1e      	ldr	r2, [pc, #120]	; (8004038 <prvAddNewTaskToReadyList+0xc4>)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003fc2:	4b1f      	ldr	r3, [pc, #124]	; (8004040 <prvAddNewTaskToReadyList+0xcc>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <prvAddNewTaskToReadyList+0xcc>)
 8003fca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003fcc:	4b1c      	ldr	r3, [pc, #112]	; (8004040 <prvAddNewTaskToReadyList+0xcc>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	2201      	movs	r2, #1
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	4b19      	ldr	r3, [pc, #100]	; (8004044 <prvAddNewTaskToReadyList+0xd0>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	4a18      	ldr	r2, [pc, #96]	; (8004044 <prvAddNewTaskToReadyList+0xd0>)
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fea:	4613      	mov	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	4a15      	ldr	r2, [pc, #84]	; (8004048 <prvAddNewTaskToReadyList+0xd4>)
 8003ff4:	441a      	add	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	3304      	adds	r3, #4
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	f7ff fe94 	bl	8003d2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004002:	f000 fc6f 	bl	80048e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004006:	4b0d      	ldr	r3, [pc, #52]	; (800403c <prvAddNewTaskToReadyList+0xc8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00e      	beq.n	800402c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800400e:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <prvAddNewTaskToReadyList+0xc4>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004018:	429a      	cmp	r2, r3
 800401a:	d207      	bcs.n	800402c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800401c:	4b0b      	ldr	r3, [pc, #44]	; (800404c <prvAddNewTaskToReadyList+0xd8>)
 800401e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	f3bf 8f4f 	dsb	sy
 8004028:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800402c:	bf00      	nop
 800402e:	3708      	adds	r7, #8
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}
 8004034:	20000998 	.word	0x20000998
 8004038:	20000898 	.word	0x20000898
 800403c:	200009a4 	.word	0x200009a4
 8004040:	200009b4 	.word	0x200009b4
 8004044:	200009a0 	.word	0x200009a0
 8004048:	2000089c 	.word	0x2000089c
 800404c:	e000ed04 	.word	0xe000ed04

08004050 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004056:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <vTaskStartScheduler+0x7c>)
 8004058:	9301      	str	r3, [sp, #4]
 800405a:	2300      	movs	r3, #0
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	2300      	movs	r3, #0
 8004060:	2280      	movs	r2, #128	; 0x80
 8004062:	491b      	ldr	r1, [pc, #108]	; (80040d0 <vTaskStartScheduler+0x80>)
 8004064:	481b      	ldr	r0, [pc, #108]	; (80040d4 <vTaskStartScheduler+0x84>)
 8004066:	f7ff feae 	bl	8003dc6 <xTaskCreate>
 800406a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d118      	bne.n	80040a4 <vTaskStartScheduler+0x54>
	__asm volatile
 8004072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	60bb      	str	r3, [r7, #8]
}
 8004084:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004086:	4b14      	ldr	r3, [pc, #80]	; (80040d8 <vTaskStartScheduler+0x88>)
 8004088:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800408c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800408e:	4b13      	ldr	r3, [pc, #76]	; (80040dc <vTaskStartScheduler+0x8c>)
 8004090:	2201      	movs	r2, #1
 8004092:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004094:	4b12      	ldr	r3, [pc, #72]	; (80040e0 <vTaskStartScheduler+0x90>)
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800409a:	f7fc fca7 	bl	80009ec <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800409e:	f000 fb4f 	bl	8004740 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80040a2:	e00e      	b.n	80040c2 <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040aa:	d10a      	bne.n	80040c2 <vTaskStartScheduler+0x72>
	__asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b0:	f383 8811 	msr	BASEPRI, r3
 80040b4:	f3bf 8f6f 	isb	sy
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	607b      	str	r3, [r7, #4]
}
 80040be:	bf00      	nop
 80040c0:	e7fe      	b.n	80040c0 <vTaskStartScheduler+0x70>
}
 80040c2:	bf00      	nop
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200009bc 	.word	0x200009bc
 80040d0:	08006934 	.word	0x08006934
 80040d4:	080044b5 	.word	0x080044b5
 80040d8:	200009b8 	.word	0x200009b8
 80040dc:	200009a4 	.word	0x200009a4
 80040e0:	2000099c 	.word	0x2000099c

080040e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80040e8:	4b04      	ldr	r3, [pc, #16]	; (80040fc <vTaskSuspendAll+0x18>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	3301      	adds	r3, #1
 80040ee:	4a03      	ldr	r2, [pc, #12]	; (80040fc <vTaskSuspendAll+0x18>)
 80040f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80040f2:	bf00      	nop
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	200009c0 	.word	0x200009c0

08004100 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004106:	2300      	movs	r3, #0
 8004108:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800410a:	2300      	movs	r3, #0
 800410c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800410e:	4b41      	ldr	r3, [pc, #260]	; (8004214 <xTaskResumeAll+0x114>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10a      	bne.n	800412c <xTaskResumeAll+0x2c>
	__asm volatile
 8004116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411a:	f383 8811 	msr	BASEPRI, r3
 800411e:	f3bf 8f6f 	isb	sy
 8004122:	f3bf 8f4f 	dsb	sy
 8004126:	603b      	str	r3, [r7, #0]
}
 8004128:	bf00      	nop
 800412a:	e7fe      	b.n	800412a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800412c:	f000 fbaa 	bl	8004884 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004130:	4b38      	ldr	r3, [pc, #224]	; (8004214 <xTaskResumeAll+0x114>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3b01      	subs	r3, #1
 8004136:	4a37      	ldr	r2, [pc, #220]	; (8004214 <xTaskResumeAll+0x114>)
 8004138:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800413a:	4b36      	ldr	r3, [pc, #216]	; (8004214 <xTaskResumeAll+0x114>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d161      	bne.n	8004206 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004142:	4b35      	ldr	r3, [pc, #212]	; (8004218 <xTaskResumeAll+0x118>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d05d      	beq.n	8004206 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800414a:	e02e      	b.n	80041aa <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800414c:	4b33      	ldr	r3, [pc, #204]	; (800421c <xTaskResumeAll+0x11c>)
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	3318      	adds	r3, #24
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff fe0a 	bl	8003d72 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3304      	adds	r3, #4
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff fe05 	bl	8003d72 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	2201      	movs	r2, #1
 800416e:	409a      	lsls	r2, r3
 8004170:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <xTaskResumeAll+0x120>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4313      	orrs	r3, r2
 8004176:	4a2a      	ldr	r2, [pc, #168]	; (8004220 <xTaskResumeAll+0x120>)
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800417e:	4613      	mov	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	4413      	add	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4a27      	ldr	r2, [pc, #156]	; (8004224 <xTaskResumeAll+0x124>)
 8004188:	441a      	add	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3304      	adds	r3, #4
 800418e:	4619      	mov	r1, r3
 8004190:	4610      	mov	r0, r2
 8004192:	f7ff fdca 	bl	8003d2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419a:	4b23      	ldr	r3, [pc, #140]	; (8004228 <xTaskResumeAll+0x128>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d302      	bcc.n	80041aa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80041a4:	4b21      	ldr	r3, [pc, #132]	; (800422c <xTaskResumeAll+0x12c>)
 80041a6:	2201      	movs	r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041aa:	4b1c      	ldr	r3, [pc, #112]	; (800421c <xTaskResumeAll+0x11c>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1cc      	bne.n	800414c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041b8:	f000 fa14 	bl	80045e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80041bc:	4b1c      	ldr	r3, [pc, #112]	; (8004230 <xTaskResumeAll+0x130>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d010      	beq.n	80041ea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041c8:	f000 f846 	bl	8004258 <xTaskIncrementTick>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d002      	beq.n	80041d8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80041d2:	4b16      	ldr	r3, [pc, #88]	; (800422c <xTaskResumeAll+0x12c>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3b01      	subs	r3, #1
 80041dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1f1      	bne.n	80041c8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80041e4:	4b12      	ldr	r3, [pc, #72]	; (8004230 <xTaskResumeAll+0x130>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041ea:	4b10      	ldr	r3, [pc, #64]	; (800422c <xTaskResumeAll+0x12c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d009      	beq.n	8004206 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041f2:	2301      	movs	r3, #1
 80041f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041f6:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <xTaskResumeAll+0x134>)
 80041f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004206:	f000 fb6d 	bl	80048e4 <vPortExitCritical>

	return xAlreadyYielded;
 800420a:	68bb      	ldr	r3, [r7, #8]
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	200009c0 	.word	0x200009c0
 8004218:	20000998 	.word	0x20000998
 800421c:	20000958 	.word	0x20000958
 8004220:	200009a0 	.word	0x200009a0
 8004224:	2000089c 	.word	0x2000089c
 8004228:	20000898 	.word	0x20000898
 800422c:	200009ac 	.word	0x200009ac
 8004230:	200009a8 	.word	0x200009a8
 8004234:	e000ed04 	.word	0xe000ed04

08004238 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800423e:	4b05      	ldr	r3, [pc, #20]	; (8004254 <xTaskGetTickCount+0x1c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004244:	687b      	ldr	r3, [r7, #4]
}
 8004246:	4618      	mov	r0, r3
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	2000099c 	.word	0x2000099c

08004258 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800425e:	2300      	movs	r3, #0
 8004260:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004262:	4b4e      	ldr	r3, [pc, #312]	; (800439c <xTaskIncrementTick+0x144>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	f040 808e 	bne.w	8004388 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800426c:	4b4c      	ldr	r3, [pc, #304]	; (80043a0 <xTaskIncrementTick+0x148>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	3301      	adds	r3, #1
 8004272:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004274:	4a4a      	ldr	r2, [pc, #296]	; (80043a0 <xTaskIncrementTick+0x148>)
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d120      	bne.n	80042c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004280:	4b48      	ldr	r3, [pc, #288]	; (80043a4 <xTaskIncrementTick+0x14c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00a      	beq.n	80042a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800428a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428e:	f383 8811 	msr	BASEPRI, r3
 8004292:	f3bf 8f6f 	isb	sy
 8004296:	f3bf 8f4f 	dsb	sy
 800429a:	603b      	str	r3, [r7, #0]
}
 800429c:	bf00      	nop
 800429e:	e7fe      	b.n	800429e <xTaskIncrementTick+0x46>
 80042a0:	4b40      	ldr	r3, [pc, #256]	; (80043a4 <xTaskIncrementTick+0x14c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	4b40      	ldr	r3, [pc, #256]	; (80043a8 <xTaskIncrementTick+0x150>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	; (80043a4 <xTaskIncrementTick+0x14c>)
 80042ac:	6013      	str	r3, [r2, #0]
 80042ae:	4a3e      	ldr	r2, [pc, #248]	; (80043a8 <xTaskIncrementTick+0x150>)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	4b3d      	ldr	r3, [pc, #244]	; (80043ac <xTaskIncrementTick+0x154>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	3301      	adds	r3, #1
 80042ba:	4a3c      	ldr	r2, [pc, #240]	; (80043ac <xTaskIncrementTick+0x154>)
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	f000 f991 	bl	80045e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042c2:	4b3b      	ldr	r3, [pc, #236]	; (80043b0 <xTaskIncrementTick+0x158>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d348      	bcc.n	800435e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042cc:	4b35      	ldr	r3, [pc, #212]	; (80043a4 <xTaskIncrementTick+0x14c>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d104      	bne.n	80042e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042d6:	4b36      	ldr	r3, [pc, #216]	; (80043b0 <xTaskIncrementTick+0x158>)
 80042d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042dc:	601a      	str	r2, [r3, #0]
					break;
 80042de:	e03e      	b.n	800435e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e0:	4b30      	ldr	r3, [pc, #192]	; (80043a4 <xTaskIncrementTick+0x14c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d203      	bcs.n	8004300 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042f8:	4a2d      	ldr	r2, [pc, #180]	; (80043b0 <xTaskIncrementTick+0x158>)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80042fe:	e02e      	b.n	800435e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	3304      	adds	r3, #4
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff fd34 	bl	8003d72 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430e:	2b00      	cmp	r3, #0
 8004310:	d004      	beq.n	800431c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	3318      	adds	r3, #24
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff fd2b 	bl	8003d72 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004320:	2201      	movs	r2, #1
 8004322:	409a      	lsls	r2, r3
 8004324:	4b23      	ldr	r3, [pc, #140]	; (80043b4 <xTaskIncrementTick+0x15c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4313      	orrs	r3, r2
 800432a:	4a22      	ldr	r2, [pc, #136]	; (80043b4 <xTaskIncrementTick+0x15c>)
 800432c:	6013      	str	r3, [r2, #0]
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004332:	4613      	mov	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4a1f      	ldr	r2, [pc, #124]	; (80043b8 <xTaskIncrementTick+0x160>)
 800433c:	441a      	add	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	3304      	adds	r3, #4
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f7ff fcf0 	bl	8003d2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434e:	4b1b      	ldr	r3, [pc, #108]	; (80043bc <xTaskIncrementTick+0x164>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004354:	429a      	cmp	r2, r3
 8004356:	d3b9      	bcc.n	80042cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004358:	2301      	movs	r3, #1
 800435a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800435c:	e7b6      	b.n	80042cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800435e:	4b17      	ldr	r3, [pc, #92]	; (80043bc <xTaskIncrementTick+0x164>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004364:	4914      	ldr	r1, [pc, #80]	; (80043b8 <xTaskIncrementTick+0x160>)
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d901      	bls.n	800437a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004376:	2301      	movs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800437a:	4b11      	ldr	r3, [pc, #68]	; (80043c0 <xTaskIncrementTick+0x168>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d007      	beq.n	8004392 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004382:	2301      	movs	r3, #1
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	e004      	b.n	8004392 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004388:	4b0e      	ldr	r3, [pc, #56]	; (80043c4 <xTaskIncrementTick+0x16c>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3301      	adds	r3, #1
 800438e:	4a0d      	ldr	r2, [pc, #52]	; (80043c4 <xTaskIncrementTick+0x16c>)
 8004390:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004392:	697b      	ldr	r3, [r7, #20]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	200009c0 	.word	0x200009c0
 80043a0:	2000099c 	.word	0x2000099c
 80043a4:	20000950 	.word	0x20000950
 80043a8:	20000954 	.word	0x20000954
 80043ac:	200009b0 	.word	0x200009b0
 80043b0:	200009b8 	.word	0x200009b8
 80043b4:	200009a0 	.word	0x200009a0
 80043b8:	2000089c 	.word	0x2000089c
 80043bc:	20000898 	.word	0x20000898
 80043c0:	200009ac 	.word	0x200009ac
 80043c4:	200009a8 	.word	0x200009a8

080043c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043ce:	4b32      	ldr	r3, [pc, #200]	; (8004498 <vTaskSwitchContext+0xd0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043d6:	4b31      	ldr	r3, [pc, #196]	; (800449c <vTaskSwitchContext+0xd4>)
 80043d8:	2201      	movs	r2, #1
 80043da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043dc:	e058      	b.n	8004490 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 80043de:	4b2f      	ldr	r3, [pc, #188]	; (800449c <vTaskSwitchContext+0xd4>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80043e4:	f7fc fb0e 	bl	8000a04 <getRunTimeCounterValue>
 80043e8:	4603      	mov	r3, r0
 80043ea:	4a2d      	ldr	r2, [pc, #180]	; (80044a0 <vTaskSwitchContext+0xd8>)
 80043ec:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 80043ee:	4b2c      	ldr	r3, [pc, #176]	; (80044a0 <vTaskSwitchContext+0xd8>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	4b2c      	ldr	r3, [pc, #176]	; (80044a4 <vTaskSwitchContext+0xdc>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d909      	bls.n	800440e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80043fa:	4b2b      	ldr	r3, [pc, #172]	; (80044a8 <vTaskSwitchContext+0xe0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8004400:	4a27      	ldr	r2, [pc, #156]	; (80044a0 <vTaskSwitchContext+0xd8>)
 8004402:	6810      	ldr	r0, [r2, #0]
 8004404:	4a27      	ldr	r2, [pc, #156]	; (80044a4 <vTaskSwitchContext+0xdc>)
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	1a82      	subs	r2, r0, r2
 800440a:	440a      	add	r2, r1
 800440c:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800440e:	4b24      	ldr	r3, [pc, #144]	; (80044a0 <vTaskSwitchContext+0xd8>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a24      	ldr	r2, [pc, #144]	; (80044a4 <vTaskSwitchContext+0xdc>)
 8004414:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004416:	4b25      	ldr	r3, [pc, #148]	; (80044ac <vTaskSwitchContext+0xe4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	fab3 f383 	clz	r3, r3
 8004422:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004424:	7afb      	ldrb	r3, [r7, #11]
 8004426:	f1c3 031f 	rsb	r3, r3, #31
 800442a:	617b      	str	r3, [r7, #20]
 800442c:	4920      	ldr	r1, [pc, #128]	; (80044b0 <vTaskSwitchContext+0xe8>)
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10a      	bne.n	8004456 <vTaskSwitchContext+0x8e>
	__asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004444:	f383 8811 	msr	BASEPRI, r3
 8004448:	f3bf 8f6f 	isb	sy
 800444c:	f3bf 8f4f 	dsb	sy
 8004450:	607b      	str	r3, [r7, #4]
}
 8004452:	bf00      	nop
 8004454:	e7fe      	b.n	8004454 <vTaskSwitchContext+0x8c>
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	4a13      	ldr	r2, [pc, #76]	; (80044b0 <vTaskSwitchContext+0xe8>)
 8004462:	4413      	add	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	605a      	str	r2, [r3, #4]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	3308      	adds	r3, #8
 8004478:	429a      	cmp	r2, r3
 800447a:	d104      	bne.n	8004486 <vTaskSwitchContext+0xbe>
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	605a      	str	r2, [r3, #4]
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4a06      	ldr	r2, [pc, #24]	; (80044a8 <vTaskSwitchContext+0xe0>)
 800448e:	6013      	str	r3, [r2, #0]
}
 8004490:	bf00      	nop
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	200009c0 	.word	0x200009c0
 800449c:	200009ac 	.word	0x200009ac
 80044a0:	200009c8 	.word	0x200009c8
 80044a4:	200009c4 	.word	0x200009c4
 80044a8:	20000898 	.word	0x20000898
 80044ac:	200009a0 	.word	0x200009a0
 80044b0:	2000089c 	.word	0x2000089c

080044b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044bc:	f000 f854 	bl	8004568 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044c0:	4b07      	ldr	r3, [pc, #28]	; (80044e0 <prvIdleTask+0x2c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d907      	bls.n	80044d8 <prvIdleTask+0x24>
			{
				taskYIELD();
 80044c8:	4b06      	ldr	r3, [pc, #24]	; (80044e4 <prvIdleTask+0x30>)
 80044ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80044d8:	f7fc faa0 	bl	8000a1c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80044dc:	e7ee      	b.n	80044bc <prvIdleTask+0x8>
 80044de:	bf00      	nop
 80044e0:	2000089c 	.word	0x2000089c
 80044e4:	e000ed04 	.word	0xe000ed04

080044e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044ee:	2300      	movs	r3, #0
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	e00c      	b.n	800450e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	4613      	mov	r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4413      	add	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	4a12      	ldr	r2, [pc, #72]	; (8004548 <prvInitialiseTaskLists+0x60>)
 8004500:	4413      	add	r3, r2
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff fbe4 	bl	8003cd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3301      	adds	r3, #1
 800450c:	607b      	str	r3, [r7, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b06      	cmp	r3, #6
 8004512:	d9ef      	bls.n	80044f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004514:	480d      	ldr	r0, [pc, #52]	; (800454c <prvInitialiseTaskLists+0x64>)
 8004516:	f7ff fbdb 	bl	8003cd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800451a:	480d      	ldr	r0, [pc, #52]	; (8004550 <prvInitialiseTaskLists+0x68>)
 800451c:	f7ff fbd8 	bl	8003cd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004520:	480c      	ldr	r0, [pc, #48]	; (8004554 <prvInitialiseTaskLists+0x6c>)
 8004522:	f7ff fbd5 	bl	8003cd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004526:	480c      	ldr	r0, [pc, #48]	; (8004558 <prvInitialiseTaskLists+0x70>)
 8004528:	f7ff fbd2 	bl	8003cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800452c:	480b      	ldr	r0, [pc, #44]	; (800455c <prvInitialiseTaskLists+0x74>)
 800452e:	f7ff fbcf 	bl	8003cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004532:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <prvInitialiseTaskLists+0x78>)
 8004534:	4a05      	ldr	r2, [pc, #20]	; (800454c <prvInitialiseTaskLists+0x64>)
 8004536:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004538:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <prvInitialiseTaskLists+0x7c>)
 800453a:	4a05      	ldr	r2, [pc, #20]	; (8004550 <prvInitialiseTaskLists+0x68>)
 800453c:	601a      	str	r2, [r3, #0]
}
 800453e:	bf00      	nop
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	2000089c 	.word	0x2000089c
 800454c:	20000928 	.word	0x20000928
 8004550:	2000093c 	.word	0x2000093c
 8004554:	20000958 	.word	0x20000958
 8004558:	2000096c 	.word	0x2000096c
 800455c:	20000984 	.word	0x20000984
 8004560:	20000950 	.word	0x20000950
 8004564:	20000954 	.word	0x20000954

08004568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800456e:	e019      	b.n	80045a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004570:	f000 f988 	bl	8004884 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004574:	4b10      	ldr	r3, [pc, #64]	; (80045b8 <prvCheckTasksWaitingTermination+0x50>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3304      	adds	r3, #4
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff fbf6 	bl	8003d72 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004586:	4b0d      	ldr	r3, [pc, #52]	; (80045bc <prvCheckTasksWaitingTermination+0x54>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	3b01      	subs	r3, #1
 800458c:	4a0b      	ldr	r2, [pc, #44]	; (80045bc <prvCheckTasksWaitingTermination+0x54>)
 800458e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004590:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <prvCheckTasksWaitingTermination+0x58>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	3b01      	subs	r3, #1
 8004596:	4a0a      	ldr	r2, [pc, #40]	; (80045c0 <prvCheckTasksWaitingTermination+0x58>)
 8004598:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800459a:	f000 f9a3 	bl	80048e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f810 	bl	80045c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045a4:	4b06      	ldr	r3, [pc, #24]	; (80045c0 <prvCheckTasksWaitingTermination+0x58>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1e1      	bne.n	8004570 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80045ac:	bf00      	nop
 80045ae:	bf00      	nop
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	2000096c 	.word	0x2000096c
 80045bc:	20000998 	.word	0x20000998
 80045c0:	20000980 	.word	0x20000980

080045c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d0:	4618      	mov	r0, r3
 80045d2:	f000 fb05 	bl	8004be0 <vPortFree>
			vPortFree( pxTCB );
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fb02 	bl	8004be0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045dc:	bf00      	nop
 80045de:	3708      	adds	r7, #8
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045ea:	4b0c      	ldr	r3, [pc, #48]	; (800461c <prvResetNextTaskUnblockTime+0x38>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d104      	bne.n	80045fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80045f4:	4b0a      	ldr	r3, [pc, #40]	; (8004620 <prvResetNextTaskUnblockTime+0x3c>)
 80045f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80045fc:	e008      	b.n	8004610 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045fe:	4b07      	ldr	r3, [pc, #28]	; (800461c <prvResetNextTaskUnblockTime+0x38>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4a04      	ldr	r2, [pc, #16]	; (8004620 <prvResetNextTaskUnblockTime+0x3c>)
 800460e:	6013      	str	r3, [r2, #0]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	20000950 	.word	0x20000950
 8004620:	200009b8 	.word	0x200009b8

08004624 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	3b04      	subs	r3, #4
 8004634:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800463c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	3b04      	subs	r3, #4
 8004642:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f023 0201 	bic.w	r2, r3, #1
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	3b04      	subs	r3, #4
 8004652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004654:	4a0c      	ldr	r2, [pc, #48]	; (8004688 <pxPortInitialiseStack+0x64>)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	3b14      	subs	r3, #20
 800465e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	3b04      	subs	r3, #4
 800466a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f06f 0202 	mvn.w	r2, #2
 8004672:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3b20      	subs	r3, #32
 8004678:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800467a:	68fb      	ldr	r3, [r7, #12]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	0800468d 	.word	0x0800468d

0800468c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004692:	2300      	movs	r3, #0
 8004694:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004696:	4b12      	ldr	r3, [pc, #72]	; (80046e0 <prvTaskExitError+0x54>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800469e:	d00a      	beq.n	80046b6 <prvTaskExitError+0x2a>
	__asm volatile
 80046a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a4:	f383 8811 	msr	BASEPRI, r3
 80046a8:	f3bf 8f6f 	isb	sy
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	60fb      	str	r3, [r7, #12]
}
 80046b2:	bf00      	nop
 80046b4:	e7fe      	b.n	80046b4 <prvTaskExitError+0x28>
	__asm volatile
 80046b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ba:	f383 8811 	msr	BASEPRI, r3
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	f3bf 8f4f 	dsb	sy
 80046c6:	60bb      	str	r3, [r7, #8]
}
 80046c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80046ca:	bf00      	nop
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0fc      	beq.n	80046cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80046d2:	bf00      	nop
 80046d4:	bf00      	nop
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	2000000c 	.word	0x2000000c
	...

080046f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80046f0:	4b07      	ldr	r3, [pc, #28]	; (8004710 <pxCurrentTCBConst2>)
 80046f2:	6819      	ldr	r1, [r3, #0]
 80046f4:	6808      	ldr	r0, [r1, #0]
 80046f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046fa:	f380 8809 	msr	PSP, r0
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	f04f 0000 	mov.w	r0, #0
 8004706:	f380 8811 	msr	BASEPRI, r0
 800470a:	4770      	bx	lr
 800470c:	f3af 8000 	nop.w

08004710 <pxCurrentTCBConst2>:
 8004710:	20000898 	.word	0x20000898
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004714:	bf00      	nop
 8004716:	bf00      	nop

08004718 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004718:	4808      	ldr	r0, [pc, #32]	; (800473c <prvPortStartFirstTask+0x24>)
 800471a:	6800      	ldr	r0, [r0, #0]
 800471c:	6800      	ldr	r0, [r0, #0]
 800471e:	f380 8808 	msr	MSP, r0
 8004722:	f04f 0000 	mov.w	r0, #0
 8004726:	f380 8814 	msr	CONTROL, r0
 800472a:	b662      	cpsie	i
 800472c:	b661      	cpsie	f
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	df00      	svc	0
 8004738:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800473a:	bf00      	nop
 800473c:	e000ed08 	.word	0xe000ed08

08004740 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004746:	4b46      	ldr	r3, [pc, #280]	; (8004860 <xPortStartScheduler+0x120>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a46      	ldr	r2, [pc, #280]	; (8004864 <xPortStartScheduler+0x124>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d10a      	bne.n	8004766 <xPortStartScheduler+0x26>
	__asm volatile
 8004750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004754:	f383 8811 	msr	BASEPRI, r3
 8004758:	f3bf 8f6f 	isb	sy
 800475c:	f3bf 8f4f 	dsb	sy
 8004760:	613b      	str	r3, [r7, #16]
}
 8004762:	bf00      	nop
 8004764:	e7fe      	b.n	8004764 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004766:	4b3e      	ldr	r3, [pc, #248]	; (8004860 <xPortStartScheduler+0x120>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a3f      	ldr	r2, [pc, #252]	; (8004868 <xPortStartScheduler+0x128>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d10a      	bne.n	8004786 <xPortStartScheduler+0x46>
	__asm volatile
 8004770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004774:	f383 8811 	msr	BASEPRI, r3
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	60fb      	str	r3, [r7, #12]
}
 8004782:	bf00      	nop
 8004784:	e7fe      	b.n	8004784 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004786:	4b39      	ldr	r3, [pc, #228]	; (800486c <xPortStartScheduler+0x12c>)
 8004788:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	22ff      	movs	r2, #255	; 0xff
 8004796:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80047a0:	78fb      	ldrb	r3, [r7, #3]
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	4b31      	ldr	r3, [pc, #196]	; (8004870 <xPortStartScheduler+0x130>)
 80047ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80047ae:	4b31      	ldr	r3, [pc, #196]	; (8004874 <xPortStartScheduler+0x134>)
 80047b0:	2207      	movs	r2, #7
 80047b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80047b4:	e009      	b.n	80047ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80047b6:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <xPortStartScheduler+0x134>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3b01      	subs	r3, #1
 80047bc:	4a2d      	ldr	r2, [pc, #180]	; (8004874 <xPortStartScheduler+0x134>)
 80047be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80047c0:	78fb      	ldrb	r3, [r7, #3]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	005b      	lsls	r3, r3, #1
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80047ca:	78fb      	ldrb	r3, [r7, #3]
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d2:	2b80      	cmp	r3, #128	; 0x80
 80047d4:	d0ef      	beq.n	80047b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80047d6:	4b27      	ldr	r3, [pc, #156]	; (8004874 <xPortStartScheduler+0x134>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f1c3 0307 	rsb	r3, r3, #7
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d00a      	beq.n	80047f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	60bb      	str	r3, [r7, #8]
}
 80047f4:	bf00      	nop
 80047f6:	e7fe      	b.n	80047f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80047f8:	4b1e      	ldr	r3, [pc, #120]	; (8004874 <xPortStartScheduler+0x134>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	021b      	lsls	r3, r3, #8
 80047fe:	4a1d      	ldr	r2, [pc, #116]	; (8004874 <xPortStartScheduler+0x134>)
 8004800:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004802:	4b1c      	ldr	r3, [pc, #112]	; (8004874 <xPortStartScheduler+0x134>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800480a:	4a1a      	ldr	r2, [pc, #104]	; (8004874 <xPortStartScheduler+0x134>)
 800480c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	b2da      	uxtb	r2, r3
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004816:	4b18      	ldr	r3, [pc, #96]	; (8004878 <xPortStartScheduler+0x138>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a17      	ldr	r2, [pc, #92]	; (8004878 <xPortStartScheduler+0x138>)
 800481c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004820:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004822:	4b15      	ldr	r3, [pc, #84]	; (8004878 <xPortStartScheduler+0x138>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a14      	ldr	r2, [pc, #80]	; (8004878 <xPortStartScheduler+0x138>)
 8004828:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800482c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800482e:	f000 f8dd 	bl	80049ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004832:	4b12      	ldr	r3, [pc, #72]	; (800487c <xPortStartScheduler+0x13c>)
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004838:	f000 f8fc 	bl	8004a34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800483c:	4b10      	ldr	r3, [pc, #64]	; (8004880 <xPortStartScheduler+0x140>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a0f      	ldr	r2, [pc, #60]	; (8004880 <xPortStartScheduler+0x140>)
 8004842:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004846:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004848:	f7ff ff66 	bl	8004718 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800484c:	f7ff fdbc 	bl	80043c8 <vTaskSwitchContext>
	prvTaskExitError();
 8004850:	f7ff ff1c 	bl	800468c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	e000ed00 	.word	0xe000ed00
 8004864:	410fc271 	.word	0x410fc271
 8004868:	410fc270 	.word	0x410fc270
 800486c:	e000e400 	.word	0xe000e400
 8004870:	200009cc 	.word	0x200009cc
 8004874:	200009d0 	.word	0x200009d0
 8004878:	e000ed20 	.word	0xe000ed20
 800487c:	2000000c 	.word	0x2000000c
 8004880:	e000ef34 	.word	0xe000ef34

08004884 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
	__asm volatile
 800488a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	607b      	str	r3, [r7, #4]
}
 800489c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800489e:	4b0f      	ldr	r3, [pc, #60]	; (80048dc <vPortEnterCritical+0x58>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3301      	adds	r3, #1
 80048a4:	4a0d      	ldr	r2, [pc, #52]	; (80048dc <vPortEnterCritical+0x58>)
 80048a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80048a8:	4b0c      	ldr	r3, [pc, #48]	; (80048dc <vPortEnterCritical+0x58>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d10f      	bne.n	80048d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <vPortEnterCritical+0x5c>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00a      	beq.n	80048d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80048ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048be:	f383 8811 	msr	BASEPRI, r3
 80048c2:	f3bf 8f6f 	isb	sy
 80048c6:	f3bf 8f4f 	dsb	sy
 80048ca:	603b      	str	r3, [r7, #0]
}
 80048cc:	bf00      	nop
 80048ce:	e7fe      	b.n	80048ce <vPortEnterCritical+0x4a>
	}
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	2000000c 	.word	0x2000000c
 80048e0:	e000ed04 	.word	0xe000ed04

080048e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80048ea:	4b12      	ldr	r3, [pc, #72]	; (8004934 <vPortExitCritical+0x50>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d10a      	bne.n	8004908 <vPortExitCritical+0x24>
	__asm volatile
 80048f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f6:	f383 8811 	msr	BASEPRI, r3
 80048fa:	f3bf 8f6f 	isb	sy
 80048fe:	f3bf 8f4f 	dsb	sy
 8004902:	607b      	str	r3, [r7, #4]
}
 8004904:	bf00      	nop
 8004906:	e7fe      	b.n	8004906 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004908:	4b0a      	ldr	r3, [pc, #40]	; (8004934 <vPortExitCritical+0x50>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3b01      	subs	r3, #1
 800490e:	4a09      	ldr	r2, [pc, #36]	; (8004934 <vPortExitCritical+0x50>)
 8004910:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004912:	4b08      	ldr	r3, [pc, #32]	; (8004934 <vPortExitCritical+0x50>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d105      	bne.n	8004926 <vPortExitCritical+0x42>
 800491a:	2300      	movs	r3, #0
 800491c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004924:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	2000000c 	.word	0x2000000c
	...

08004940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004940:	f3ef 8009 	mrs	r0, PSP
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	4b15      	ldr	r3, [pc, #84]	; (80049a0 <pxCurrentTCBConst>)
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	f01e 0f10 	tst.w	lr, #16
 8004950:	bf08      	it	eq
 8004952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495a:	6010      	str	r0, [r2, #0]
 800495c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004960:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004964:	f380 8811 	msr	BASEPRI, r0
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f7ff fd2a 	bl	80043c8 <vTaskSwitchContext>
 8004974:	f04f 0000 	mov.w	r0, #0
 8004978:	f380 8811 	msr	BASEPRI, r0
 800497c:	bc09      	pop	{r0, r3}
 800497e:	6819      	ldr	r1, [r3, #0]
 8004980:	6808      	ldr	r0, [r1, #0]
 8004982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004986:	f01e 0f10 	tst.w	lr, #16
 800498a:	bf08      	it	eq
 800498c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004990:	f380 8809 	msr	PSP, r0
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	f3af 8000 	nop.w

080049a0 <pxCurrentTCBConst>:
 80049a0:	20000898 	.word	0x20000898
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80049a4:	bf00      	nop
 80049a6:	bf00      	nop

080049a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
	__asm volatile
 80049ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b2:	f383 8811 	msr	BASEPRI, r3
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	f3bf 8f4f 	dsb	sy
 80049be:	607b      	str	r3, [r7, #4]
}
 80049c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80049c2:	f7ff fc49 	bl	8004258 <xTaskIncrementTick>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80049cc:	4b06      	ldr	r3, [pc, #24]	; (80049e8 <SysTick_Handler+0x40>)
 80049ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	2300      	movs	r3, #0
 80049d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	f383 8811 	msr	BASEPRI, r3
}
 80049de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80049e0:	bf00      	nop
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	e000ed04 	.word	0xe000ed04

080049ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80049ec:	b480      	push	{r7}
 80049ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80049f0:	4b0b      	ldr	r3, [pc, #44]	; (8004a20 <vPortSetupTimerInterrupt+0x34>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80049f6:	4b0b      	ldr	r3, [pc, #44]	; (8004a24 <vPortSetupTimerInterrupt+0x38>)
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80049fc:	4b0a      	ldr	r3, [pc, #40]	; (8004a28 <vPortSetupTimerInterrupt+0x3c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a0a      	ldr	r2, [pc, #40]	; (8004a2c <vPortSetupTimerInterrupt+0x40>)
 8004a02:	fba2 2303 	umull	r2, r3, r2, r3
 8004a06:	099b      	lsrs	r3, r3, #6
 8004a08:	4a09      	ldr	r2, [pc, #36]	; (8004a30 <vPortSetupTimerInterrupt+0x44>)
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a0e:	4b04      	ldr	r3, [pc, #16]	; (8004a20 <vPortSetupTimerInterrupt+0x34>)
 8004a10:	2207      	movs	r2, #7
 8004a12:	601a      	str	r2, [r3, #0]
}
 8004a14:	bf00      	nop
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	e000e010 	.word	0xe000e010
 8004a24:	e000e018 	.word	0xe000e018
 8004a28:	20000000 	.word	0x20000000
 8004a2c:	10624dd3 	.word	0x10624dd3
 8004a30:	e000e014 	.word	0xe000e014

08004a34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004a34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004a44 <vPortEnableVFP+0x10>
 8004a38:	6801      	ldr	r1, [r0, #0]
 8004a3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004a3e:	6001      	str	r1, [r0, #0]
 8004a40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004a42:	bf00      	nop
 8004a44:	e000ed88 	.word	0xe000ed88

08004a48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08a      	sub	sp, #40	; 0x28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004a54:	f7ff fb46 	bl	80040e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a58:	4b5b      	ldr	r3, [pc, #364]	; (8004bc8 <pvPortMalloc+0x180>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a60:	f000 f920 	bl	8004ca4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a64:	4b59      	ldr	r3, [pc, #356]	; (8004bcc <pvPortMalloc+0x184>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f040 8093 	bne.w	8004b98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01d      	beq.n	8004ab4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004a78:	2208      	movs	r2, #8
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d014      	beq.n	8004ab4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f023 0307 	bic.w	r3, r3, #7
 8004a90:	3308      	adds	r3, #8
 8004a92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <pvPortMalloc+0x6c>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	617b      	str	r3, [r7, #20]
}
 8004ab0:	bf00      	nop
 8004ab2:	e7fe      	b.n	8004ab2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d06e      	beq.n	8004b98 <pvPortMalloc+0x150>
 8004aba:	4b45      	ldr	r3, [pc, #276]	; (8004bd0 <pvPortMalloc+0x188>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d869      	bhi.n	8004b98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ac4:	4b43      	ldr	r3, [pc, #268]	; (8004bd4 <pvPortMalloc+0x18c>)
 8004ac6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ac8:	4b42      	ldr	r3, [pc, #264]	; (8004bd4 <pvPortMalloc+0x18c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ace:	e004      	b.n	8004ada <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d903      	bls.n	8004aec <pvPortMalloc+0xa4>
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f1      	bne.n	8004ad0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004aec:	4b36      	ldr	r3, [pc, #216]	; (8004bc8 <pvPortMalloc+0x180>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d050      	beq.n	8004b98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2208      	movs	r2, #8
 8004afc:	4413      	add	r3, r2
 8004afe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	1ad2      	subs	r2, r2, r3
 8004b10:	2308      	movs	r3, #8
 8004b12:	005b      	lsls	r3, r3, #1
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d91f      	bls.n	8004b58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <pvPortMalloc+0xf8>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	613b      	str	r3, [r7, #16]
}
 8004b3c:	bf00      	nop
 8004b3e:	e7fe      	b.n	8004b3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	1ad2      	subs	r2, r2, r3
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b52:	69b8      	ldr	r0, [r7, #24]
 8004b54:	f000 f908 	bl	8004d68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b58:	4b1d      	ldr	r3, [pc, #116]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	4a1b      	ldr	r2, [pc, #108]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b66:	4b1a      	ldr	r3, [pc, #104]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <pvPortMalloc+0x190>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d203      	bcs.n	8004b7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b72:	4b17      	ldr	r3, [pc, #92]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a18      	ldr	r2, [pc, #96]	; (8004bd8 <pvPortMalloc+0x190>)
 8004b78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	4b13      	ldr	r3, [pc, #76]	; (8004bcc <pvPortMalloc+0x184>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004b8e:	4b13      	ldr	r3, [pc, #76]	; (8004bdc <pvPortMalloc+0x194>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3301      	adds	r3, #1
 8004b94:	4a11      	ldr	r2, [pc, #68]	; (8004bdc <pvPortMalloc+0x194>)
 8004b96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b98:	f7ff fab2 	bl	8004100 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <pvPortMalloc+0x174>
	__asm volatile
 8004ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	60fb      	str	r3, [r7, #12]
}
 8004bb8:	bf00      	nop
 8004bba:	e7fe      	b.n	8004bba <pvPortMalloc+0x172>
	return pvReturn;
 8004bbc:	69fb      	ldr	r3, [r7, #28]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3728      	adds	r7, #40	; 0x28
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	200045dc 	.word	0x200045dc
 8004bcc:	200045f0 	.word	0x200045f0
 8004bd0:	200045e0 	.word	0x200045e0
 8004bd4:	200045d4 	.word	0x200045d4
 8004bd8:	200045e4 	.word	0x200045e4
 8004bdc:	200045e8 	.word	0x200045e8

08004be0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d04d      	beq.n	8004c8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004bf2:	2308      	movs	r3, #8
 8004bf4:	425b      	negs	r3, r3
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <vPortFree+0xb8>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10a      	bne.n	8004c24 <vPortFree+0x44>
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	60fb      	str	r3, [r7, #12]
}
 8004c20:	bf00      	nop
 8004c22:	e7fe      	b.n	8004c22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <vPortFree+0x62>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	60bb      	str	r3, [r7, #8]
}
 8004c3e:	bf00      	nop
 8004c40:	e7fe      	b.n	8004c40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <vPortFree+0xb8>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01e      	beq.n	8004c8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d11a      	bne.n	8004c8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <vPortFree+0xb8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	43db      	mvns	r3, r3
 8004c62:	401a      	ands	r2, r3
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004c68:	f7ff fa3c 	bl	80040e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <vPortFree+0xbc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4413      	add	r3, r2
 8004c76:	4a09      	ldr	r2, [pc, #36]	; (8004c9c <vPortFree+0xbc>)
 8004c78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c7a:	6938      	ldr	r0, [r7, #16]
 8004c7c:	f000 f874 	bl	8004d68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004c80:	4b07      	ldr	r3, [pc, #28]	; (8004ca0 <vPortFree+0xc0>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3301      	adds	r3, #1
 8004c86:	4a06      	ldr	r2, [pc, #24]	; (8004ca0 <vPortFree+0xc0>)
 8004c88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004c8a:	f7ff fa39 	bl	8004100 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c8e:	bf00      	nop
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	200045f0 	.word	0x200045f0
 8004c9c:	200045e0 	.word	0x200045e0
 8004ca0:	200045ec 	.word	0x200045ec

08004ca4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004caa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004cae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004cb0:	4b27      	ldr	r3, [pc, #156]	; (8004d50 <prvHeapInit+0xac>)
 8004cb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00c      	beq.n	8004cd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3307      	adds	r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	4a1f      	ldr	r2, [pc, #124]	; (8004d50 <prvHeapInit+0xac>)
 8004cd4:	4413      	add	r3, r2
 8004cd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004cdc:	4a1d      	ldr	r2, [pc, #116]	; (8004d54 <prvHeapInit+0xb0>)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004ce2:	4b1c      	ldr	r3, [pc, #112]	; (8004d54 <prvHeapInit+0xb0>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	4413      	add	r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004cf0:	2208      	movs	r2, #8
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4a15      	ldr	r2, [pc, #84]	; (8004d58 <prvHeapInit+0xb4>)
 8004d04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d06:	4b14      	ldr	r3, [pc, #80]	; (8004d58 <prvHeapInit+0xb4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d0e:	4b12      	ldr	r3, [pc, #72]	; (8004d58 <prvHeapInit+0xb4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	1ad2      	subs	r2, r2, r3
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <prvHeapInit+0xb4>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4a0a      	ldr	r2, [pc, #40]	; (8004d5c <prvHeapInit+0xb8>)
 8004d32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	4a09      	ldr	r2, [pc, #36]	; (8004d60 <prvHeapInit+0xbc>)
 8004d3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d3c:	4b09      	ldr	r3, [pc, #36]	; (8004d64 <prvHeapInit+0xc0>)
 8004d3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004d42:	601a      	str	r2, [r3, #0]
}
 8004d44:	bf00      	nop
 8004d46:	3714      	adds	r7, #20
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	200009d4 	.word	0x200009d4
 8004d54:	200045d4 	.word	0x200045d4
 8004d58:	200045dc 	.word	0x200045dc
 8004d5c:	200045e4 	.word	0x200045e4
 8004d60:	200045e0 	.word	0x200045e0
 8004d64:	200045f0 	.word	0x200045f0

08004d68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d70:	4b28      	ldr	r3, [pc, #160]	; (8004e14 <prvInsertBlockIntoFreeList+0xac>)
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	e002      	b.n	8004d7c <prvInsertBlockIntoFreeList+0x14>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d8f7      	bhi.n	8004d76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d108      	bne.n	8004daa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	441a      	add	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	441a      	add	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d118      	bne.n	8004df0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b15      	ldr	r3, [pc, #84]	; (8004e18 <prvInsertBlockIntoFreeList+0xb0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d00d      	beq.n	8004de6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	e008      	b.n	8004df8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004de6:	4b0c      	ldr	r3, [pc, #48]	; (8004e18 <prvInsertBlockIntoFreeList+0xb0>)
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	e003      	b.n	8004df8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d002      	beq.n	8004e06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	200045d4 	.word	0x200045d4
 8004e18:	200045dc 	.word	0x200045dc

08004e1c <app_init>:
TaskHandle_t task_a_h;
TaskHandle_t task_b_h;

/********************** external functions definition ************************/
void app_init(void)
{
 8004e1c:	b590      	push	{r4, r7, lr}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af02      	add	r7, sp, #8
	/* Print out: Application Initialized */
	LOGGER_LOG("\r\n");
 8004e22:	f7ff fd2f 	bl	8004884 <vPortEnterCritical>
 8004e26:	4b4c      	ldr	r3, [pc, #304]	; (8004f58 <app_init+0x13c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a4c      	ldr	r2, [pc, #304]	; (8004f5c <app_init+0x140>)
 8004e2c:	213f      	movs	r1, #63	; 0x3f
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 fdb4 	bl	800599c <sniprintf>
 8004e34:	4603      	mov	r3, r0
 8004e36:	4a4a      	ldr	r2, [pc, #296]	; (8004f60 <app_init+0x144>)
 8004e38:	6013      	str	r3, [r2, #0]
 8004e3a:	4b47      	ldr	r3, [pc, #284]	; (8004f58 <app_init+0x13c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 f8a8 	bl	8004f94 <logger_log_print_>
 8004e44:	f7ff fd4e 	bl	80048e4 <vPortExitCritical>
	LOGGER_LOG("%s is running - Tick [mS] = %d\r\n", GET_NAME(app_init), (int)xTaskGetTickCount());
 8004e48:	f7ff fd1c 	bl	8004884 <vPortEnterCritical>
 8004e4c:	4b42      	ldr	r3, [pc, #264]	; (8004f58 <app_init+0x13c>)
 8004e4e:	681c      	ldr	r4, [r3, #0]
 8004e50:	f7ff f9f2 	bl	8004238 <xTaskGetTickCount>
 8004e54:	4603      	mov	r3, r0
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	4b42      	ldr	r3, [pc, #264]	; (8004f64 <app_init+0x148>)
 8004e5a:	4a43      	ldr	r2, [pc, #268]	; (8004f68 <app_init+0x14c>)
 8004e5c:	213f      	movs	r1, #63	; 0x3f
 8004e5e:	4620      	mov	r0, r4
 8004e60:	f000 fd9c 	bl	800599c <sniprintf>
 8004e64:	4603      	mov	r3, r0
 8004e66:	4a3e      	ldr	r2, [pc, #248]	; (8004f60 <app_init+0x144>)
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	4b3b      	ldr	r3, [pc, #236]	; (8004f58 <app_init+0x13c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 f890 	bl	8004f94 <logger_log_print_>
 8004e74:	f7ff fd36 	bl	80048e4 <vPortExitCritical>

	LOGGER_LOG(p_sys);
 8004e78:	f7ff fd04 	bl	8004884 <vPortEnterCritical>
 8004e7c:	4b36      	ldr	r3, [pc, #216]	; (8004f58 <app_init+0x13c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a3a      	ldr	r2, [pc, #232]	; (8004f6c <app_init+0x150>)
 8004e82:	6812      	ldr	r2, [r2, #0]
 8004e84:	213f      	movs	r1, #63	; 0x3f
 8004e86:	4618      	mov	r0, r3
 8004e88:	f000 fd88 	bl	800599c <sniprintf>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	4a34      	ldr	r2, [pc, #208]	; (8004f60 <app_init+0x144>)
 8004e90:	6013      	str	r3, [r2, #0]
 8004e92:	4b31      	ldr	r3, [pc, #196]	; (8004f58 <app_init+0x13c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f87c 	bl	8004f94 <logger_log_print_>
 8004e9c:	f7ff fd22 	bl	80048e4 <vPortExitCritical>
	LOGGER_LOG(p_app);
 8004ea0:	f7ff fcf0 	bl	8004884 <vPortEnterCritical>
 8004ea4:	4b2c      	ldr	r3, [pc, #176]	; (8004f58 <app_init+0x13c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a31      	ldr	r2, [pc, #196]	; (8004f70 <app_init+0x154>)
 8004eaa:	6812      	ldr	r2, [r2, #0]
 8004eac:	213f      	movs	r1, #63	; 0x3f
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fd74 	bl	800599c <sniprintf>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	4a2a      	ldr	r2, [pc, #168]	; (8004f60 <app_init+0x144>)
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	4b27      	ldr	r3, [pc, #156]	; (8004f58 <app_init+0x13c>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 f868 	bl	8004f94 <logger_log_print_>
 8004ec4:	f7ff fd0e 	bl	80048e4 <vPortExitCritical>

	/* Add threads, ... */
    BaseType_t ret;

    /* Task A thread at priority 1 */
    ret = xTaskCreate(task_a,							/* Pointer to the function thats implement the task. */
 8004ec8:	4b2a      	ldr	r3, [pc, #168]	; (8004f74 <app_init+0x158>)
 8004eca:	9301      	str	r3, [sp, #4]
 8004ecc:	2301      	movs	r3, #1
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ed6:	4928      	ldr	r1, [pc, #160]	; (8004f78 <app_init+0x15c>)
 8004ed8:	4828      	ldr	r0, [pc, #160]	; (8004f7c <app_init+0x160>)
 8004eda:	f7fe ff74 	bl	8003dc6 <xTaskCreate>
 8004ede:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1UL),			/* This task will run at priority 1. */
					  &task_a_h);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d00a      	beq.n	8004efc <app_init+0xe0>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	60bb      	str	r3, [r7, #8]
}
 8004ef8:	bf00      	nop
 8004efa:	e7fe      	b.n	8004efa <app_init+0xde>

    /* Task B thread at priority 1 */
    ret = xTaskCreate(task_b,							/* Pointer to the function thats implement the task. */
 8004efc:	4b20      	ldr	r3, [pc, #128]	; (8004f80 <app_init+0x164>)
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	2301      	movs	r3, #1
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	2300      	movs	r3, #0
 8004f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f0a:	491e      	ldr	r1, [pc, #120]	; (8004f84 <app_init+0x168>)
 8004f0c:	481e      	ldr	r0, [pc, #120]	; (8004f88 <app_init+0x16c>)
 8004f0e:	f7fe ff5a 	bl	8003dc6 <xTaskCreate>
 8004f12:	60f8      	str	r0, [r7, #12]
					  NULL,								/* We are not using the task parameter. */
					  (tskIDLE_PRIORITY + 1UL),			/* This task will run at priority 1. */
					  &task_b_h);						/* We are using a variable as task handle. */

    /* Check the thread was created successfully. */
    configASSERT(pdPASS == ret);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d00a      	beq.n	8004f30 <app_init+0x114>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	607b      	str	r3, [r7, #4]
}
 8004f2c:	bf00      	nop
 8004f2e:	e7fe      	b.n	8004f2e <app_init+0x112>

	cycle_counter_init();
 8004f30:	4b16      	ldr	r3, [pc, #88]	; (8004f8c <app_init+0x170>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	4a15      	ldr	r2, [pc, #84]	; (8004f8c <app_init+0x170>)
 8004f36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f3a:	60d3      	str	r3, [r2, #12]
 8004f3c:	4b14      	ldr	r3, [pc, #80]	; (8004f90 <app_init+0x174>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	605a      	str	r2, [r3, #4]
 8004f42:	4b13      	ldr	r3, [pc, #76]	; (8004f90 <app_init+0x174>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a12      	ldr	r2, [pc, #72]	; (8004f90 <app_init+0x174>)
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	6013      	str	r3, [r2, #0]
}
 8004f4e:	bf00      	nop
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd90      	pop	{r4, r7, pc}
 8004f56:	bf00      	nop
 8004f58:	08006ad8 	.word	0x08006ad8
 8004f5c:	080069b4 	.word	0x080069b4
 8004f60:	2000463c 	.word	0x2000463c
 8004f64:	080069b8 	.word	0x080069b8
 8004f68:	080069c4 	.word	0x080069c4
 8004f6c:	20000010 	.word	0x20000010
 8004f70:	20000014 	.word	0x20000014
 8004f74:	200045f4 	.word	0x200045f4
 8004f78:	080069e8 	.word	0x080069e8
 8004f7c:	08004fbd 	.word	0x08004fbd
 8004f80:	200045f8 	.word	0x200045f8
 8004f84:	080069f0 	.word	0x080069f0
 8004f88:	08005075 	.word	0x08005075
 8004f8c:	e000edf0 	.word	0xe000edf0
 8004f90:	e0001000 	.word	0xe0001000

08004f94 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
	printf(msg);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fceb 	bl	8005978 <iprintf>
	fflush(stdout);
 8004fa2:	4b05      	ldr	r3, [pc, #20]	; (8004fb8 <logger_log_print_+0x24>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 fc0f 	bl	80057cc <fflush>
}
 8004fae:	bf00      	nop
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000080 	.word	0x20000080

08004fbc <task_a>:
uint32_t g_task_a_cnt;

/********************** external functions definition ************************/
/* Task A thread */
void task_a(void *parameters)
{
 8004fbc:	b590      	push	{r4, r7, lr}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af02      	add	r7, sp, #8
 8004fc2:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_a_cnt;
	g_task_a_cnt = G_TASK_A_CNT_INI;
 8004fc4:	4b23      	ldr	r3, [pc, #140]	; (8005054 <task_a+0x98>)
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	601a      	str	r2, [r3, #0]
	{

		#if (TEST_X == TEST_0)

		/* Update Task A Counter */
		g_task_a_cnt++;
 8004fca:	4b22      	ldr	r3, [pc, #136]	; (8005054 <task_a+0x98>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	4a20      	ldr	r2, [pc, #128]	; (8005054 <task_a+0x98>)
 8004fd2:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_a), p_task_a);
 8004fd4:	f7ff fc56 	bl	8004884 <vPortEnterCritical>
 8004fd8:	4b1f      	ldr	r3, [pc, #124]	; (8005058 <task_a+0x9c>)
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	4b1f      	ldr	r3, [pc, #124]	; (800505c <task_a+0xa0>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	4b1f      	ldr	r3, [pc, #124]	; (8005060 <task_a+0xa4>)
 8004fe4:	4a1f      	ldr	r2, [pc, #124]	; (8005064 <task_a+0xa8>)
 8004fe6:	213f      	movs	r1, #63	; 0x3f
 8004fe8:	f000 fcd8 	bl	800599c <sniprintf>
 8004fec:	4603      	mov	r3, r0
 8004fee:	4a1e      	ldr	r2, [pc, #120]	; (8005068 <task_a+0xac>)
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	4b19      	ldr	r3, [pc, #100]	; (8005058 <task_a+0x9c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7ff ffcc 	bl	8004f94 <logger_log_print_>
 8004ffc:	f7ff fc72 	bl	80048e4 <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_a_cnt), (int)g_task_a_cnt);
 8005000:	f7ff fc40 	bl	8004884 <vPortEnterCritical>
 8005004:	4b14      	ldr	r3, [pc, #80]	; (8005058 <task_a+0x9c>)
 8005006:	681c      	ldr	r4, [r3, #0]
 8005008:	f7ff f916 	bl	8004238 <xTaskGetTickCount>
 800500c:	4603      	mov	r3, r0
 800500e:	461a      	mov	r2, r3
 8005010:	4b10      	ldr	r3, [pc, #64]	; (8005054 <task_a+0x98>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	9301      	str	r3, [sp, #4]
 8005016:	4b15      	ldr	r3, [pc, #84]	; (800506c <task_a+0xb0>)
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	4613      	mov	r3, r2
 800501c:	4a14      	ldr	r2, [pc, #80]	; (8005070 <task_a+0xb4>)
 800501e:	213f      	movs	r1, #63	; 0x3f
 8005020:	4620      	mov	r0, r4
 8005022:	f000 fcbb 	bl	800599c <sniprintf>
 8005026:	4603      	mov	r3, r0
 8005028:	4a0f      	ldr	r2, [pc, #60]	; (8005068 <task_a+0xac>)
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	4b0a      	ldr	r3, [pc, #40]	; (8005058 <task_a+0x9c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4618      	mov	r0, r3
 8005032:	f7ff ffaf 	bl	8004f94 <logger_log_print_>
 8005036:	f7ff fc55 	bl	80048e4 <vPortExitCritical>

		for (task_a_cnt = TASK_A_CNT_INI; TASK_A_CNT_MAX > task_a_cnt; task_a_cnt++);
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
 800503e:	e002      	b.n	8005046 <task_a+0x8a>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	3301      	adds	r3, #1
 8005044:	60fb      	str	r3, [r7, #12]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f242 720f 	movw	r2, #9999	; 0x270f
 800504c:	4293      	cmp	r3, r2
 800504e:	d9f7      	bls.n	8005040 <task_a+0x84>
		g_task_a_cnt++;
 8005050:	e7bb      	b.n	8004fca <task_a+0xe>
 8005052:	bf00      	nop
 8005054:	20004640 	.word	0x20004640
 8005058:	08006ad8 	.word	0x08006ad8
 800505c:	20000018 	.word	0x20000018
 8005060:	08006a0c 	.word	0x08006a0c
 8005064:	08006a14 	.word	0x08006a14
 8005068:	2000463c 	.word	0x2000463c
 800506c:	08006a4c 	.word	0x08006a4c
 8005070:	08006a2c 	.word	0x08006a2c

08005074 <task_b>:
uint32_t g_task_b_cnt;

/********************** external functions definition ************************/
/* Task B thread */
void task_b(void *parameters)
{
 8005074:	b590      	push	{r4, r7, lr}
 8005076:	b087      	sub	sp, #28
 8005078:	af02      	add	r7, sp, #8
 800507a:	6078      	str	r0, [r7, #4]
	#if (TEST_X == TEST_0)

	uint32_t task_b_cnt;
	g_task_b_cnt = G_TASK_B_CNT_INI;
 800507c:	4b23      	ldr	r3, [pc, #140]	; (800510c <task_b+0x98>)
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]
	for (;;)
    {
		#if (TEST_X == TEST_0)

		/* Update Task B Counter */
		g_task_b_cnt++;
 8005082:	4b22      	ldr	r3, [pc, #136]	; (800510c <task_b+0x98>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3301      	adds	r3, #1
 8005088:	4a20      	ldr	r2, [pc, #128]	; (800510c <task_b+0x98>)
 800508a:	6013      	str	r3, [r2, #0]

		/* Print out: Application Update */
		LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_b), p_task_b);
 800508c:	f7ff fbfa 	bl	8004884 <vPortEnterCritical>
 8005090:	4b1f      	ldr	r3, [pc, #124]	; (8005110 <task_b+0x9c>)
 8005092:	6818      	ldr	r0, [r3, #0]
 8005094:	4b1f      	ldr	r3, [pc, #124]	; (8005114 <task_b+0xa0>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	4b1f      	ldr	r3, [pc, #124]	; (8005118 <task_b+0xa4>)
 800509c:	4a1f      	ldr	r2, [pc, #124]	; (800511c <task_b+0xa8>)
 800509e:	213f      	movs	r1, #63	; 0x3f
 80050a0:	f000 fc7c 	bl	800599c <sniprintf>
 80050a4:	4603      	mov	r3, r0
 80050a6:	4a1e      	ldr	r2, [pc, #120]	; (8005120 <task_b+0xac>)
 80050a8:	6013      	str	r3, [r2, #0]
 80050aa:	4b19      	ldr	r3, [pc, #100]	; (8005110 <task_b+0x9c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7ff ff70 	bl	8004f94 <logger_log_print_>
 80050b4:	f7ff fc16 	bl	80048e4 <vPortExitCritical>

		/* Print out: Task execution counter */
		LOGGER_LOG("   Tick [mS] = %d - %s = %d\r\n", (int)xTaskGetTickCount(), GET_NAME(g_task_b_cnt), (int)g_task_b_cnt);
 80050b8:	f7ff fbe4 	bl	8004884 <vPortEnterCritical>
 80050bc:	4b14      	ldr	r3, [pc, #80]	; (8005110 <task_b+0x9c>)
 80050be:	681c      	ldr	r4, [r3, #0]
 80050c0:	f7ff f8ba 	bl	8004238 <xTaskGetTickCount>
 80050c4:	4603      	mov	r3, r0
 80050c6:	461a      	mov	r2, r3
 80050c8:	4b10      	ldr	r3, [pc, #64]	; (800510c <task_b+0x98>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	9301      	str	r3, [sp, #4]
 80050ce:	4b15      	ldr	r3, [pc, #84]	; (8005124 <task_b+0xb0>)
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	4613      	mov	r3, r2
 80050d4:	4a14      	ldr	r2, [pc, #80]	; (8005128 <task_b+0xb4>)
 80050d6:	213f      	movs	r1, #63	; 0x3f
 80050d8:	4620      	mov	r0, r4
 80050da:	f000 fc5f 	bl	800599c <sniprintf>
 80050de:	4603      	mov	r3, r0
 80050e0:	4a0f      	ldr	r2, [pc, #60]	; (8005120 <task_b+0xac>)
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <task_b+0x9c>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff ff53 	bl	8004f94 <logger_log_print_>
 80050ee:	f7ff fbf9 	bl	80048e4 <vPortExitCritical>

		for (task_b_cnt = TASK_B_CNT_INI; TASK_B_CNT_MAX > task_b_cnt; task_b_cnt++);
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
 80050f6:	e002      	b.n	80050fe <task_b+0x8a>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	3301      	adds	r3, #1
 80050fc:	60fb      	str	r3, [r7, #12]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f242 720f 	movw	r2, #9999	; 0x270f
 8005104:	4293      	cmp	r3, r2
 8005106:	d9f7      	bls.n	80050f8 <task_b+0x84>
		g_task_b_cnt++;
 8005108:	e7bb      	b.n	8005082 <task_b+0xe>
 800510a:	bf00      	nop
 800510c:	20004644 	.word	0x20004644
 8005110:	08006ad8 	.word	0x08006ad8
 8005114:	2000001c 	.word	0x2000001c
 8005118:	08006a70 	.word	0x08006a70
 800511c:	08006a78 	.word	0x08006a78
 8005120:	2000463c 	.word	0x2000463c
 8005124:	08006ab0 	.word	0x08006ab0
 8005128:	08006a90 	.word	0x08006a90

0800512c <findslot>:
 800512c:	4b0a      	ldr	r3, [pc, #40]	; (8005158 <findslot+0x2c>)
 800512e:	b510      	push	{r4, lr}
 8005130:	4604      	mov	r4, r0
 8005132:	6818      	ldr	r0, [r3, #0]
 8005134:	b118      	cbz	r0, 800513e <findslot+0x12>
 8005136:	6a03      	ldr	r3, [r0, #32]
 8005138:	b90b      	cbnz	r3, 800513e <findslot+0x12>
 800513a:	f000 fbe7 	bl	800590c <__sinit>
 800513e:	2c13      	cmp	r4, #19
 8005140:	d807      	bhi.n	8005152 <findslot+0x26>
 8005142:	4806      	ldr	r0, [pc, #24]	; (800515c <findslot+0x30>)
 8005144:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8005148:	3201      	adds	r2, #1
 800514a:	d002      	beq.n	8005152 <findslot+0x26>
 800514c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8005150:	bd10      	pop	{r4, pc}
 8005152:	2000      	movs	r0, #0
 8005154:	e7fc      	b.n	8005150 <findslot+0x24>
 8005156:	bf00      	nop
 8005158:	20000080 	.word	0x20000080
 800515c:	20004654 	.word	0x20004654

08005160 <error>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	4604      	mov	r4, r0
 8005164:	f000 fce0 	bl	8005b28 <__errno>
 8005168:	2613      	movs	r6, #19
 800516a:	4605      	mov	r5, r0
 800516c:	2700      	movs	r7, #0
 800516e:	4630      	mov	r0, r6
 8005170:	4639      	mov	r1, r7
 8005172:	beab      	bkpt	0x00ab
 8005174:	4606      	mov	r6, r0
 8005176:	602e      	str	r6, [r5, #0]
 8005178:	4620      	mov	r0, r4
 800517a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800517c <checkerror>:
 800517c:	1c43      	adds	r3, r0, #1
 800517e:	d101      	bne.n	8005184 <checkerror+0x8>
 8005180:	f7ff bfee 	b.w	8005160 <error>
 8005184:	4770      	bx	lr

08005186 <_swiread>:
 8005186:	b530      	push	{r4, r5, lr}
 8005188:	b085      	sub	sp, #20
 800518a:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800518e:	9203      	str	r2, [sp, #12]
 8005190:	2406      	movs	r4, #6
 8005192:	ad01      	add	r5, sp, #4
 8005194:	4620      	mov	r0, r4
 8005196:	4629      	mov	r1, r5
 8005198:	beab      	bkpt	0x00ab
 800519a:	4604      	mov	r4, r0
 800519c:	4620      	mov	r0, r4
 800519e:	f7ff ffed 	bl	800517c <checkerror>
 80051a2:	b005      	add	sp, #20
 80051a4:	bd30      	pop	{r4, r5, pc}

080051a6 <_read>:
 80051a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80051a8:	4615      	mov	r5, r2
 80051aa:	9101      	str	r1, [sp, #4]
 80051ac:	f7ff ffbe 	bl	800512c <findslot>
 80051b0:	9901      	ldr	r1, [sp, #4]
 80051b2:	4604      	mov	r4, r0
 80051b4:	b938      	cbnz	r0, 80051c6 <_read+0x20>
 80051b6:	f000 fcb7 	bl	8005b28 <__errno>
 80051ba:	2309      	movs	r3, #9
 80051bc:	6003      	str	r3, [r0, #0]
 80051be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051c2:	b003      	add	sp, #12
 80051c4:	bd30      	pop	{r4, r5, pc}
 80051c6:	6800      	ldr	r0, [r0, #0]
 80051c8:	462a      	mov	r2, r5
 80051ca:	f7ff ffdc 	bl	8005186 <_swiread>
 80051ce:	1c43      	adds	r3, r0, #1
 80051d0:	d0f7      	beq.n	80051c2 <_read+0x1c>
 80051d2:	6863      	ldr	r3, [r4, #4]
 80051d4:	1a2a      	subs	r2, r5, r0
 80051d6:	4413      	add	r3, r2
 80051d8:	6063      	str	r3, [r4, #4]
 80051da:	4610      	mov	r0, r2
 80051dc:	e7f1      	b.n	80051c2 <_read+0x1c>

080051de <_swilseek>:
 80051de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051e0:	460c      	mov	r4, r1
 80051e2:	4616      	mov	r6, r2
 80051e4:	f7ff ffa2 	bl	800512c <findslot>
 80051e8:	4605      	mov	r5, r0
 80051ea:	b940      	cbnz	r0, 80051fe <_swilseek+0x20>
 80051ec:	f000 fc9c 	bl	8005b28 <__errno>
 80051f0:	2309      	movs	r3, #9
 80051f2:	6003      	str	r3, [r0, #0]
 80051f4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80051f8:	4620      	mov	r0, r4
 80051fa:	b003      	add	sp, #12
 80051fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fe:	2e02      	cmp	r6, #2
 8005200:	d903      	bls.n	800520a <_swilseek+0x2c>
 8005202:	f000 fc91 	bl	8005b28 <__errno>
 8005206:	2316      	movs	r3, #22
 8005208:	e7f3      	b.n	80051f2 <_swilseek+0x14>
 800520a:	2e01      	cmp	r6, #1
 800520c:	d112      	bne.n	8005234 <_swilseek+0x56>
 800520e:	6843      	ldr	r3, [r0, #4]
 8005210:	18e4      	adds	r4, r4, r3
 8005212:	d4f6      	bmi.n	8005202 <_swilseek+0x24>
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	260a      	movs	r6, #10
 8005218:	e9cd 3400 	strd	r3, r4, [sp]
 800521c:	466f      	mov	r7, sp
 800521e:	4630      	mov	r0, r6
 8005220:	4639      	mov	r1, r7
 8005222:	beab      	bkpt	0x00ab
 8005224:	4606      	mov	r6, r0
 8005226:	4630      	mov	r0, r6
 8005228:	f7ff ffa8 	bl	800517c <checkerror>
 800522c:	2800      	cmp	r0, #0
 800522e:	dbe1      	blt.n	80051f4 <_swilseek+0x16>
 8005230:	606c      	str	r4, [r5, #4]
 8005232:	e7e1      	b.n	80051f8 <_swilseek+0x1a>
 8005234:	2e02      	cmp	r6, #2
 8005236:	6803      	ldr	r3, [r0, #0]
 8005238:	d1ec      	bne.n	8005214 <_swilseek+0x36>
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	260c      	movs	r6, #12
 800523e:	466f      	mov	r7, sp
 8005240:	4630      	mov	r0, r6
 8005242:	4639      	mov	r1, r7
 8005244:	beab      	bkpt	0x00ab
 8005246:	4606      	mov	r6, r0
 8005248:	4630      	mov	r0, r6
 800524a:	f7ff ff97 	bl	800517c <checkerror>
 800524e:	1c43      	adds	r3, r0, #1
 8005250:	d0d0      	beq.n	80051f4 <_swilseek+0x16>
 8005252:	4404      	add	r4, r0
 8005254:	e7de      	b.n	8005214 <_swilseek+0x36>

08005256 <_lseek>:
 8005256:	f7ff bfc2 	b.w	80051de <_swilseek>

0800525a <_swiwrite>:
 800525a:	b530      	push	{r4, r5, lr}
 800525c:	b085      	sub	sp, #20
 800525e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8005262:	9203      	str	r2, [sp, #12]
 8005264:	2405      	movs	r4, #5
 8005266:	ad01      	add	r5, sp, #4
 8005268:	4620      	mov	r0, r4
 800526a:	4629      	mov	r1, r5
 800526c:	beab      	bkpt	0x00ab
 800526e:	4604      	mov	r4, r0
 8005270:	4620      	mov	r0, r4
 8005272:	f7ff ff83 	bl	800517c <checkerror>
 8005276:	b005      	add	sp, #20
 8005278:	bd30      	pop	{r4, r5, pc}

0800527a <_write>:
 800527a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800527c:	4615      	mov	r5, r2
 800527e:	9101      	str	r1, [sp, #4]
 8005280:	f7ff ff54 	bl	800512c <findslot>
 8005284:	9901      	ldr	r1, [sp, #4]
 8005286:	4604      	mov	r4, r0
 8005288:	b930      	cbnz	r0, 8005298 <_write+0x1e>
 800528a:	f000 fc4d 	bl	8005b28 <__errno>
 800528e:	2309      	movs	r3, #9
 8005290:	6003      	str	r3, [r0, #0]
 8005292:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005296:	e012      	b.n	80052be <_write+0x44>
 8005298:	6800      	ldr	r0, [r0, #0]
 800529a:	462a      	mov	r2, r5
 800529c:	f7ff ffdd 	bl	800525a <_swiwrite>
 80052a0:	2800      	cmp	r0, #0
 80052a2:	dbf6      	blt.n	8005292 <_write+0x18>
 80052a4:	6862      	ldr	r2, [r4, #4]
 80052a6:	1a2b      	subs	r3, r5, r0
 80052a8:	441a      	add	r2, r3
 80052aa:	42a8      	cmp	r0, r5
 80052ac:	6062      	str	r2, [r4, #4]
 80052ae:	d105      	bne.n	80052bc <_write+0x42>
 80052b0:	2000      	movs	r0, #0
 80052b2:	b003      	add	sp, #12
 80052b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052b8:	f7ff bf52 	b.w	8005160 <error>
 80052bc:	4618      	mov	r0, r3
 80052be:	b003      	add	sp, #12
 80052c0:	bd30      	pop	{r4, r5, pc}

080052c2 <_swiclose>:
 80052c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052c4:	2402      	movs	r4, #2
 80052c6:	9001      	str	r0, [sp, #4]
 80052c8:	ad01      	add	r5, sp, #4
 80052ca:	4620      	mov	r0, r4
 80052cc:	4629      	mov	r1, r5
 80052ce:	beab      	bkpt	0x00ab
 80052d0:	4604      	mov	r4, r0
 80052d2:	4620      	mov	r0, r4
 80052d4:	f7ff ff52 	bl	800517c <checkerror>
 80052d8:	b003      	add	sp, #12
 80052da:	bd30      	pop	{r4, r5, pc}

080052dc <_close>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4605      	mov	r5, r0
 80052e0:	f7ff ff24 	bl	800512c <findslot>
 80052e4:	4604      	mov	r4, r0
 80052e6:	b930      	cbnz	r0, 80052f6 <_close+0x1a>
 80052e8:	f000 fc1e 	bl	8005b28 <__errno>
 80052ec:	2309      	movs	r3, #9
 80052ee:	6003      	str	r3, [r0, #0]
 80052f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052f4:	bd38      	pop	{r3, r4, r5, pc}
 80052f6:	3d01      	subs	r5, #1
 80052f8:	2d01      	cmp	r5, #1
 80052fa:	d809      	bhi.n	8005310 <_close+0x34>
 80052fc:	4b09      	ldr	r3, [pc, #36]	; (8005324 <_close+0x48>)
 80052fe:	689a      	ldr	r2, [r3, #8]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	429a      	cmp	r2, r3
 8005304:	d104      	bne.n	8005310 <_close+0x34>
 8005306:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800530a:	6003      	str	r3, [r0, #0]
 800530c:	2000      	movs	r0, #0
 800530e:	e7f1      	b.n	80052f4 <_close+0x18>
 8005310:	6820      	ldr	r0, [r4, #0]
 8005312:	f7ff ffd6 	bl	80052c2 <_swiclose>
 8005316:	2800      	cmp	r0, #0
 8005318:	d1ec      	bne.n	80052f4 <_close+0x18>
 800531a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800531e:	6023      	str	r3, [r4, #0]
 8005320:	e7e8      	b.n	80052f4 <_close+0x18>
 8005322:	bf00      	nop
 8005324:	20004654 	.word	0x20004654

08005328 <_swistat>:
 8005328:	b570      	push	{r4, r5, r6, lr}
 800532a:	460c      	mov	r4, r1
 800532c:	f7ff fefe 	bl	800512c <findslot>
 8005330:	4605      	mov	r5, r0
 8005332:	b930      	cbnz	r0, 8005342 <_swistat+0x1a>
 8005334:	f000 fbf8 	bl	8005b28 <__errno>
 8005338:	2309      	movs	r3, #9
 800533a:	6003      	str	r3, [r0, #0]
 800533c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005340:	bd70      	pop	{r4, r5, r6, pc}
 8005342:	6863      	ldr	r3, [r4, #4]
 8005344:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005348:	6063      	str	r3, [r4, #4]
 800534a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800534e:	64a3      	str	r3, [r4, #72]	; 0x48
 8005350:	260c      	movs	r6, #12
 8005352:	4630      	mov	r0, r6
 8005354:	4629      	mov	r1, r5
 8005356:	beab      	bkpt	0x00ab
 8005358:	4605      	mov	r5, r0
 800535a:	4628      	mov	r0, r5
 800535c:	f7ff ff0e 	bl	800517c <checkerror>
 8005360:	1c43      	adds	r3, r0, #1
 8005362:	bf1c      	itt	ne
 8005364:	6120      	strne	r0, [r4, #16]
 8005366:	2000      	movne	r0, #0
 8005368:	e7ea      	b.n	8005340 <_swistat+0x18>

0800536a <_fstat>:
 800536a:	460b      	mov	r3, r1
 800536c:	b510      	push	{r4, lr}
 800536e:	2100      	movs	r1, #0
 8005370:	4604      	mov	r4, r0
 8005372:	2258      	movs	r2, #88	; 0x58
 8005374:	4618      	mov	r0, r3
 8005376:	f000 fb88 	bl	8005a8a <memset>
 800537a:	4601      	mov	r1, r0
 800537c:	4620      	mov	r0, r4
 800537e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005382:	f7ff bfd1 	b.w	8005328 <_swistat>

08005386 <_stat>:
 8005386:	b538      	push	{r3, r4, r5, lr}
 8005388:	460d      	mov	r5, r1
 800538a:	4604      	mov	r4, r0
 800538c:	2258      	movs	r2, #88	; 0x58
 800538e:	2100      	movs	r1, #0
 8005390:	4628      	mov	r0, r5
 8005392:	f000 fb7a 	bl	8005a8a <memset>
 8005396:	4620      	mov	r0, r4
 8005398:	2100      	movs	r1, #0
 800539a:	f000 f811 	bl	80053c0 <_swiopen>
 800539e:	1c43      	adds	r3, r0, #1
 80053a0:	4604      	mov	r4, r0
 80053a2:	d00b      	beq.n	80053bc <_stat+0x36>
 80053a4:	686b      	ldr	r3, [r5, #4]
 80053a6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80053aa:	606b      	str	r3, [r5, #4]
 80053ac:	4629      	mov	r1, r5
 80053ae:	f7ff ffbb 	bl	8005328 <_swistat>
 80053b2:	4605      	mov	r5, r0
 80053b4:	4620      	mov	r0, r4
 80053b6:	f7ff ff91 	bl	80052dc <_close>
 80053ba:	462c      	mov	r4, r5
 80053bc:	4620      	mov	r0, r4
 80053be:	bd38      	pop	{r3, r4, r5, pc}

080053c0 <_swiopen>:
 80053c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053c4:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8005470 <_swiopen+0xb0>
 80053c8:	b097      	sub	sp, #92	; 0x5c
 80053ca:	4607      	mov	r7, r0
 80053cc:	460e      	mov	r6, r1
 80053ce:	2500      	movs	r5, #0
 80053d0:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 80053d4:	1c61      	adds	r1, r4, #1
 80053d6:	d037      	beq.n	8005448 <_swiopen+0x88>
 80053d8:	3501      	adds	r5, #1
 80053da:	2d14      	cmp	r5, #20
 80053dc:	d1f8      	bne.n	80053d0 <_swiopen+0x10>
 80053de:	f000 fba3 	bl	8005b28 <__errno>
 80053e2:	2318      	movs	r3, #24
 80053e4:	6003      	str	r3, [r0, #0]
 80053e6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80053ea:	e03d      	b.n	8005468 <_swiopen+0xa8>
 80053ec:	f3c6 4400 	ubfx	r4, r6, #16, #1
 80053f0:	f240 6301 	movw	r3, #1537	; 0x601
 80053f4:	07b2      	lsls	r2, r6, #30
 80053f6:	bf48      	it	mi
 80053f8:	f044 0402 	orrmi.w	r4, r4, #2
 80053fc:	421e      	tst	r6, r3
 80053fe:	bf18      	it	ne
 8005400:	f044 0404 	orrne.w	r4, r4, #4
 8005404:	0733      	lsls	r3, r6, #28
 8005406:	bf48      	it	mi
 8005408:	f024 0404 	bicmi.w	r4, r4, #4
 800540c:	4638      	mov	r0, r7
 800540e:	bf48      	it	mi
 8005410:	f044 0408 	orrmi.w	r4, r4, #8
 8005414:	9700      	str	r7, [sp, #0]
 8005416:	f7fa feeb 	bl	80001f0 <strlen>
 800541a:	e9cd 4001 	strd	r4, r0, [sp, #4]
 800541e:	2401      	movs	r4, #1
 8005420:	4620      	mov	r0, r4
 8005422:	4649      	mov	r1, r9
 8005424:	beab      	bkpt	0x00ab
 8005426:	4604      	mov	r4, r0
 8005428:	2c00      	cmp	r4, #0
 800542a:	db08      	blt.n	800543e <_swiopen+0x7e>
 800542c:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 8005430:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 8005434:	2300      	movs	r3, #0
 8005436:	f8c8 3004 	str.w	r3, [r8, #4]
 800543a:	462c      	mov	r4, r5
 800543c:	e014      	b.n	8005468 <_swiopen+0xa8>
 800543e:	4620      	mov	r0, r4
 8005440:	f7ff fe8e 	bl	8005160 <error>
 8005444:	4604      	mov	r4, r0
 8005446:	e00f      	b.n	8005468 <_swiopen+0xa8>
 8005448:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 800544c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8005450:	46e9      	mov	r9, sp
 8005452:	d1cb      	bne.n	80053ec <_swiopen+0x2c>
 8005454:	4649      	mov	r1, r9
 8005456:	4638      	mov	r0, r7
 8005458:	f7ff ff95 	bl	8005386 <_stat>
 800545c:	3001      	adds	r0, #1
 800545e:	d0c5      	beq.n	80053ec <_swiopen+0x2c>
 8005460:	f000 fb62 	bl	8005b28 <__errno>
 8005464:	2311      	movs	r3, #17
 8005466:	6003      	str	r3, [r0, #0]
 8005468:	4620      	mov	r0, r4
 800546a:	b017      	add	sp, #92	; 0x5c
 800546c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005470:	20004654 	.word	0x20004654

08005474 <_get_semihosting_exts>:
 8005474:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005478:	4606      	mov	r6, r0
 800547a:	460f      	mov	r7, r1
 800547c:	482a      	ldr	r0, [pc, #168]	; (8005528 <_get_semihosting_exts+0xb4>)
 800547e:	2100      	movs	r1, #0
 8005480:	4615      	mov	r5, r2
 8005482:	f7ff ff9d 	bl	80053c0 <_swiopen>
 8005486:	462a      	mov	r2, r5
 8005488:	4604      	mov	r4, r0
 800548a:	2100      	movs	r1, #0
 800548c:	4630      	mov	r0, r6
 800548e:	f000 fafc 	bl	8005a8a <memset>
 8005492:	1c63      	adds	r3, r4, #1
 8005494:	d016      	beq.n	80054c4 <_get_semihosting_exts+0x50>
 8005496:	4620      	mov	r0, r4
 8005498:	f7ff fe48 	bl	800512c <findslot>
 800549c:	f04f 080c 	mov.w	r8, #12
 80054a0:	4681      	mov	r9, r0
 80054a2:	4640      	mov	r0, r8
 80054a4:	4649      	mov	r1, r9
 80054a6:	beab      	bkpt	0x00ab
 80054a8:	4680      	mov	r8, r0
 80054aa:	4640      	mov	r0, r8
 80054ac:	f7ff fe66 	bl	800517c <checkerror>
 80054b0:	2803      	cmp	r0, #3
 80054b2:	dd02      	ble.n	80054ba <_get_semihosting_exts+0x46>
 80054b4:	1ec3      	subs	r3, r0, #3
 80054b6:	42ab      	cmp	r3, r5
 80054b8:	dc08      	bgt.n	80054cc <_get_semihosting_exts+0x58>
 80054ba:	4620      	mov	r0, r4
 80054bc:	f7ff ff0e 	bl	80052dc <_close>
 80054c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80054c4:	4620      	mov	r0, r4
 80054c6:	b003      	add	sp, #12
 80054c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054cc:	2204      	movs	r2, #4
 80054ce:	eb0d 0102 	add.w	r1, sp, r2
 80054d2:	4620      	mov	r0, r4
 80054d4:	f7ff fe67 	bl	80051a6 <_read>
 80054d8:	2803      	cmp	r0, #3
 80054da:	ddee      	ble.n	80054ba <_get_semihosting_exts+0x46>
 80054dc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80054e0:	2b53      	cmp	r3, #83	; 0x53
 80054e2:	d1ea      	bne.n	80054ba <_get_semihosting_exts+0x46>
 80054e4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80054e8:	2b48      	cmp	r3, #72	; 0x48
 80054ea:	d1e6      	bne.n	80054ba <_get_semihosting_exts+0x46>
 80054ec:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80054f0:	2b46      	cmp	r3, #70	; 0x46
 80054f2:	d1e2      	bne.n	80054ba <_get_semihosting_exts+0x46>
 80054f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80054f8:	2b42      	cmp	r3, #66	; 0x42
 80054fa:	d1de      	bne.n	80054ba <_get_semihosting_exts+0x46>
 80054fc:	2201      	movs	r2, #1
 80054fe:	4639      	mov	r1, r7
 8005500:	4620      	mov	r0, r4
 8005502:	f7ff fe6c 	bl	80051de <_swilseek>
 8005506:	2800      	cmp	r0, #0
 8005508:	dbd7      	blt.n	80054ba <_get_semihosting_exts+0x46>
 800550a:	462a      	mov	r2, r5
 800550c:	4631      	mov	r1, r6
 800550e:	4620      	mov	r0, r4
 8005510:	f7ff fe49 	bl	80051a6 <_read>
 8005514:	4605      	mov	r5, r0
 8005516:	4620      	mov	r0, r4
 8005518:	f7ff fee0 	bl	80052dc <_close>
 800551c:	4628      	mov	r0, r5
 800551e:	f7ff fe2d 	bl	800517c <checkerror>
 8005522:	4604      	mov	r4, r0
 8005524:	e7ce      	b.n	80054c4 <_get_semihosting_exts+0x50>
 8005526:	bf00      	nop
 8005528:	08006adc 	.word	0x08006adc

0800552c <initialise_semihosting_exts>:
 800552c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800552e:	4d0a      	ldr	r5, [pc, #40]	; (8005558 <initialise_semihosting_exts+0x2c>)
 8005530:	4c0a      	ldr	r4, [pc, #40]	; (800555c <initialise_semihosting_exts+0x30>)
 8005532:	2100      	movs	r1, #0
 8005534:	2201      	movs	r2, #1
 8005536:	a801      	add	r0, sp, #4
 8005538:	6029      	str	r1, [r5, #0]
 800553a:	6022      	str	r2, [r4, #0]
 800553c:	f7ff ff9a 	bl	8005474 <_get_semihosting_exts>
 8005540:	2800      	cmp	r0, #0
 8005542:	dd07      	ble.n	8005554 <initialise_semihosting_exts+0x28>
 8005544:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005548:	f003 0201 	and.w	r2, r3, #1
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	602a      	str	r2, [r5, #0]
 8005552:	6023      	str	r3, [r4, #0]
 8005554:	b003      	add	sp, #12
 8005556:	bd30      	pop	{r4, r5, pc}
 8005558:	20000020 	.word	0x20000020
 800555c:	20000024 	.word	0x20000024

08005560 <_has_ext_stdout_stderr>:
 8005560:	b510      	push	{r4, lr}
 8005562:	4c04      	ldr	r4, [pc, #16]	; (8005574 <_has_ext_stdout_stderr+0x14>)
 8005564:	6823      	ldr	r3, [r4, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	da01      	bge.n	800556e <_has_ext_stdout_stderr+0xe>
 800556a:	f7ff ffdf 	bl	800552c <initialise_semihosting_exts>
 800556e:	6820      	ldr	r0, [r4, #0]
 8005570:	bd10      	pop	{r4, pc}
 8005572:	bf00      	nop
 8005574:	20000024 	.word	0x20000024

08005578 <initialise_monitor_handles>:
 8005578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800557c:	b085      	sub	sp, #20
 800557e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8005630 <initialise_monitor_handles+0xb8>
 8005582:	f8cd 9004 	str.w	r9, [sp, #4]
 8005586:	2303      	movs	r3, #3
 8005588:	2400      	movs	r4, #0
 800558a:	9303      	str	r3, [sp, #12]
 800558c:	af01      	add	r7, sp, #4
 800558e:	9402      	str	r4, [sp, #8]
 8005590:	2501      	movs	r5, #1
 8005592:	4628      	mov	r0, r5
 8005594:	4639      	mov	r1, r7
 8005596:	beab      	bkpt	0x00ab
 8005598:	4605      	mov	r5, r0
 800559a:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8005634 <initialise_monitor_handles+0xbc>
 800559e:	4623      	mov	r3, r4
 80055a0:	4c20      	ldr	r4, [pc, #128]	; (8005624 <initialise_monitor_handles+0xac>)
 80055a2:	f8c8 5000 	str.w	r5, [r8]
 80055a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055aa:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80055ae:	3301      	adds	r3, #1
 80055b0:	2b14      	cmp	r3, #20
 80055b2:	d1fa      	bne.n	80055aa <initialise_monitor_handles+0x32>
 80055b4:	f7ff ffd4 	bl	8005560 <_has_ext_stdout_stderr>
 80055b8:	4d1b      	ldr	r5, [pc, #108]	; (8005628 <initialise_monitor_handles+0xb0>)
 80055ba:	b1d0      	cbz	r0, 80055f2 <initialise_monitor_handles+0x7a>
 80055bc:	f04f 0a03 	mov.w	sl, #3
 80055c0:	2304      	movs	r3, #4
 80055c2:	f8cd 9004 	str.w	r9, [sp, #4]
 80055c6:	2601      	movs	r6, #1
 80055c8:	f8cd a00c 	str.w	sl, [sp, #12]
 80055cc:	9302      	str	r3, [sp, #8]
 80055ce:	4630      	mov	r0, r6
 80055d0:	4639      	mov	r1, r7
 80055d2:	beab      	bkpt	0x00ab
 80055d4:	4683      	mov	fp, r0
 80055d6:	4b15      	ldr	r3, [pc, #84]	; (800562c <initialise_monitor_handles+0xb4>)
 80055d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80055dc:	f8c3 b000 	str.w	fp, [r3]
 80055e0:	2308      	movs	r3, #8
 80055e2:	f8cd a00c 	str.w	sl, [sp, #12]
 80055e6:	9302      	str	r3, [sp, #8]
 80055e8:	4630      	mov	r0, r6
 80055ea:	4639      	mov	r1, r7
 80055ec:	beab      	bkpt	0x00ab
 80055ee:	4606      	mov	r6, r0
 80055f0:	602e      	str	r6, [r5, #0]
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	3301      	adds	r3, #1
 80055f6:	bf02      	ittt	eq
 80055f8:	4b0c      	ldreq	r3, [pc, #48]	; (800562c <initialise_monitor_handles+0xb4>)
 80055fa:	681b      	ldreq	r3, [r3, #0]
 80055fc:	602b      	streq	r3, [r5, #0]
 80055fe:	2600      	movs	r6, #0
 8005600:	f8d8 3000 	ldr.w	r3, [r8]
 8005604:	6023      	str	r3, [r4, #0]
 8005606:	6066      	str	r6, [r4, #4]
 8005608:	f7ff ffaa 	bl	8005560 <_has_ext_stdout_stderr>
 800560c:	b130      	cbz	r0, 800561c <initialise_monitor_handles+0xa4>
 800560e:	4b07      	ldr	r3, [pc, #28]	; (800562c <initialise_monitor_handles+0xb4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8005616:	682b      	ldr	r3, [r5, #0]
 8005618:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800561c:	b005      	add	sp, #20
 800561e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005622:	bf00      	nop
 8005624:	20004654 	.word	0x20004654
 8005628:	20004648 	.word	0x20004648
 800562c:	20004650 	.word	0x20004650
 8005630:	08006af2 	.word	0x08006af2
 8005634:	2000464c 	.word	0x2000464c

08005638 <_isatty>:
 8005638:	b570      	push	{r4, r5, r6, lr}
 800563a:	f7ff fd77 	bl	800512c <findslot>
 800563e:	2509      	movs	r5, #9
 8005640:	4604      	mov	r4, r0
 8005642:	b920      	cbnz	r0, 800564e <_isatty+0x16>
 8005644:	f000 fa70 	bl	8005b28 <__errno>
 8005648:	6005      	str	r5, [r0, #0]
 800564a:	4620      	mov	r0, r4
 800564c:	bd70      	pop	{r4, r5, r6, pc}
 800564e:	4628      	mov	r0, r5
 8005650:	4621      	mov	r1, r4
 8005652:	beab      	bkpt	0x00ab
 8005654:	4604      	mov	r4, r0
 8005656:	2c01      	cmp	r4, #1
 8005658:	d0f7      	beq.n	800564a <_isatty+0x12>
 800565a:	f000 fa65 	bl	8005b28 <__errno>
 800565e:	2400      	movs	r4, #0
 8005660:	4605      	mov	r5, r0
 8005662:	2613      	movs	r6, #19
 8005664:	4630      	mov	r0, r6
 8005666:	4621      	mov	r1, r4
 8005668:	beab      	bkpt	0x00ab
 800566a:	4606      	mov	r6, r0
 800566c:	602e      	str	r6, [r5, #0]
 800566e:	e7ec      	b.n	800564a <_isatty+0x12>

08005670 <__sflush_r>:
 8005670:	898a      	ldrh	r2, [r1, #12]
 8005672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005676:	4605      	mov	r5, r0
 8005678:	0710      	lsls	r0, r2, #28
 800567a:	460c      	mov	r4, r1
 800567c:	d458      	bmi.n	8005730 <__sflush_r+0xc0>
 800567e:	684b      	ldr	r3, [r1, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	dc05      	bgt.n	8005690 <__sflush_r+0x20>
 8005684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005686:	2b00      	cmp	r3, #0
 8005688:	dc02      	bgt.n	8005690 <__sflush_r+0x20>
 800568a:	2000      	movs	r0, #0
 800568c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005692:	2e00      	cmp	r6, #0
 8005694:	d0f9      	beq.n	800568a <__sflush_r+0x1a>
 8005696:	2300      	movs	r3, #0
 8005698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800569c:	682f      	ldr	r7, [r5, #0]
 800569e:	6a21      	ldr	r1, [r4, #32]
 80056a0:	602b      	str	r3, [r5, #0]
 80056a2:	d032      	beq.n	800570a <__sflush_r+0x9a>
 80056a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056a6:	89a3      	ldrh	r3, [r4, #12]
 80056a8:	075a      	lsls	r2, r3, #29
 80056aa:	d505      	bpl.n	80056b8 <__sflush_r+0x48>
 80056ac:	6863      	ldr	r3, [r4, #4]
 80056ae:	1ac0      	subs	r0, r0, r3
 80056b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056b2:	b10b      	cbz	r3, 80056b8 <__sflush_r+0x48>
 80056b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80056b6:	1ac0      	subs	r0, r0, r3
 80056b8:	2300      	movs	r3, #0
 80056ba:	4602      	mov	r2, r0
 80056bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80056be:	6a21      	ldr	r1, [r4, #32]
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b0      	blx	r6
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	d106      	bne.n	80056d8 <__sflush_r+0x68>
 80056ca:	6829      	ldr	r1, [r5, #0]
 80056cc:	291d      	cmp	r1, #29
 80056ce:	d82b      	bhi.n	8005728 <__sflush_r+0xb8>
 80056d0:	4a29      	ldr	r2, [pc, #164]	; (8005778 <__sflush_r+0x108>)
 80056d2:	410a      	asrs	r2, r1
 80056d4:	07d6      	lsls	r6, r2, #31
 80056d6:	d427      	bmi.n	8005728 <__sflush_r+0xb8>
 80056d8:	2200      	movs	r2, #0
 80056da:	6062      	str	r2, [r4, #4]
 80056dc:	04d9      	lsls	r1, r3, #19
 80056de:	6922      	ldr	r2, [r4, #16]
 80056e0:	6022      	str	r2, [r4, #0]
 80056e2:	d504      	bpl.n	80056ee <__sflush_r+0x7e>
 80056e4:	1c42      	adds	r2, r0, #1
 80056e6:	d101      	bne.n	80056ec <__sflush_r+0x7c>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b903      	cbnz	r3, 80056ee <__sflush_r+0x7e>
 80056ec:	6560      	str	r0, [r4, #84]	; 0x54
 80056ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056f0:	602f      	str	r7, [r5, #0]
 80056f2:	2900      	cmp	r1, #0
 80056f4:	d0c9      	beq.n	800568a <__sflush_r+0x1a>
 80056f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80056fa:	4299      	cmp	r1, r3
 80056fc:	d002      	beq.n	8005704 <__sflush_r+0x94>
 80056fe:	4628      	mov	r0, r5
 8005700:	f000 fa4e 	bl	8005ba0 <_free_r>
 8005704:	2000      	movs	r0, #0
 8005706:	6360      	str	r0, [r4, #52]	; 0x34
 8005708:	e7c0      	b.n	800568c <__sflush_r+0x1c>
 800570a:	2301      	movs	r3, #1
 800570c:	4628      	mov	r0, r5
 800570e:	47b0      	blx	r6
 8005710:	1c41      	adds	r1, r0, #1
 8005712:	d1c8      	bne.n	80056a6 <__sflush_r+0x36>
 8005714:	682b      	ldr	r3, [r5, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0c5      	beq.n	80056a6 <__sflush_r+0x36>
 800571a:	2b1d      	cmp	r3, #29
 800571c:	d001      	beq.n	8005722 <__sflush_r+0xb2>
 800571e:	2b16      	cmp	r3, #22
 8005720:	d101      	bne.n	8005726 <__sflush_r+0xb6>
 8005722:	602f      	str	r7, [r5, #0]
 8005724:	e7b1      	b.n	800568a <__sflush_r+0x1a>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800572c:	81a3      	strh	r3, [r4, #12]
 800572e:	e7ad      	b.n	800568c <__sflush_r+0x1c>
 8005730:	690f      	ldr	r7, [r1, #16]
 8005732:	2f00      	cmp	r7, #0
 8005734:	d0a9      	beq.n	800568a <__sflush_r+0x1a>
 8005736:	0793      	lsls	r3, r2, #30
 8005738:	680e      	ldr	r6, [r1, #0]
 800573a:	bf08      	it	eq
 800573c:	694b      	ldreq	r3, [r1, #20]
 800573e:	600f      	str	r7, [r1, #0]
 8005740:	bf18      	it	ne
 8005742:	2300      	movne	r3, #0
 8005744:	eba6 0807 	sub.w	r8, r6, r7
 8005748:	608b      	str	r3, [r1, #8]
 800574a:	f1b8 0f00 	cmp.w	r8, #0
 800574e:	dd9c      	ble.n	800568a <__sflush_r+0x1a>
 8005750:	6a21      	ldr	r1, [r4, #32]
 8005752:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005754:	4643      	mov	r3, r8
 8005756:	463a      	mov	r2, r7
 8005758:	4628      	mov	r0, r5
 800575a:	47b0      	blx	r6
 800575c:	2800      	cmp	r0, #0
 800575e:	dc06      	bgt.n	800576e <__sflush_r+0xfe>
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005766:	81a3      	strh	r3, [r4, #12]
 8005768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800576c:	e78e      	b.n	800568c <__sflush_r+0x1c>
 800576e:	4407      	add	r7, r0
 8005770:	eba8 0800 	sub.w	r8, r8, r0
 8005774:	e7e9      	b.n	800574a <__sflush_r+0xda>
 8005776:	bf00      	nop
 8005778:	dfbffffe 	.word	0xdfbffffe

0800577c <_fflush_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	690b      	ldr	r3, [r1, #16]
 8005780:	4605      	mov	r5, r0
 8005782:	460c      	mov	r4, r1
 8005784:	b913      	cbnz	r3, 800578c <_fflush_r+0x10>
 8005786:	2500      	movs	r5, #0
 8005788:	4628      	mov	r0, r5
 800578a:	bd38      	pop	{r3, r4, r5, pc}
 800578c:	b118      	cbz	r0, 8005796 <_fflush_r+0x1a>
 800578e:	6a03      	ldr	r3, [r0, #32]
 8005790:	b90b      	cbnz	r3, 8005796 <_fflush_r+0x1a>
 8005792:	f000 f8bb 	bl	800590c <__sinit>
 8005796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0f3      	beq.n	8005786 <_fflush_r+0xa>
 800579e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80057a0:	07d0      	lsls	r0, r2, #31
 80057a2:	d404      	bmi.n	80057ae <_fflush_r+0x32>
 80057a4:	0599      	lsls	r1, r3, #22
 80057a6:	d402      	bmi.n	80057ae <_fflush_r+0x32>
 80057a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057aa:	f000 f9e8 	bl	8005b7e <__retarget_lock_acquire_recursive>
 80057ae:	4628      	mov	r0, r5
 80057b0:	4621      	mov	r1, r4
 80057b2:	f7ff ff5d 	bl	8005670 <__sflush_r>
 80057b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057b8:	07da      	lsls	r2, r3, #31
 80057ba:	4605      	mov	r5, r0
 80057bc:	d4e4      	bmi.n	8005788 <_fflush_r+0xc>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	059b      	lsls	r3, r3, #22
 80057c2:	d4e1      	bmi.n	8005788 <_fflush_r+0xc>
 80057c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057c6:	f000 f9db 	bl	8005b80 <__retarget_lock_release_recursive>
 80057ca:	e7dd      	b.n	8005788 <_fflush_r+0xc>

080057cc <fflush>:
 80057cc:	4601      	mov	r1, r0
 80057ce:	b920      	cbnz	r0, 80057da <fflush+0xe>
 80057d0:	4a04      	ldr	r2, [pc, #16]	; (80057e4 <fflush+0x18>)
 80057d2:	4905      	ldr	r1, [pc, #20]	; (80057e8 <fflush+0x1c>)
 80057d4:	4805      	ldr	r0, [pc, #20]	; (80057ec <fflush+0x20>)
 80057d6:	f000 b8b1 	b.w	800593c <_fwalk_sglue>
 80057da:	4b05      	ldr	r3, [pc, #20]	; (80057f0 <fflush+0x24>)
 80057dc:	6818      	ldr	r0, [r3, #0]
 80057de:	f7ff bfcd 	b.w	800577c <_fflush_r>
 80057e2:	bf00      	nop
 80057e4:	20000028 	.word	0x20000028
 80057e8:	0800577d 	.word	0x0800577d
 80057ec:	20000034 	.word	0x20000034
 80057f0:	20000080 	.word	0x20000080

080057f4 <std>:
 80057f4:	2300      	movs	r3, #0
 80057f6:	b510      	push	{r4, lr}
 80057f8:	4604      	mov	r4, r0
 80057fa:	e9c0 3300 	strd	r3, r3, [r0]
 80057fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005802:	6083      	str	r3, [r0, #8]
 8005804:	8181      	strh	r1, [r0, #12]
 8005806:	6643      	str	r3, [r0, #100]	; 0x64
 8005808:	81c2      	strh	r2, [r0, #14]
 800580a:	6183      	str	r3, [r0, #24]
 800580c:	4619      	mov	r1, r3
 800580e:	2208      	movs	r2, #8
 8005810:	305c      	adds	r0, #92	; 0x5c
 8005812:	f000 f93a 	bl	8005a8a <memset>
 8005816:	4b0d      	ldr	r3, [pc, #52]	; (800584c <std+0x58>)
 8005818:	6263      	str	r3, [r4, #36]	; 0x24
 800581a:	4b0d      	ldr	r3, [pc, #52]	; (8005850 <std+0x5c>)
 800581c:	62a3      	str	r3, [r4, #40]	; 0x28
 800581e:	4b0d      	ldr	r3, [pc, #52]	; (8005854 <std+0x60>)
 8005820:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <std+0x64>)
 8005824:	6323      	str	r3, [r4, #48]	; 0x30
 8005826:	4b0d      	ldr	r3, [pc, #52]	; (800585c <std+0x68>)
 8005828:	6224      	str	r4, [r4, #32]
 800582a:	429c      	cmp	r4, r3
 800582c:	d006      	beq.n	800583c <std+0x48>
 800582e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005832:	4294      	cmp	r4, r2
 8005834:	d002      	beq.n	800583c <std+0x48>
 8005836:	33d0      	adds	r3, #208	; 0xd0
 8005838:	429c      	cmp	r4, r3
 800583a:	d105      	bne.n	8005848 <std+0x54>
 800583c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005844:	f000 b99a 	b.w	8005b7c <__retarget_lock_init_recursive>
 8005848:	bd10      	pop	{r4, pc}
 800584a:	bf00      	nop
 800584c:	08005a05 	.word	0x08005a05
 8005850:	08005a27 	.word	0x08005a27
 8005854:	08005a5f 	.word	0x08005a5f
 8005858:	08005a83 	.word	0x08005a83
 800585c:	200046f4 	.word	0x200046f4

08005860 <stdio_exit_handler>:
 8005860:	4a02      	ldr	r2, [pc, #8]	; (800586c <stdio_exit_handler+0xc>)
 8005862:	4903      	ldr	r1, [pc, #12]	; (8005870 <stdio_exit_handler+0x10>)
 8005864:	4803      	ldr	r0, [pc, #12]	; (8005874 <stdio_exit_handler+0x14>)
 8005866:	f000 b869 	b.w	800593c <_fwalk_sglue>
 800586a:	bf00      	nop
 800586c:	20000028 	.word	0x20000028
 8005870:	0800577d 	.word	0x0800577d
 8005874:	20000034 	.word	0x20000034

08005878 <cleanup_stdio>:
 8005878:	6841      	ldr	r1, [r0, #4]
 800587a:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <cleanup_stdio+0x34>)
 800587c:	4299      	cmp	r1, r3
 800587e:	b510      	push	{r4, lr}
 8005880:	4604      	mov	r4, r0
 8005882:	d001      	beq.n	8005888 <cleanup_stdio+0x10>
 8005884:	f7ff ff7a 	bl	800577c <_fflush_r>
 8005888:	68a1      	ldr	r1, [r4, #8]
 800588a:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <cleanup_stdio+0x38>)
 800588c:	4299      	cmp	r1, r3
 800588e:	d002      	beq.n	8005896 <cleanup_stdio+0x1e>
 8005890:	4620      	mov	r0, r4
 8005892:	f7ff ff73 	bl	800577c <_fflush_r>
 8005896:	68e1      	ldr	r1, [r4, #12]
 8005898:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <cleanup_stdio+0x3c>)
 800589a:	4299      	cmp	r1, r3
 800589c:	d004      	beq.n	80058a8 <cleanup_stdio+0x30>
 800589e:	4620      	mov	r0, r4
 80058a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a4:	f7ff bf6a 	b.w	800577c <_fflush_r>
 80058a8:	bd10      	pop	{r4, pc}
 80058aa:	bf00      	nop
 80058ac:	200046f4 	.word	0x200046f4
 80058b0:	2000475c 	.word	0x2000475c
 80058b4:	200047c4 	.word	0x200047c4

080058b8 <global_stdio_init.part.0>:
 80058b8:	b510      	push	{r4, lr}
 80058ba:	4b0b      	ldr	r3, [pc, #44]	; (80058e8 <global_stdio_init.part.0+0x30>)
 80058bc:	4c0b      	ldr	r4, [pc, #44]	; (80058ec <global_stdio_init.part.0+0x34>)
 80058be:	4a0c      	ldr	r2, [pc, #48]	; (80058f0 <global_stdio_init.part.0+0x38>)
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	4620      	mov	r0, r4
 80058c4:	2200      	movs	r2, #0
 80058c6:	2104      	movs	r1, #4
 80058c8:	f7ff ff94 	bl	80057f4 <std>
 80058cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80058d0:	2201      	movs	r2, #1
 80058d2:	2109      	movs	r1, #9
 80058d4:	f7ff ff8e 	bl	80057f4 <std>
 80058d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80058dc:	2202      	movs	r2, #2
 80058de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058e2:	2112      	movs	r1, #18
 80058e4:	f7ff bf86 	b.w	80057f4 <std>
 80058e8:	2000482c 	.word	0x2000482c
 80058ec:	200046f4 	.word	0x200046f4
 80058f0:	08005861 	.word	0x08005861

080058f4 <__sfp_lock_acquire>:
 80058f4:	4801      	ldr	r0, [pc, #4]	; (80058fc <__sfp_lock_acquire+0x8>)
 80058f6:	f000 b942 	b.w	8005b7e <__retarget_lock_acquire_recursive>
 80058fa:	bf00      	nop
 80058fc:	20004835 	.word	0x20004835

08005900 <__sfp_lock_release>:
 8005900:	4801      	ldr	r0, [pc, #4]	; (8005908 <__sfp_lock_release+0x8>)
 8005902:	f000 b93d 	b.w	8005b80 <__retarget_lock_release_recursive>
 8005906:	bf00      	nop
 8005908:	20004835 	.word	0x20004835

0800590c <__sinit>:
 800590c:	b510      	push	{r4, lr}
 800590e:	4604      	mov	r4, r0
 8005910:	f7ff fff0 	bl	80058f4 <__sfp_lock_acquire>
 8005914:	6a23      	ldr	r3, [r4, #32]
 8005916:	b11b      	cbz	r3, 8005920 <__sinit+0x14>
 8005918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800591c:	f7ff bff0 	b.w	8005900 <__sfp_lock_release>
 8005920:	4b04      	ldr	r3, [pc, #16]	; (8005934 <__sinit+0x28>)
 8005922:	6223      	str	r3, [r4, #32]
 8005924:	4b04      	ldr	r3, [pc, #16]	; (8005938 <__sinit+0x2c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1f5      	bne.n	8005918 <__sinit+0xc>
 800592c:	f7ff ffc4 	bl	80058b8 <global_stdio_init.part.0>
 8005930:	e7f2      	b.n	8005918 <__sinit+0xc>
 8005932:	bf00      	nop
 8005934:	08005879 	.word	0x08005879
 8005938:	2000482c 	.word	0x2000482c

0800593c <_fwalk_sglue>:
 800593c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005940:	4607      	mov	r7, r0
 8005942:	4688      	mov	r8, r1
 8005944:	4614      	mov	r4, r2
 8005946:	2600      	movs	r6, #0
 8005948:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800594c:	f1b9 0901 	subs.w	r9, r9, #1
 8005950:	d505      	bpl.n	800595e <_fwalk_sglue+0x22>
 8005952:	6824      	ldr	r4, [r4, #0]
 8005954:	2c00      	cmp	r4, #0
 8005956:	d1f7      	bne.n	8005948 <_fwalk_sglue+0xc>
 8005958:	4630      	mov	r0, r6
 800595a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800595e:	89ab      	ldrh	r3, [r5, #12]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d907      	bls.n	8005974 <_fwalk_sglue+0x38>
 8005964:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005968:	3301      	adds	r3, #1
 800596a:	d003      	beq.n	8005974 <_fwalk_sglue+0x38>
 800596c:	4629      	mov	r1, r5
 800596e:	4638      	mov	r0, r7
 8005970:	47c0      	blx	r8
 8005972:	4306      	orrs	r6, r0
 8005974:	3568      	adds	r5, #104	; 0x68
 8005976:	e7e9      	b.n	800594c <_fwalk_sglue+0x10>

08005978 <iprintf>:
 8005978:	b40f      	push	{r0, r1, r2, r3}
 800597a:	b507      	push	{r0, r1, r2, lr}
 800597c:	4906      	ldr	r1, [pc, #24]	; (8005998 <iprintf+0x20>)
 800597e:	ab04      	add	r3, sp, #16
 8005980:	6808      	ldr	r0, [r1, #0]
 8005982:	f853 2b04 	ldr.w	r2, [r3], #4
 8005986:	6881      	ldr	r1, [r0, #8]
 8005988:	9301      	str	r3, [sp, #4]
 800598a:	f000 fb83 	bl	8006094 <_vfiprintf_r>
 800598e:	b003      	add	sp, #12
 8005990:	f85d eb04 	ldr.w	lr, [sp], #4
 8005994:	b004      	add	sp, #16
 8005996:	4770      	bx	lr
 8005998:	20000080 	.word	0x20000080

0800599c <sniprintf>:
 800599c:	b40c      	push	{r2, r3}
 800599e:	b530      	push	{r4, r5, lr}
 80059a0:	4b17      	ldr	r3, [pc, #92]	; (8005a00 <sniprintf+0x64>)
 80059a2:	1e0c      	subs	r4, r1, #0
 80059a4:	681d      	ldr	r5, [r3, #0]
 80059a6:	b09d      	sub	sp, #116	; 0x74
 80059a8:	da08      	bge.n	80059bc <sniprintf+0x20>
 80059aa:	238b      	movs	r3, #139	; 0x8b
 80059ac:	602b      	str	r3, [r5, #0]
 80059ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059b2:	b01d      	add	sp, #116	; 0x74
 80059b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059b8:	b002      	add	sp, #8
 80059ba:	4770      	bx	lr
 80059bc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80059c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80059c4:	bf14      	ite	ne
 80059c6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80059ca:	4623      	moveq	r3, r4
 80059cc:	9304      	str	r3, [sp, #16]
 80059ce:	9307      	str	r3, [sp, #28]
 80059d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059d4:	9002      	str	r0, [sp, #8]
 80059d6:	9006      	str	r0, [sp, #24]
 80059d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80059dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059de:	ab21      	add	r3, sp, #132	; 0x84
 80059e0:	a902      	add	r1, sp, #8
 80059e2:	4628      	mov	r0, r5
 80059e4:	9301      	str	r3, [sp, #4]
 80059e6:	f000 fa2d 	bl	8005e44 <_svfiprintf_r>
 80059ea:	1c43      	adds	r3, r0, #1
 80059ec:	bfbc      	itt	lt
 80059ee:	238b      	movlt	r3, #139	; 0x8b
 80059f0:	602b      	strlt	r3, [r5, #0]
 80059f2:	2c00      	cmp	r4, #0
 80059f4:	d0dd      	beq.n	80059b2 <sniprintf+0x16>
 80059f6:	9b02      	ldr	r3, [sp, #8]
 80059f8:	2200      	movs	r2, #0
 80059fa:	701a      	strb	r2, [r3, #0]
 80059fc:	e7d9      	b.n	80059b2 <sniprintf+0x16>
 80059fe:	bf00      	nop
 8005a00:	20000080 	.word	0x20000080

08005a04 <__sread>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	460c      	mov	r4, r1
 8005a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a0c:	f000 f868 	bl	8005ae0 <_read_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	bfab      	itete	ge
 8005a14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005a16:	89a3      	ldrhlt	r3, [r4, #12]
 8005a18:	181b      	addge	r3, r3, r0
 8005a1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005a1e:	bfac      	ite	ge
 8005a20:	6563      	strge	r3, [r4, #84]	; 0x54
 8005a22:	81a3      	strhlt	r3, [r4, #12]
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <__swrite>:
 8005a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2a:	461f      	mov	r7, r3
 8005a2c:	898b      	ldrh	r3, [r1, #12]
 8005a2e:	05db      	lsls	r3, r3, #23
 8005a30:	4605      	mov	r5, r0
 8005a32:	460c      	mov	r4, r1
 8005a34:	4616      	mov	r6, r2
 8005a36:	d505      	bpl.n	8005a44 <__swrite+0x1e>
 8005a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f000 f83c 	bl	8005abc <_lseek_r>
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a4e:	81a3      	strh	r3, [r4, #12]
 8005a50:	4632      	mov	r2, r6
 8005a52:	463b      	mov	r3, r7
 8005a54:	4628      	mov	r0, r5
 8005a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5a:	f000 b853 	b.w	8005b04 <_write_r>

08005a5e <__sseek>:
 8005a5e:	b510      	push	{r4, lr}
 8005a60:	460c      	mov	r4, r1
 8005a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a66:	f000 f829 	bl	8005abc <_lseek_r>
 8005a6a:	1c43      	adds	r3, r0, #1
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	bf15      	itete	ne
 8005a70:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a7a:	81a3      	strheq	r3, [r4, #12]
 8005a7c:	bf18      	it	ne
 8005a7e:	81a3      	strhne	r3, [r4, #12]
 8005a80:	bd10      	pop	{r4, pc}

08005a82 <__sclose>:
 8005a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a86:	f000 b809 	b.w	8005a9c <_close_r>

08005a8a <memset>:
 8005a8a:	4402      	add	r2, r0
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d100      	bne.n	8005a94 <memset+0xa>
 8005a92:	4770      	bx	lr
 8005a94:	f803 1b01 	strb.w	r1, [r3], #1
 8005a98:	e7f9      	b.n	8005a8e <memset+0x4>
	...

08005a9c <_close_r>:
 8005a9c:	b538      	push	{r3, r4, r5, lr}
 8005a9e:	4d06      	ldr	r5, [pc, #24]	; (8005ab8 <_close_r+0x1c>)
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	4604      	mov	r4, r0
 8005aa4:	4608      	mov	r0, r1
 8005aa6:	602b      	str	r3, [r5, #0]
 8005aa8:	f7ff fc18 	bl	80052dc <_close>
 8005aac:	1c43      	adds	r3, r0, #1
 8005aae:	d102      	bne.n	8005ab6 <_close_r+0x1a>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	b103      	cbz	r3, 8005ab6 <_close_r+0x1a>
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	bd38      	pop	{r3, r4, r5, pc}
 8005ab8:	20004830 	.word	0x20004830

08005abc <_lseek_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	4d07      	ldr	r5, [pc, #28]	; (8005adc <_lseek_r+0x20>)
 8005ac0:	4604      	mov	r4, r0
 8005ac2:	4608      	mov	r0, r1
 8005ac4:	4611      	mov	r1, r2
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	602a      	str	r2, [r5, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	f7ff fbc3 	bl	8005256 <_lseek>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d102      	bne.n	8005ada <_lseek_r+0x1e>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b103      	cbz	r3, 8005ada <_lseek_r+0x1e>
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
 8005adc:	20004830 	.word	0x20004830

08005ae0 <_read_r>:
 8005ae0:	b538      	push	{r3, r4, r5, lr}
 8005ae2:	4d07      	ldr	r5, [pc, #28]	; (8005b00 <_read_r+0x20>)
 8005ae4:	4604      	mov	r4, r0
 8005ae6:	4608      	mov	r0, r1
 8005ae8:	4611      	mov	r1, r2
 8005aea:	2200      	movs	r2, #0
 8005aec:	602a      	str	r2, [r5, #0]
 8005aee:	461a      	mov	r2, r3
 8005af0:	f7ff fb59 	bl	80051a6 <_read>
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d102      	bne.n	8005afe <_read_r+0x1e>
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	b103      	cbz	r3, 8005afe <_read_r+0x1e>
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	20004830 	.word	0x20004830

08005b04 <_write_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	4d07      	ldr	r5, [pc, #28]	; (8005b24 <_write_r+0x20>)
 8005b08:	4604      	mov	r4, r0
 8005b0a:	4608      	mov	r0, r1
 8005b0c:	4611      	mov	r1, r2
 8005b0e:	2200      	movs	r2, #0
 8005b10:	602a      	str	r2, [r5, #0]
 8005b12:	461a      	mov	r2, r3
 8005b14:	f7ff fbb1 	bl	800527a <_write>
 8005b18:	1c43      	adds	r3, r0, #1
 8005b1a:	d102      	bne.n	8005b22 <_write_r+0x1e>
 8005b1c:	682b      	ldr	r3, [r5, #0]
 8005b1e:	b103      	cbz	r3, 8005b22 <_write_r+0x1e>
 8005b20:	6023      	str	r3, [r4, #0]
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	20004830 	.word	0x20004830

08005b28 <__errno>:
 8005b28:	4b01      	ldr	r3, [pc, #4]	; (8005b30 <__errno+0x8>)
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	20000080 	.word	0x20000080

08005b34 <__libc_init_array>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	4d0d      	ldr	r5, [pc, #52]	; (8005b6c <__libc_init_array+0x38>)
 8005b38:	4c0d      	ldr	r4, [pc, #52]	; (8005b70 <__libc_init_array+0x3c>)
 8005b3a:	1b64      	subs	r4, r4, r5
 8005b3c:	10a4      	asrs	r4, r4, #2
 8005b3e:	2600      	movs	r6, #0
 8005b40:	42a6      	cmp	r6, r4
 8005b42:	d109      	bne.n	8005b58 <__libc_init_array+0x24>
 8005b44:	4d0b      	ldr	r5, [pc, #44]	; (8005b74 <__libc_init_array+0x40>)
 8005b46:	4c0c      	ldr	r4, [pc, #48]	; (8005b78 <__libc_init_array+0x44>)
 8005b48:	f000 feca 	bl	80068e0 <_init>
 8005b4c:	1b64      	subs	r4, r4, r5
 8005b4e:	10a4      	asrs	r4, r4, #2
 8005b50:	2600      	movs	r6, #0
 8005b52:	42a6      	cmp	r6, r4
 8005b54:	d105      	bne.n	8005b62 <__libc_init_array+0x2e>
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b5c:	4798      	blx	r3
 8005b5e:	3601      	adds	r6, #1
 8005b60:	e7ee      	b.n	8005b40 <__libc_init_array+0xc>
 8005b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b66:	4798      	blx	r3
 8005b68:	3601      	adds	r6, #1
 8005b6a:	e7f2      	b.n	8005b52 <__libc_init_array+0x1e>
 8005b6c:	08006b34 	.word	0x08006b34
 8005b70:	08006b34 	.word	0x08006b34
 8005b74:	08006b34 	.word	0x08006b34
 8005b78:	08006b38 	.word	0x08006b38

08005b7c <__retarget_lock_init_recursive>:
 8005b7c:	4770      	bx	lr

08005b7e <__retarget_lock_acquire_recursive>:
 8005b7e:	4770      	bx	lr

08005b80 <__retarget_lock_release_recursive>:
 8005b80:	4770      	bx	lr

08005b82 <memcpy>:
 8005b82:	440a      	add	r2, r1
 8005b84:	4291      	cmp	r1, r2
 8005b86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005b8a:	d100      	bne.n	8005b8e <memcpy+0xc>
 8005b8c:	4770      	bx	lr
 8005b8e:	b510      	push	{r4, lr}
 8005b90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b98:	4291      	cmp	r1, r2
 8005b9a:	d1f9      	bne.n	8005b90 <memcpy+0xe>
 8005b9c:	bd10      	pop	{r4, pc}
	...

08005ba0 <_free_r>:
 8005ba0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ba2:	2900      	cmp	r1, #0
 8005ba4:	d044      	beq.n	8005c30 <_free_r+0x90>
 8005ba6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005baa:	9001      	str	r0, [sp, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f1a1 0404 	sub.w	r4, r1, #4
 8005bb2:	bfb8      	it	lt
 8005bb4:	18e4      	addlt	r4, r4, r3
 8005bb6:	f000 f8df 	bl	8005d78 <__malloc_lock>
 8005bba:	4a1e      	ldr	r2, [pc, #120]	; (8005c34 <_free_r+0x94>)
 8005bbc:	9801      	ldr	r0, [sp, #4]
 8005bbe:	6813      	ldr	r3, [r2, #0]
 8005bc0:	b933      	cbnz	r3, 8005bd0 <_free_r+0x30>
 8005bc2:	6063      	str	r3, [r4, #4]
 8005bc4:	6014      	str	r4, [r2, #0]
 8005bc6:	b003      	add	sp, #12
 8005bc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005bcc:	f000 b8da 	b.w	8005d84 <__malloc_unlock>
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	d908      	bls.n	8005be6 <_free_r+0x46>
 8005bd4:	6825      	ldr	r5, [r4, #0]
 8005bd6:	1961      	adds	r1, r4, r5
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	bf01      	itttt	eq
 8005bdc:	6819      	ldreq	r1, [r3, #0]
 8005bde:	685b      	ldreq	r3, [r3, #4]
 8005be0:	1949      	addeq	r1, r1, r5
 8005be2:	6021      	streq	r1, [r4, #0]
 8005be4:	e7ed      	b.n	8005bc2 <_free_r+0x22>
 8005be6:	461a      	mov	r2, r3
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	b10b      	cbz	r3, 8005bf0 <_free_r+0x50>
 8005bec:	42a3      	cmp	r3, r4
 8005bee:	d9fa      	bls.n	8005be6 <_free_r+0x46>
 8005bf0:	6811      	ldr	r1, [r2, #0]
 8005bf2:	1855      	adds	r5, r2, r1
 8005bf4:	42a5      	cmp	r5, r4
 8005bf6:	d10b      	bne.n	8005c10 <_free_r+0x70>
 8005bf8:	6824      	ldr	r4, [r4, #0]
 8005bfa:	4421      	add	r1, r4
 8005bfc:	1854      	adds	r4, r2, r1
 8005bfe:	42a3      	cmp	r3, r4
 8005c00:	6011      	str	r1, [r2, #0]
 8005c02:	d1e0      	bne.n	8005bc6 <_free_r+0x26>
 8005c04:	681c      	ldr	r4, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	6053      	str	r3, [r2, #4]
 8005c0a:	440c      	add	r4, r1
 8005c0c:	6014      	str	r4, [r2, #0]
 8005c0e:	e7da      	b.n	8005bc6 <_free_r+0x26>
 8005c10:	d902      	bls.n	8005c18 <_free_r+0x78>
 8005c12:	230c      	movs	r3, #12
 8005c14:	6003      	str	r3, [r0, #0]
 8005c16:	e7d6      	b.n	8005bc6 <_free_r+0x26>
 8005c18:	6825      	ldr	r5, [r4, #0]
 8005c1a:	1961      	adds	r1, r4, r5
 8005c1c:	428b      	cmp	r3, r1
 8005c1e:	bf04      	itt	eq
 8005c20:	6819      	ldreq	r1, [r3, #0]
 8005c22:	685b      	ldreq	r3, [r3, #4]
 8005c24:	6063      	str	r3, [r4, #4]
 8005c26:	bf04      	itt	eq
 8005c28:	1949      	addeq	r1, r1, r5
 8005c2a:	6021      	streq	r1, [r4, #0]
 8005c2c:	6054      	str	r4, [r2, #4]
 8005c2e:	e7ca      	b.n	8005bc6 <_free_r+0x26>
 8005c30:	b003      	add	sp, #12
 8005c32:	bd30      	pop	{r4, r5, pc}
 8005c34:	20004838 	.word	0x20004838

08005c38 <sbrk_aligned>:
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	4e0e      	ldr	r6, [pc, #56]	; (8005c74 <sbrk_aligned+0x3c>)
 8005c3c:	460c      	mov	r4, r1
 8005c3e:	6831      	ldr	r1, [r6, #0]
 8005c40:	4605      	mov	r5, r0
 8005c42:	b911      	cbnz	r1, 8005c4a <sbrk_aligned+0x12>
 8005c44:	f000 fd80 	bl	8006748 <_sbrk_r>
 8005c48:	6030      	str	r0, [r6, #0]
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	f000 fd7b 	bl	8006748 <_sbrk_r>
 8005c52:	1c43      	adds	r3, r0, #1
 8005c54:	d00a      	beq.n	8005c6c <sbrk_aligned+0x34>
 8005c56:	1cc4      	adds	r4, r0, #3
 8005c58:	f024 0403 	bic.w	r4, r4, #3
 8005c5c:	42a0      	cmp	r0, r4
 8005c5e:	d007      	beq.n	8005c70 <sbrk_aligned+0x38>
 8005c60:	1a21      	subs	r1, r4, r0
 8005c62:	4628      	mov	r0, r5
 8005c64:	f000 fd70 	bl	8006748 <_sbrk_r>
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d101      	bne.n	8005c70 <sbrk_aligned+0x38>
 8005c6c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005c70:	4620      	mov	r0, r4
 8005c72:	bd70      	pop	{r4, r5, r6, pc}
 8005c74:	2000483c 	.word	0x2000483c

08005c78 <_malloc_r>:
 8005c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c7c:	1ccd      	adds	r5, r1, #3
 8005c7e:	f025 0503 	bic.w	r5, r5, #3
 8005c82:	3508      	adds	r5, #8
 8005c84:	2d0c      	cmp	r5, #12
 8005c86:	bf38      	it	cc
 8005c88:	250c      	movcc	r5, #12
 8005c8a:	2d00      	cmp	r5, #0
 8005c8c:	4607      	mov	r7, r0
 8005c8e:	db01      	blt.n	8005c94 <_malloc_r+0x1c>
 8005c90:	42a9      	cmp	r1, r5
 8005c92:	d905      	bls.n	8005ca0 <_malloc_r+0x28>
 8005c94:	230c      	movs	r3, #12
 8005c96:	603b      	str	r3, [r7, #0]
 8005c98:	2600      	movs	r6, #0
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ca0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005d74 <_malloc_r+0xfc>
 8005ca4:	f000 f868 	bl	8005d78 <__malloc_lock>
 8005ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8005cac:	461c      	mov	r4, r3
 8005cae:	bb5c      	cbnz	r4, 8005d08 <_malloc_r+0x90>
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	f7ff ffc0 	bl	8005c38 <sbrk_aligned>
 8005cb8:	1c43      	adds	r3, r0, #1
 8005cba:	4604      	mov	r4, r0
 8005cbc:	d155      	bne.n	8005d6a <_malloc_r+0xf2>
 8005cbe:	f8d8 4000 	ldr.w	r4, [r8]
 8005cc2:	4626      	mov	r6, r4
 8005cc4:	2e00      	cmp	r6, #0
 8005cc6:	d145      	bne.n	8005d54 <_malloc_r+0xdc>
 8005cc8:	2c00      	cmp	r4, #0
 8005cca:	d048      	beq.n	8005d5e <_malloc_r+0xe6>
 8005ccc:	6823      	ldr	r3, [r4, #0]
 8005cce:	4631      	mov	r1, r6
 8005cd0:	4638      	mov	r0, r7
 8005cd2:	eb04 0903 	add.w	r9, r4, r3
 8005cd6:	f000 fd37 	bl	8006748 <_sbrk_r>
 8005cda:	4581      	cmp	r9, r0
 8005cdc:	d13f      	bne.n	8005d5e <_malloc_r+0xe6>
 8005cde:	6821      	ldr	r1, [r4, #0]
 8005ce0:	1a6d      	subs	r5, r5, r1
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	4638      	mov	r0, r7
 8005ce6:	f7ff ffa7 	bl	8005c38 <sbrk_aligned>
 8005cea:	3001      	adds	r0, #1
 8005cec:	d037      	beq.n	8005d5e <_malloc_r+0xe6>
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	442b      	add	r3, r5
 8005cf2:	6023      	str	r3, [r4, #0]
 8005cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d038      	beq.n	8005d6e <_malloc_r+0xf6>
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	42a2      	cmp	r2, r4
 8005d00:	d12b      	bne.n	8005d5a <_malloc_r+0xe2>
 8005d02:	2200      	movs	r2, #0
 8005d04:	605a      	str	r2, [r3, #4]
 8005d06:	e00f      	b.n	8005d28 <_malloc_r+0xb0>
 8005d08:	6822      	ldr	r2, [r4, #0]
 8005d0a:	1b52      	subs	r2, r2, r5
 8005d0c:	d41f      	bmi.n	8005d4e <_malloc_r+0xd6>
 8005d0e:	2a0b      	cmp	r2, #11
 8005d10:	d917      	bls.n	8005d42 <_malloc_r+0xca>
 8005d12:	1961      	adds	r1, r4, r5
 8005d14:	42a3      	cmp	r3, r4
 8005d16:	6025      	str	r5, [r4, #0]
 8005d18:	bf18      	it	ne
 8005d1a:	6059      	strne	r1, [r3, #4]
 8005d1c:	6863      	ldr	r3, [r4, #4]
 8005d1e:	bf08      	it	eq
 8005d20:	f8c8 1000 	streq.w	r1, [r8]
 8005d24:	5162      	str	r2, [r4, r5]
 8005d26:	604b      	str	r3, [r1, #4]
 8005d28:	4638      	mov	r0, r7
 8005d2a:	f104 060b 	add.w	r6, r4, #11
 8005d2e:	f000 f829 	bl	8005d84 <__malloc_unlock>
 8005d32:	f026 0607 	bic.w	r6, r6, #7
 8005d36:	1d23      	adds	r3, r4, #4
 8005d38:	1af2      	subs	r2, r6, r3
 8005d3a:	d0ae      	beq.n	8005c9a <_malloc_r+0x22>
 8005d3c:	1b9b      	subs	r3, r3, r6
 8005d3e:	50a3      	str	r3, [r4, r2]
 8005d40:	e7ab      	b.n	8005c9a <_malloc_r+0x22>
 8005d42:	42a3      	cmp	r3, r4
 8005d44:	6862      	ldr	r2, [r4, #4]
 8005d46:	d1dd      	bne.n	8005d04 <_malloc_r+0x8c>
 8005d48:	f8c8 2000 	str.w	r2, [r8]
 8005d4c:	e7ec      	b.n	8005d28 <_malloc_r+0xb0>
 8005d4e:	4623      	mov	r3, r4
 8005d50:	6864      	ldr	r4, [r4, #4]
 8005d52:	e7ac      	b.n	8005cae <_malloc_r+0x36>
 8005d54:	4634      	mov	r4, r6
 8005d56:	6876      	ldr	r6, [r6, #4]
 8005d58:	e7b4      	b.n	8005cc4 <_malloc_r+0x4c>
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	e7cc      	b.n	8005cf8 <_malloc_r+0x80>
 8005d5e:	230c      	movs	r3, #12
 8005d60:	603b      	str	r3, [r7, #0]
 8005d62:	4638      	mov	r0, r7
 8005d64:	f000 f80e 	bl	8005d84 <__malloc_unlock>
 8005d68:	e797      	b.n	8005c9a <_malloc_r+0x22>
 8005d6a:	6025      	str	r5, [r4, #0]
 8005d6c:	e7dc      	b.n	8005d28 <_malloc_r+0xb0>
 8005d6e:	605b      	str	r3, [r3, #4]
 8005d70:	deff      	udf	#255	; 0xff
 8005d72:	bf00      	nop
 8005d74:	20004838 	.word	0x20004838

08005d78 <__malloc_lock>:
 8005d78:	4801      	ldr	r0, [pc, #4]	; (8005d80 <__malloc_lock+0x8>)
 8005d7a:	f7ff bf00 	b.w	8005b7e <__retarget_lock_acquire_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20004834 	.word	0x20004834

08005d84 <__malloc_unlock>:
 8005d84:	4801      	ldr	r0, [pc, #4]	; (8005d8c <__malloc_unlock+0x8>)
 8005d86:	f7ff befb 	b.w	8005b80 <__retarget_lock_release_recursive>
 8005d8a:	bf00      	nop
 8005d8c:	20004834 	.word	0x20004834

08005d90 <__ssputs_r>:
 8005d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d94:	688e      	ldr	r6, [r1, #8]
 8005d96:	461f      	mov	r7, r3
 8005d98:	42be      	cmp	r6, r7
 8005d9a:	680b      	ldr	r3, [r1, #0]
 8005d9c:	4682      	mov	sl, r0
 8005d9e:	460c      	mov	r4, r1
 8005da0:	4690      	mov	r8, r2
 8005da2:	d82c      	bhi.n	8005dfe <__ssputs_r+0x6e>
 8005da4:	898a      	ldrh	r2, [r1, #12]
 8005da6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005daa:	d026      	beq.n	8005dfa <__ssputs_r+0x6a>
 8005dac:	6965      	ldr	r5, [r4, #20]
 8005dae:	6909      	ldr	r1, [r1, #16]
 8005db0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005db4:	eba3 0901 	sub.w	r9, r3, r1
 8005db8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005dbc:	1c7b      	adds	r3, r7, #1
 8005dbe:	444b      	add	r3, r9
 8005dc0:	106d      	asrs	r5, r5, #1
 8005dc2:	429d      	cmp	r5, r3
 8005dc4:	bf38      	it	cc
 8005dc6:	461d      	movcc	r5, r3
 8005dc8:	0553      	lsls	r3, r2, #21
 8005dca:	d527      	bpl.n	8005e1c <__ssputs_r+0x8c>
 8005dcc:	4629      	mov	r1, r5
 8005dce:	f7ff ff53 	bl	8005c78 <_malloc_r>
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	b360      	cbz	r0, 8005e30 <__ssputs_r+0xa0>
 8005dd6:	6921      	ldr	r1, [r4, #16]
 8005dd8:	464a      	mov	r2, r9
 8005dda:	f7ff fed2 	bl	8005b82 <memcpy>
 8005dde:	89a3      	ldrh	r3, [r4, #12]
 8005de0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005de8:	81a3      	strh	r3, [r4, #12]
 8005dea:	6126      	str	r6, [r4, #16]
 8005dec:	6165      	str	r5, [r4, #20]
 8005dee:	444e      	add	r6, r9
 8005df0:	eba5 0509 	sub.w	r5, r5, r9
 8005df4:	6026      	str	r6, [r4, #0]
 8005df6:	60a5      	str	r5, [r4, #8]
 8005df8:	463e      	mov	r6, r7
 8005dfa:	42be      	cmp	r6, r7
 8005dfc:	d900      	bls.n	8005e00 <__ssputs_r+0x70>
 8005dfe:	463e      	mov	r6, r7
 8005e00:	6820      	ldr	r0, [r4, #0]
 8005e02:	4632      	mov	r2, r6
 8005e04:	4641      	mov	r1, r8
 8005e06:	f000 fc85 	bl	8006714 <memmove>
 8005e0a:	68a3      	ldr	r3, [r4, #8]
 8005e0c:	1b9b      	subs	r3, r3, r6
 8005e0e:	60a3      	str	r3, [r4, #8]
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	4433      	add	r3, r6
 8005e14:	6023      	str	r3, [r4, #0]
 8005e16:	2000      	movs	r0, #0
 8005e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1c:	462a      	mov	r2, r5
 8005e1e:	f000 fca3 	bl	8006768 <_realloc_r>
 8005e22:	4606      	mov	r6, r0
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d1e0      	bne.n	8005dea <__ssputs_r+0x5a>
 8005e28:	6921      	ldr	r1, [r4, #16]
 8005e2a:	4650      	mov	r0, sl
 8005e2c:	f7ff feb8 	bl	8005ba0 <_free_r>
 8005e30:	230c      	movs	r3, #12
 8005e32:	f8ca 3000 	str.w	r3, [sl]
 8005e36:	89a3      	ldrh	r3, [r4, #12]
 8005e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e3c:	81a3      	strh	r3, [r4, #12]
 8005e3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e42:	e7e9      	b.n	8005e18 <__ssputs_r+0x88>

08005e44 <_svfiprintf_r>:
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	4698      	mov	r8, r3
 8005e4a:	898b      	ldrh	r3, [r1, #12]
 8005e4c:	061b      	lsls	r3, r3, #24
 8005e4e:	b09d      	sub	sp, #116	; 0x74
 8005e50:	4607      	mov	r7, r0
 8005e52:	460d      	mov	r5, r1
 8005e54:	4614      	mov	r4, r2
 8005e56:	d50e      	bpl.n	8005e76 <_svfiprintf_r+0x32>
 8005e58:	690b      	ldr	r3, [r1, #16]
 8005e5a:	b963      	cbnz	r3, 8005e76 <_svfiprintf_r+0x32>
 8005e5c:	2140      	movs	r1, #64	; 0x40
 8005e5e:	f7ff ff0b 	bl	8005c78 <_malloc_r>
 8005e62:	6028      	str	r0, [r5, #0]
 8005e64:	6128      	str	r0, [r5, #16]
 8005e66:	b920      	cbnz	r0, 8005e72 <_svfiprintf_r+0x2e>
 8005e68:	230c      	movs	r3, #12
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e70:	e0d0      	b.n	8006014 <_svfiprintf_r+0x1d0>
 8005e72:	2340      	movs	r3, #64	; 0x40
 8005e74:	616b      	str	r3, [r5, #20]
 8005e76:	2300      	movs	r3, #0
 8005e78:	9309      	str	r3, [sp, #36]	; 0x24
 8005e7a:	2320      	movs	r3, #32
 8005e7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e80:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e84:	2330      	movs	r3, #48	; 0x30
 8005e86:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800602c <_svfiprintf_r+0x1e8>
 8005e8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e8e:	f04f 0901 	mov.w	r9, #1
 8005e92:	4623      	mov	r3, r4
 8005e94:	469a      	mov	sl, r3
 8005e96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e9a:	b10a      	cbz	r2, 8005ea0 <_svfiprintf_r+0x5c>
 8005e9c:	2a25      	cmp	r2, #37	; 0x25
 8005e9e:	d1f9      	bne.n	8005e94 <_svfiprintf_r+0x50>
 8005ea0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ea4:	d00b      	beq.n	8005ebe <_svfiprintf_r+0x7a>
 8005ea6:	465b      	mov	r3, fp
 8005ea8:	4622      	mov	r2, r4
 8005eaa:	4629      	mov	r1, r5
 8005eac:	4638      	mov	r0, r7
 8005eae:	f7ff ff6f 	bl	8005d90 <__ssputs_r>
 8005eb2:	3001      	adds	r0, #1
 8005eb4:	f000 80a9 	beq.w	800600a <_svfiprintf_r+0x1c6>
 8005eb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eba:	445a      	add	r2, fp
 8005ebc:	9209      	str	r2, [sp, #36]	; 0x24
 8005ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 80a1 	beq.w	800600a <_svfiprintf_r+0x1c6>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ece:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ed2:	f10a 0a01 	add.w	sl, sl, #1
 8005ed6:	9304      	str	r3, [sp, #16]
 8005ed8:	9307      	str	r3, [sp, #28]
 8005eda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ede:	931a      	str	r3, [sp, #104]	; 0x68
 8005ee0:	4654      	mov	r4, sl
 8005ee2:	2205      	movs	r2, #5
 8005ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ee8:	4850      	ldr	r0, [pc, #320]	; (800602c <_svfiprintf_r+0x1e8>)
 8005eea:	f7fa f989 	bl	8000200 <memchr>
 8005eee:	9a04      	ldr	r2, [sp, #16]
 8005ef0:	b9d8      	cbnz	r0, 8005f2a <_svfiprintf_r+0xe6>
 8005ef2:	06d0      	lsls	r0, r2, #27
 8005ef4:	bf44      	itt	mi
 8005ef6:	2320      	movmi	r3, #32
 8005ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005efc:	0711      	lsls	r1, r2, #28
 8005efe:	bf44      	itt	mi
 8005f00:	232b      	movmi	r3, #43	; 0x2b
 8005f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f06:	f89a 3000 	ldrb.w	r3, [sl]
 8005f0a:	2b2a      	cmp	r3, #42	; 0x2a
 8005f0c:	d015      	beq.n	8005f3a <_svfiprintf_r+0xf6>
 8005f0e:	9a07      	ldr	r2, [sp, #28]
 8005f10:	4654      	mov	r4, sl
 8005f12:	2000      	movs	r0, #0
 8005f14:	f04f 0c0a 	mov.w	ip, #10
 8005f18:	4621      	mov	r1, r4
 8005f1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f1e:	3b30      	subs	r3, #48	; 0x30
 8005f20:	2b09      	cmp	r3, #9
 8005f22:	d94d      	bls.n	8005fc0 <_svfiprintf_r+0x17c>
 8005f24:	b1b0      	cbz	r0, 8005f54 <_svfiprintf_r+0x110>
 8005f26:	9207      	str	r2, [sp, #28]
 8005f28:	e014      	b.n	8005f54 <_svfiprintf_r+0x110>
 8005f2a:	eba0 0308 	sub.w	r3, r0, r8
 8005f2e:	fa09 f303 	lsl.w	r3, r9, r3
 8005f32:	4313      	orrs	r3, r2
 8005f34:	9304      	str	r3, [sp, #16]
 8005f36:	46a2      	mov	sl, r4
 8005f38:	e7d2      	b.n	8005ee0 <_svfiprintf_r+0x9c>
 8005f3a:	9b03      	ldr	r3, [sp, #12]
 8005f3c:	1d19      	adds	r1, r3, #4
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	9103      	str	r1, [sp, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	bfbb      	ittet	lt
 8005f46:	425b      	neglt	r3, r3
 8005f48:	f042 0202 	orrlt.w	r2, r2, #2
 8005f4c:	9307      	strge	r3, [sp, #28]
 8005f4e:	9307      	strlt	r3, [sp, #28]
 8005f50:	bfb8      	it	lt
 8005f52:	9204      	strlt	r2, [sp, #16]
 8005f54:	7823      	ldrb	r3, [r4, #0]
 8005f56:	2b2e      	cmp	r3, #46	; 0x2e
 8005f58:	d10c      	bne.n	8005f74 <_svfiprintf_r+0x130>
 8005f5a:	7863      	ldrb	r3, [r4, #1]
 8005f5c:	2b2a      	cmp	r3, #42	; 0x2a
 8005f5e:	d134      	bne.n	8005fca <_svfiprintf_r+0x186>
 8005f60:	9b03      	ldr	r3, [sp, #12]
 8005f62:	1d1a      	adds	r2, r3, #4
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	9203      	str	r2, [sp, #12]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	bfb8      	it	lt
 8005f6c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005f70:	3402      	adds	r4, #2
 8005f72:	9305      	str	r3, [sp, #20]
 8005f74:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800603c <_svfiprintf_r+0x1f8>
 8005f78:	7821      	ldrb	r1, [r4, #0]
 8005f7a:	2203      	movs	r2, #3
 8005f7c:	4650      	mov	r0, sl
 8005f7e:	f7fa f93f 	bl	8000200 <memchr>
 8005f82:	b138      	cbz	r0, 8005f94 <_svfiprintf_r+0x150>
 8005f84:	9b04      	ldr	r3, [sp, #16]
 8005f86:	eba0 000a 	sub.w	r0, r0, sl
 8005f8a:	2240      	movs	r2, #64	; 0x40
 8005f8c:	4082      	lsls	r2, r0
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	3401      	adds	r4, #1
 8005f92:	9304      	str	r3, [sp, #16]
 8005f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f98:	4825      	ldr	r0, [pc, #148]	; (8006030 <_svfiprintf_r+0x1ec>)
 8005f9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f9e:	2206      	movs	r2, #6
 8005fa0:	f7fa f92e 	bl	8000200 <memchr>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d038      	beq.n	800601a <_svfiprintf_r+0x1d6>
 8005fa8:	4b22      	ldr	r3, [pc, #136]	; (8006034 <_svfiprintf_r+0x1f0>)
 8005faa:	bb1b      	cbnz	r3, 8005ff4 <_svfiprintf_r+0x1b0>
 8005fac:	9b03      	ldr	r3, [sp, #12]
 8005fae:	3307      	adds	r3, #7
 8005fb0:	f023 0307 	bic.w	r3, r3, #7
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	9303      	str	r3, [sp, #12]
 8005fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fba:	4433      	add	r3, r6
 8005fbc:	9309      	str	r3, [sp, #36]	; 0x24
 8005fbe:	e768      	b.n	8005e92 <_svfiprintf_r+0x4e>
 8005fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	2001      	movs	r0, #1
 8005fc8:	e7a6      	b.n	8005f18 <_svfiprintf_r+0xd4>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	3401      	adds	r4, #1
 8005fce:	9305      	str	r3, [sp, #20]
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	f04f 0c0a 	mov.w	ip, #10
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fdc:	3a30      	subs	r2, #48	; 0x30
 8005fde:	2a09      	cmp	r2, #9
 8005fe0:	d903      	bls.n	8005fea <_svfiprintf_r+0x1a6>
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0c6      	beq.n	8005f74 <_svfiprintf_r+0x130>
 8005fe6:	9105      	str	r1, [sp, #20]
 8005fe8:	e7c4      	b.n	8005f74 <_svfiprintf_r+0x130>
 8005fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fee:	4604      	mov	r4, r0
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e7f0      	b.n	8005fd6 <_svfiprintf_r+0x192>
 8005ff4:	ab03      	add	r3, sp, #12
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	462a      	mov	r2, r5
 8005ffa:	4b0f      	ldr	r3, [pc, #60]	; (8006038 <_svfiprintf_r+0x1f4>)
 8005ffc:	a904      	add	r1, sp, #16
 8005ffe:	4638      	mov	r0, r7
 8006000:	f3af 8000 	nop.w
 8006004:	1c42      	adds	r2, r0, #1
 8006006:	4606      	mov	r6, r0
 8006008:	d1d6      	bne.n	8005fb8 <_svfiprintf_r+0x174>
 800600a:	89ab      	ldrh	r3, [r5, #12]
 800600c:	065b      	lsls	r3, r3, #25
 800600e:	f53f af2d 	bmi.w	8005e6c <_svfiprintf_r+0x28>
 8006012:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006014:	b01d      	add	sp, #116	; 0x74
 8006016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800601a:	ab03      	add	r3, sp, #12
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	462a      	mov	r2, r5
 8006020:	4b05      	ldr	r3, [pc, #20]	; (8006038 <_svfiprintf_r+0x1f4>)
 8006022:	a904      	add	r1, sp, #16
 8006024:	4638      	mov	r0, r7
 8006026:	f000 f9bd 	bl	80063a4 <_printf_i>
 800602a:	e7eb      	b.n	8006004 <_svfiprintf_r+0x1c0>
 800602c:	08006af6 	.word	0x08006af6
 8006030:	08006b00 	.word	0x08006b00
 8006034:	00000000 	.word	0x00000000
 8006038:	08005d91 	.word	0x08005d91
 800603c:	08006afc 	.word	0x08006afc

08006040 <__sfputc_r>:
 8006040:	6893      	ldr	r3, [r2, #8]
 8006042:	3b01      	subs	r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	b410      	push	{r4}
 8006048:	6093      	str	r3, [r2, #8]
 800604a:	da08      	bge.n	800605e <__sfputc_r+0x1e>
 800604c:	6994      	ldr	r4, [r2, #24]
 800604e:	42a3      	cmp	r3, r4
 8006050:	db01      	blt.n	8006056 <__sfputc_r+0x16>
 8006052:	290a      	cmp	r1, #10
 8006054:	d103      	bne.n	800605e <__sfputc_r+0x1e>
 8006056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800605a:	f000 bac5 	b.w	80065e8 <__swbuf_r>
 800605e:	6813      	ldr	r3, [r2, #0]
 8006060:	1c58      	adds	r0, r3, #1
 8006062:	6010      	str	r0, [r2, #0]
 8006064:	7019      	strb	r1, [r3, #0]
 8006066:	4608      	mov	r0, r1
 8006068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800606c:	4770      	bx	lr

0800606e <__sfputs_r>:
 800606e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006070:	4606      	mov	r6, r0
 8006072:	460f      	mov	r7, r1
 8006074:	4614      	mov	r4, r2
 8006076:	18d5      	adds	r5, r2, r3
 8006078:	42ac      	cmp	r4, r5
 800607a:	d101      	bne.n	8006080 <__sfputs_r+0x12>
 800607c:	2000      	movs	r0, #0
 800607e:	e007      	b.n	8006090 <__sfputs_r+0x22>
 8006080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006084:	463a      	mov	r2, r7
 8006086:	4630      	mov	r0, r6
 8006088:	f7ff ffda 	bl	8006040 <__sfputc_r>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	d1f3      	bne.n	8006078 <__sfputs_r+0xa>
 8006090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006094 <_vfiprintf_r>:
 8006094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006098:	460d      	mov	r5, r1
 800609a:	b09d      	sub	sp, #116	; 0x74
 800609c:	4614      	mov	r4, r2
 800609e:	4698      	mov	r8, r3
 80060a0:	4606      	mov	r6, r0
 80060a2:	b118      	cbz	r0, 80060ac <_vfiprintf_r+0x18>
 80060a4:	6a03      	ldr	r3, [r0, #32]
 80060a6:	b90b      	cbnz	r3, 80060ac <_vfiprintf_r+0x18>
 80060a8:	f7ff fc30 	bl	800590c <__sinit>
 80060ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060ae:	07d9      	lsls	r1, r3, #31
 80060b0:	d405      	bmi.n	80060be <_vfiprintf_r+0x2a>
 80060b2:	89ab      	ldrh	r3, [r5, #12]
 80060b4:	059a      	lsls	r2, r3, #22
 80060b6:	d402      	bmi.n	80060be <_vfiprintf_r+0x2a>
 80060b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060ba:	f7ff fd60 	bl	8005b7e <__retarget_lock_acquire_recursive>
 80060be:	89ab      	ldrh	r3, [r5, #12]
 80060c0:	071b      	lsls	r3, r3, #28
 80060c2:	d501      	bpl.n	80060c8 <_vfiprintf_r+0x34>
 80060c4:	692b      	ldr	r3, [r5, #16]
 80060c6:	b99b      	cbnz	r3, 80060f0 <_vfiprintf_r+0x5c>
 80060c8:	4629      	mov	r1, r5
 80060ca:	4630      	mov	r0, r6
 80060cc:	f000 faca 	bl	8006664 <__swsetup_r>
 80060d0:	b170      	cbz	r0, 80060f0 <_vfiprintf_r+0x5c>
 80060d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060d4:	07dc      	lsls	r4, r3, #31
 80060d6:	d504      	bpl.n	80060e2 <_vfiprintf_r+0x4e>
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060dc:	b01d      	add	sp, #116	; 0x74
 80060de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e2:	89ab      	ldrh	r3, [r5, #12]
 80060e4:	0598      	lsls	r0, r3, #22
 80060e6:	d4f7      	bmi.n	80060d8 <_vfiprintf_r+0x44>
 80060e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060ea:	f7ff fd49 	bl	8005b80 <__retarget_lock_release_recursive>
 80060ee:	e7f3      	b.n	80060d8 <_vfiprintf_r+0x44>
 80060f0:	2300      	movs	r3, #0
 80060f2:	9309      	str	r3, [sp, #36]	; 0x24
 80060f4:	2320      	movs	r3, #32
 80060f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80060fe:	2330      	movs	r3, #48	; 0x30
 8006100:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80062b4 <_vfiprintf_r+0x220>
 8006104:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006108:	f04f 0901 	mov.w	r9, #1
 800610c:	4623      	mov	r3, r4
 800610e:	469a      	mov	sl, r3
 8006110:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006114:	b10a      	cbz	r2, 800611a <_vfiprintf_r+0x86>
 8006116:	2a25      	cmp	r2, #37	; 0x25
 8006118:	d1f9      	bne.n	800610e <_vfiprintf_r+0x7a>
 800611a:	ebba 0b04 	subs.w	fp, sl, r4
 800611e:	d00b      	beq.n	8006138 <_vfiprintf_r+0xa4>
 8006120:	465b      	mov	r3, fp
 8006122:	4622      	mov	r2, r4
 8006124:	4629      	mov	r1, r5
 8006126:	4630      	mov	r0, r6
 8006128:	f7ff ffa1 	bl	800606e <__sfputs_r>
 800612c:	3001      	adds	r0, #1
 800612e:	f000 80a9 	beq.w	8006284 <_vfiprintf_r+0x1f0>
 8006132:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006134:	445a      	add	r2, fp
 8006136:	9209      	str	r2, [sp, #36]	; 0x24
 8006138:	f89a 3000 	ldrb.w	r3, [sl]
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 80a1 	beq.w	8006284 <_vfiprintf_r+0x1f0>
 8006142:	2300      	movs	r3, #0
 8006144:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006148:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800614c:	f10a 0a01 	add.w	sl, sl, #1
 8006150:	9304      	str	r3, [sp, #16]
 8006152:	9307      	str	r3, [sp, #28]
 8006154:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006158:	931a      	str	r3, [sp, #104]	; 0x68
 800615a:	4654      	mov	r4, sl
 800615c:	2205      	movs	r2, #5
 800615e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006162:	4854      	ldr	r0, [pc, #336]	; (80062b4 <_vfiprintf_r+0x220>)
 8006164:	f7fa f84c 	bl	8000200 <memchr>
 8006168:	9a04      	ldr	r2, [sp, #16]
 800616a:	b9d8      	cbnz	r0, 80061a4 <_vfiprintf_r+0x110>
 800616c:	06d1      	lsls	r1, r2, #27
 800616e:	bf44      	itt	mi
 8006170:	2320      	movmi	r3, #32
 8006172:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006176:	0713      	lsls	r3, r2, #28
 8006178:	bf44      	itt	mi
 800617a:	232b      	movmi	r3, #43	; 0x2b
 800617c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006180:	f89a 3000 	ldrb.w	r3, [sl]
 8006184:	2b2a      	cmp	r3, #42	; 0x2a
 8006186:	d015      	beq.n	80061b4 <_vfiprintf_r+0x120>
 8006188:	9a07      	ldr	r2, [sp, #28]
 800618a:	4654      	mov	r4, sl
 800618c:	2000      	movs	r0, #0
 800618e:	f04f 0c0a 	mov.w	ip, #10
 8006192:	4621      	mov	r1, r4
 8006194:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006198:	3b30      	subs	r3, #48	; 0x30
 800619a:	2b09      	cmp	r3, #9
 800619c:	d94d      	bls.n	800623a <_vfiprintf_r+0x1a6>
 800619e:	b1b0      	cbz	r0, 80061ce <_vfiprintf_r+0x13a>
 80061a0:	9207      	str	r2, [sp, #28]
 80061a2:	e014      	b.n	80061ce <_vfiprintf_r+0x13a>
 80061a4:	eba0 0308 	sub.w	r3, r0, r8
 80061a8:	fa09 f303 	lsl.w	r3, r9, r3
 80061ac:	4313      	orrs	r3, r2
 80061ae:	9304      	str	r3, [sp, #16]
 80061b0:	46a2      	mov	sl, r4
 80061b2:	e7d2      	b.n	800615a <_vfiprintf_r+0xc6>
 80061b4:	9b03      	ldr	r3, [sp, #12]
 80061b6:	1d19      	adds	r1, r3, #4
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	9103      	str	r1, [sp, #12]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bfbb      	ittet	lt
 80061c0:	425b      	neglt	r3, r3
 80061c2:	f042 0202 	orrlt.w	r2, r2, #2
 80061c6:	9307      	strge	r3, [sp, #28]
 80061c8:	9307      	strlt	r3, [sp, #28]
 80061ca:	bfb8      	it	lt
 80061cc:	9204      	strlt	r2, [sp, #16]
 80061ce:	7823      	ldrb	r3, [r4, #0]
 80061d0:	2b2e      	cmp	r3, #46	; 0x2e
 80061d2:	d10c      	bne.n	80061ee <_vfiprintf_r+0x15a>
 80061d4:	7863      	ldrb	r3, [r4, #1]
 80061d6:	2b2a      	cmp	r3, #42	; 0x2a
 80061d8:	d134      	bne.n	8006244 <_vfiprintf_r+0x1b0>
 80061da:	9b03      	ldr	r3, [sp, #12]
 80061dc:	1d1a      	adds	r2, r3, #4
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	9203      	str	r2, [sp, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	bfb8      	it	lt
 80061e6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80061ea:	3402      	adds	r4, #2
 80061ec:	9305      	str	r3, [sp, #20]
 80061ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80062c4 <_vfiprintf_r+0x230>
 80061f2:	7821      	ldrb	r1, [r4, #0]
 80061f4:	2203      	movs	r2, #3
 80061f6:	4650      	mov	r0, sl
 80061f8:	f7fa f802 	bl	8000200 <memchr>
 80061fc:	b138      	cbz	r0, 800620e <_vfiprintf_r+0x17a>
 80061fe:	9b04      	ldr	r3, [sp, #16]
 8006200:	eba0 000a 	sub.w	r0, r0, sl
 8006204:	2240      	movs	r2, #64	; 0x40
 8006206:	4082      	lsls	r2, r0
 8006208:	4313      	orrs	r3, r2
 800620a:	3401      	adds	r4, #1
 800620c:	9304      	str	r3, [sp, #16]
 800620e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006212:	4829      	ldr	r0, [pc, #164]	; (80062b8 <_vfiprintf_r+0x224>)
 8006214:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006218:	2206      	movs	r2, #6
 800621a:	f7f9 fff1 	bl	8000200 <memchr>
 800621e:	2800      	cmp	r0, #0
 8006220:	d03f      	beq.n	80062a2 <_vfiprintf_r+0x20e>
 8006222:	4b26      	ldr	r3, [pc, #152]	; (80062bc <_vfiprintf_r+0x228>)
 8006224:	bb1b      	cbnz	r3, 800626e <_vfiprintf_r+0x1da>
 8006226:	9b03      	ldr	r3, [sp, #12]
 8006228:	3307      	adds	r3, #7
 800622a:	f023 0307 	bic.w	r3, r3, #7
 800622e:	3308      	adds	r3, #8
 8006230:	9303      	str	r3, [sp, #12]
 8006232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006234:	443b      	add	r3, r7
 8006236:	9309      	str	r3, [sp, #36]	; 0x24
 8006238:	e768      	b.n	800610c <_vfiprintf_r+0x78>
 800623a:	fb0c 3202 	mla	r2, ip, r2, r3
 800623e:	460c      	mov	r4, r1
 8006240:	2001      	movs	r0, #1
 8006242:	e7a6      	b.n	8006192 <_vfiprintf_r+0xfe>
 8006244:	2300      	movs	r3, #0
 8006246:	3401      	adds	r4, #1
 8006248:	9305      	str	r3, [sp, #20]
 800624a:	4619      	mov	r1, r3
 800624c:	f04f 0c0a 	mov.w	ip, #10
 8006250:	4620      	mov	r0, r4
 8006252:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006256:	3a30      	subs	r2, #48	; 0x30
 8006258:	2a09      	cmp	r2, #9
 800625a:	d903      	bls.n	8006264 <_vfiprintf_r+0x1d0>
 800625c:	2b00      	cmp	r3, #0
 800625e:	d0c6      	beq.n	80061ee <_vfiprintf_r+0x15a>
 8006260:	9105      	str	r1, [sp, #20]
 8006262:	e7c4      	b.n	80061ee <_vfiprintf_r+0x15a>
 8006264:	fb0c 2101 	mla	r1, ip, r1, r2
 8006268:	4604      	mov	r4, r0
 800626a:	2301      	movs	r3, #1
 800626c:	e7f0      	b.n	8006250 <_vfiprintf_r+0x1bc>
 800626e:	ab03      	add	r3, sp, #12
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	462a      	mov	r2, r5
 8006274:	4b12      	ldr	r3, [pc, #72]	; (80062c0 <_vfiprintf_r+0x22c>)
 8006276:	a904      	add	r1, sp, #16
 8006278:	4630      	mov	r0, r6
 800627a:	f3af 8000 	nop.w
 800627e:	4607      	mov	r7, r0
 8006280:	1c78      	adds	r0, r7, #1
 8006282:	d1d6      	bne.n	8006232 <_vfiprintf_r+0x19e>
 8006284:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006286:	07d9      	lsls	r1, r3, #31
 8006288:	d405      	bmi.n	8006296 <_vfiprintf_r+0x202>
 800628a:	89ab      	ldrh	r3, [r5, #12]
 800628c:	059a      	lsls	r2, r3, #22
 800628e:	d402      	bmi.n	8006296 <_vfiprintf_r+0x202>
 8006290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006292:	f7ff fc75 	bl	8005b80 <__retarget_lock_release_recursive>
 8006296:	89ab      	ldrh	r3, [r5, #12]
 8006298:	065b      	lsls	r3, r3, #25
 800629a:	f53f af1d 	bmi.w	80060d8 <_vfiprintf_r+0x44>
 800629e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062a0:	e71c      	b.n	80060dc <_vfiprintf_r+0x48>
 80062a2:	ab03      	add	r3, sp, #12
 80062a4:	9300      	str	r3, [sp, #0]
 80062a6:	462a      	mov	r2, r5
 80062a8:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <_vfiprintf_r+0x22c>)
 80062aa:	a904      	add	r1, sp, #16
 80062ac:	4630      	mov	r0, r6
 80062ae:	f000 f879 	bl	80063a4 <_printf_i>
 80062b2:	e7e4      	b.n	800627e <_vfiprintf_r+0x1ea>
 80062b4:	08006af6 	.word	0x08006af6
 80062b8:	08006b00 	.word	0x08006b00
 80062bc:	00000000 	.word	0x00000000
 80062c0:	0800606f 	.word	0x0800606f
 80062c4:	08006afc 	.word	0x08006afc

080062c8 <_printf_common>:
 80062c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062cc:	4616      	mov	r6, r2
 80062ce:	4699      	mov	r9, r3
 80062d0:	688a      	ldr	r2, [r1, #8]
 80062d2:	690b      	ldr	r3, [r1, #16]
 80062d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062d8:	4293      	cmp	r3, r2
 80062da:	bfb8      	it	lt
 80062dc:	4613      	movlt	r3, r2
 80062de:	6033      	str	r3, [r6, #0]
 80062e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062e4:	4607      	mov	r7, r0
 80062e6:	460c      	mov	r4, r1
 80062e8:	b10a      	cbz	r2, 80062ee <_printf_common+0x26>
 80062ea:	3301      	adds	r3, #1
 80062ec:	6033      	str	r3, [r6, #0]
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	0699      	lsls	r1, r3, #26
 80062f2:	bf42      	ittt	mi
 80062f4:	6833      	ldrmi	r3, [r6, #0]
 80062f6:	3302      	addmi	r3, #2
 80062f8:	6033      	strmi	r3, [r6, #0]
 80062fa:	6825      	ldr	r5, [r4, #0]
 80062fc:	f015 0506 	ands.w	r5, r5, #6
 8006300:	d106      	bne.n	8006310 <_printf_common+0x48>
 8006302:	f104 0a19 	add.w	sl, r4, #25
 8006306:	68e3      	ldr	r3, [r4, #12]
 8006308:	6832      	ldr	r2, [r6, #0]
 800630a:	1a9b      	subs	r3, r3, r2
 800630c:	42ab      	cmp	r3, r5
 800630e:	dc26      	bgt.n	800635e <_printf_common+0x96>
 8006310:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006314:	1e13      	subs	r3, r2, #0
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	bf18      	it	ne
 800631a:	2301      	movne	r3, #1
 800631c:	0692      	lsls	r2, r2, #26
 800631e:	d42b      	bmi.n	8006378 <_printf_common+0xb0>
 8006320:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006324:	4649      	mov	r1, r9
 8006326:	4638      	mov	r0, r7
 8006328:	47c0      	blx	r8
 800632a:	3001      	adds	r0, #1
 800632c:	d01e      	beq.n	800636c <_printf_common+0xa4>
 800632e:	6823      	ldr	r3, [r4, #0]
 8006330:	6922      	ldr	r2, [r4, #16]
 8006332:	f003 0306 	and.w	r3, r3, #6
 8006336:	2b04      	cmp	r3, #4
 8006338:	bf02      	ittt	eq
 800633a:	68e5      	ldreq	r5, [r4, #12]
 800633c:	6833      	ldreq	r3, [r6, #0]
 800633e:	1aed      	subeq	r5, r5, r3
 8006340:	68a3      	ldr	r3, [r4, #8]
 8006342:	bf0c      	ite	eq
 8006344:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006348:	2500      	movne	r5, #0
 800634a:	4293      	cmp	r3, r2
 800634c:	bfc4      	itt	gt
 800634e:	1a9b      	subgt	r3, r3, r2
 8006350:	18ed      	addgt	r5, r5, r3
 8006352:	2600      	movs	r6, #0
 8006354:	341a      	adds	r4, #26
 8006356:	42b5      	cmp	r5, r6
 8006358:	d11a      	bne.n	8006390 <_printf_common+0xc8>
 800635a:	2000      	movs	r0, #0
 800635c:	e008      	b.n	8006370 <_printf_common+0xa8>
 800635e:	2301      	movs	r3, #1
 8006360:	4652      	mov	r2, sl
 8006362:	4649      	mov	r1, r9
 8006364:	4638      	mov	r0, r7
 8006366:	47c0      	blx	r8
 8006368:	3001      	adds	r0, #1
 800636a:	d103      	bne.n	8006374 <_printf_common+0xac>
 800636c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006374:	3501      	adds	r5, #1
 8006376:	e7c6      	b.n	8006306 <_printf_common+0x3e>
 8006378:	18e1      	adds	r1, r4, r3
 800637a:	1c5a      	adds	r2, r3, #1
 800637c:	2030      	movs	r0, #48	; 0x30
 800637e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006382:	4422      	add	r2, r4
 8006384:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006388:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800638c:	3302      	adds	r3, #2
 800638e:	e7c7      	b.n	8006320 <_printf_common+0x58>
 8006390:	2301      	movs	r3, #1
 8006392:	4622      	mov	r2, r4
 8006394:	4649      	mov	r1, r9
 8006396:	4638      	mov	r0, r7
 8006398:	47c0      	blx	r8
 800639a:	3001      	adds	r0, #1
 800639c:	d0e6      	beq.n	800636c <_printf_common+0xa4>
 800639e:	3601      	adds	r6, #1
 80063a0:	e7d9      	b.n	8006356 <_printf_common+0x8e>
	...

080063a4 <_printf_i>:
 80063a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063a8:	7e0f      	ldrb	r7, [r1, #24]
 80063aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063ac:	2f78      	cmp	r7, #120	; 0x78
 80063ae:	4691      	mov	r9, r2
 80063b0:	4680      	mov	r8, r0
 80063b2:	460c      	mov	r4, r1
 80063b4:	469a      	mov	sl, r3
 80063b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063ba:	d807      	bhi.n	80063cc <_printf_i+0x28>
 80063bc:	2f62      	cmp	r7, #98	; 0x62
 80063be:	d80a      	bhi.n	80063d6 <_printf_i+0x32>
 80063c0:	2f00      	cmp	r7, #0
 80063c2:	f000 80d4 	beq.w	800656e <_printf_i+0x1ca>
 80063c6:	2f58      	cmp	r7, #88	; 0x58
 80063c8:	f000 80c0 	beq.w	800654c <_printf_i+0x1a8>
 80063cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063d4:	e03a      	b.n	800644c <_printf_i+0xa8>
 80063d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063da:	2b15      	cmp	r3, #21
 80063dc:	d8f6      	bhi.n	80063cc <_printf_i+0x28>
 80063de:	a101      	add	r1, pc, #4	; (adr r1, 80063e4 <_printf_i+0x40>)
 80063e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063e4:	0800643d 	.word	0x0800643d
 80063e8:	08006451 	.word	0x08006451
 80063ec:	080063cd 	.word	0x080063cd
 80063f0:	080063cd 	.word	0x080063cd
 80063f4:	080063cd 	.word	0x080063cd
 80063f8:	080063cd 	.word	0x080063cd
 80063fc:	08006451 	.word	0x08006451
 8006400:	080063cd 	.word	0x080063cd
 8006404:	080063cd 	.word	0x080063cd
 8006408:	080063cd 	.word	0x080063cd
 800640c:	080063cd 	.word	0x080063cd
 8006410:	08006555 	.word	0x08006555
 8006414:	0800647d 	.word	0x0800647d
 8006418:	0800650f 	.word	0x0800650f
 800641c:	080063cd 	.word	0x080063cd
 8006420:	080063cd 	.word	0x080063cd
 8006424:	08006577 	.word	0x08006577
 8006428:	080063cd 	.word	0x080063cd
 800642c:	0800647d 	.word	0x0800647d
 8006430:	080063cd 	.word	0x080063cd
 8006434:	080063cd 	.word	0x080063cd
 8006438:	08006517 	.word	0x08006517
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	1d1a      	adds	r2, r3, #4
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	602a      	str	r2, [r5, #0]
 8006444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006448:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800644c:	2301      	movs	r3, #1
 800644e:	e09f      	b.n	8006590 <_printf_i+0x1ec>
 8006450:	6820      	ldr	r0, [r4, #0]
 8006452:	682b      	ldr	r3, [r5, #0]
 8006454:	0607      	lsls	r7, r0, #24
 8006456:	f103 0104 	add.w	r1, r3, #4
 800645a:	6029      	str	r1, [r5, #0]
 800645c:	d501      	bpl.n	8006462 <_printf_i+0xbe>
 800645e:	681e      	ldr	r6, [r3, #0]
 8006460:	e003      	b.n	800646a <_printf_i+0xc6>
 8006462:	0646      	lsls	r6, r0, #25
 8006464:	d5fb      	bpl.n	800645e <_printf_i+0xba>
 8006466:	f9b3 6000 	ldrsh.w	r6, [r3]
 800646a:	2e00      	cmp	r6, #0
 800646c:	da03      	bge.n	8006476 <_printf_i+0xd2>
 800646e:	232d      	movs	r3, #45	; 0x2d
 8006470:	4276      	negs	r6, r6
 8006472:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006476:	485a      	ldr	r0, [pc, #360]	; (80065e0 <_printf_i+0x23c>)
 8006478:	230a      	movs	r3, #10
 800647a:	e012      	b.n	80064a2 <_printf_i+0xfe>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	6820      	ldr	r0, [r4, #0]
 8006480:	1d19      	adds	r1, r3, #4
 8006482:	6029      	str	r1, [r5, #0]
 8006484:	0605      	lsls	r5, r0, #24
 8006486:	d501      	bpl.n	800648c <_printf_i+0xe8>
 8006488:	681e      	ldr	r6, [r3, #0]
 800648a:	e002      	b.n	8006492 <_printf_i+0xee>
 800648c:	0641      	lsls	r1, r0, #25
 800648e:	d5fb      	bpl.n	8006488 <_printf_i+0xe4>
 8006490:	881e      	ldrh	r6, [r3, #0]
 8006492:	4853      	ldr	r0, [pc, #332]	; (80065e0 <_printf_i+0x23c>)
 8006494:	2f6f      	cmp	r7, #111	; 0x6f
 8006496:	bf0c      	ite	eq
 8006498:	2308      	moveq	r3, #8
 800649a:	230a      	movne	r3, #10
 800649c:	2100      	movs	r1, #0
 800649e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064a2:	6865      	ldr	r5, [r4, #4]
 80064a4:	60a5      	str	r5, [r4, #8]
 80064a6:	2d00      	cmp	r5, #0
 80064a8:	bfa2      	ittt	ge
 80064aa:	6821      	ldrge	r1, [r4, #0]
 80064ac:	f021 0104 	bicge.w	r1, r1, #4
 80064b0:	6021      	strge	r1, [r4, #0]
 80064b2:	b90e      	cbnz	r6, 80064b8 <_printf_i+0x114>
 80064b4:	2d00      	cmp	r5, #0
 80064b6:	d04b      	beq.n	8006550 <_printf_i+0x1ac>
 80064b8:	4615      	mov	r5, r2
 80064ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80064be:	fb03 6711 	mls	r7, r3, r1, r6
 80064c2:	5dc7      	ldrb	r7, [r0, r7]
 80064c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064c8:	4637      	mov	r7, r6
 80064ca:	42bb      	cmp	r3, r7
 80064cc:	460e      	mov	r6, r1
 80064ce:	d9f4      	bls.n	80064ba <_printf_i+0x116>
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	d10b      	bne.n	80064ec <_printf_i+0x148>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	07de      	lsls	r6, r3, #31
 80064d8:	d508      	bpl.n	80064ec <_printf_i+0x148>
 80064da:	6923      	ldr	r3, [r4, #16]
 80064dc:	6861      	ldr	r1, [r4, #4]
 80064de:	4299      	cmp	r1, r3
 80064e0:	bfde      	ittt	le
 80064e2:	2330      	movle	r3, #48	; 0x30
 80064e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064e8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80064ec:	1b52      	subs	r2, r2, r5
 80064ee:	6122      	str	r2, [r4, #16]
 80064f0:	f8cd a000 	str.w	sl, [sp]
 80064f4:	464b      	mov	r3, r9
 80064f6:	aa03      	add	r2, sp, #12
 80064f8:	4621      	mov	r1, r4
 80064fa:	4640      	mov	r0, r8
 80064fc:	f7ff fee4 	bl	80062c8 <_printf_common>
 8006500:	3001      	adds	r0, #1
 8006502:	d14a      	bne.n	800659a <_printf_i+0x1f6>
 8006504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006508:	b004      	add	sp, #16
 800650a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	f043 0320 	orr.w	r3, r3, #32
 8006514:	6023      	str	r3, [r4, #0]
 8006516:	4833      	ldr	r0, [pc, #204]	; (80065e4 <_printf_i+0x240>)
 8006518:	2778      	movs	r7, #120	; 0x78
 800651a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	6829      	ldr	r1, [r5, #0]
 8006522:	061f      	lsls	r7, r3, #24
 8006524:	f851 6b04 	ldr.w	r6, [r1], #4
 8006528:	d402      	bmi.n	8006530 <_printf_i+0x18c>
 800652a:	065f      	lsls	r7, r3, #25
 800652c:	bf48      	it	mi
 800652e:	b2b6      	uxthmi	r6, r6
 8006530:	07df      	lsls	r7, r3, #31
 8006532:	bf48      	it	mi
 8006534:	f043 0320 	orrmi.w	r3, r3, #32
 8006538:	6029      	str	r1, [r5, #0]
 800653a:	bf48      	it	mi
 800653c:	6023      	strmi	r3, [r4, #0]
 800653e:	b91e      	cbnz	r6, 8006548 <_printf_i+0x1a4>
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	f023 0320 	bic.w	r3, r3, #32
 8006546:	6023      	str	r3, [r4, #0]
 8006548:	2310      	movs	r3, #16
 800654a:	e7a7      	b.n	800649c <_printf_i+0xf8>
 800654c:	4824      	ldr	r0, [pc, #144]	; (80065e0 <_printf_i+0x23c>)
 800654e:	e7e4      	b.n	800651a <_printf_i+0x176>
 8006550:	4615      	mov	r5, r2
 8006552:	e7bd      	b.n	80064d0 <_printf_i+0x12c>
 8006554:	682b      	ldr	r3, [r5, #0]
 8006556:	6826      	ldr	r6, [r4, #0]
 8006558:	6961      	ldr	r1, [r4, #20]
 800655a:	1d18      	adds	r0, r3, #4
 800655c:	6028      	str	r0, [r5, #0]
 800655e:	0635      	lsls	r5, r6, #24
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	d501      	bpl.n	8006568 <_printf_i+0x1c4>
 8006564:	6019      	str	r1, [r3, #0]
 8006566:	e002      	b.n	800656e <_printf_i+0x1ca>
 8006568:	0670      	lsls	r0, r6, #25
 800656a:	d5fb      	bpl.n	8006564 <_printf_i+0x1c0>
 800656c:	8019      	strh	r1, [r3, #0]
 800656e:	2300      	movs	r3, #0
 8006570:	6123      	str	r3, [r4, #16]
 8006572:	4615      	mov	r5, r2
 8006574:	e7bc      	b.n	80064f0 <_printf_i+0x14c>
 8006576:	682b      	ldr	r3, [r5, #0]
 8006578:	1d1a      	adds	r2, r3, #4
 800657a:	602a      	str	r2, [r5, #0]
 800657c:	681d      	ldr	r5, [r3, #0]
 800657e:	6862      	ldr	r2, [r4, #4]
 8006580:	2100      	movs	r1, #0
 8006582:	4628      	mov	r0, r5
 8006584:	f7f9 fe3c 	bl	8000200 <memchr>
 8006588:	b108      	cbz	r0, 800658e <_printf_i+0x1ea>
 800658a:	1b40      	subs	r0, r0, r5
 800658c:	6060      	str	r0, [r4, #4]
 800658e:	6863      	ldr	r3, [r4, #4]
 8006590:	6123      	str	r3, [r4, #16]
 8006592:	2300      	movs	r3, #0
 8006594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006598:	e7aa      	b.n	80064f0 <_printf_i+0x14c>
 800659a:	6923      	ldr	r3, [r4, #16]
 800659c:	462a      	mov	r2, r5
 800659e:	4649      	mov	r1, r9
 80065a0:	4640      	mov	r0, r8
 80065a2:	47d0      	blx	sl
 80065a4:	3001      	adds	r0, #1
 80065a6:	d0ad      	beq.n	8006504 <_printf_i+0x160>
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	079b      	lsls	r3, r3, #30
 80065ac:	d413      	bmi.n	80065d6 <_printf_i+0x232>
 80065ae:	68e0      	ldr	r0, [r4, #12]
 80065b0:	9b03      	ldr	r3, [sp, #12]
 80065b2:	4298      	cmp	r0, r3
 80065b4:	bfb8      	it	lt
 80065b6:	4618      	movlt	r0, r3
 80065b8:	e7a6      	b.n	8006508 <_printf_i+0x164>
 80065ba:	2301      	movs	r3, #1
 80065bc:	4632      	mov	r2, r6
 80065be:	4649      	mov	r1, r9
 80065c0:	4640      	mov	r0, r8
 80065c2:	47d0      	blx	sl
 80065c4:	3001      	adds	r0, #1
 80065c6:	d09d      	beq.n	8006504 <_printf_i+0x160>
 80065c8:	3501      	adds	r5, #1
 80065ca:	68e3      	ldr	r3, [r4, #12]
 80065cc:	9903      	ldr	r1, [sp, #12]
 80065ce:	1a5b      	subs	r3, r3, r1
 80065d0:	42ab      	cmp	r3, r5
 80065d2:	dcf2      	bgt.n	80065ba <_printf_i+0x216>
 80065d4:	e7eb      	b.n	80065ae <_printf_i+0x20a>
 80065d6:	2500      	movs	r5, #0
 80065d8:	f104 0619 	add.w	r6, r4, #25
 80065dc:	e7f5      	b.n	80065ca <_printf_i+0x226>
 80065de:	bf00      	nop
 80065e0:	08006b07 	.word	0x08006b07
 80065e4:	08006b18 	.word	0x08006b18

080065e8 <__swbuf_r>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	460e      	mov	r6, r1
 80065ec:	4614      	mov	r4, r2
 80065ee:	4605      	mov	r5, r0
 80065f0:	b118      	cbz	r0, 80065fa <__swbuf_r+0x12>
 80065f2:	6a03      	ldr	r3, [r0, #32]
 80065f4:	b90b      	cbnz	r3, 80065fa <__swbuf_r+0x12>
 80065f6:	f7ff f989 	bl	800590c <__sinit>
 80065fa:	69a3      	ldr	r3, [r4, #24]
 80065fc:	60a3      	str	r3, [r4, #8]
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	071a      	lsls	r2, r3, #28
 8006602:	d525      	bpl.n	8006650 <__swbuf_r+0x68>
 8006604:	6923      	ldr	r3, [r4, #16]
 8006606:	b31b      	cbz	r3, 8006650 <__swbuf_r+0x68>
 8006608:	6823      	ldr	r3, [r4, #0]
 800660a:	6922      	ldr	r2, [r4, #16]
 800660c:	1a98      	subs	r0, r3, r2
 800660e:	6963      	ldr	r3, [r4, #20]
 8006610:	b2f6      	uxtb	r6, r6
 8006612:	4283      	cmp	r3, r0
 8006614:	4637      	mov	r7, r6
 8006616:	dc04      	bgt.n	8006622 <__swbuf_r+0x3a>
 8006618:	4621      	mov	r1, r4
 800661a:	4628      	mov	r0, r5
 800661c:	f7ff f8ae 	bl	800577c <_fflush_r>
 8006620:	b9e0      	cbnz	r0, 800665c <__swbuf_r+0x74>
 8006622:	68a3      	ldr	r3, [r4, #8]
 8006624:	3b01      	subs	r3, #1
 8006626:	60a3      	str	r3, [r4, #8]
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	6022      	str	r2, [r4, #0]
 800662e:	701e      	strb	r6, [r3, #0]
 8006630:	6962      	ldr	r2, [r4, #20]
 8006632:	1c43      	adds	r3, r0, #1
 8006634:	429a      	cmp	r2, r3
 8006636:	d004      	beq.n	8006642 <__swbuf_r+0x5a>
 8006638:	89a3      	ldrh	r3, [r4, #12]
 800663a:	07db      	lsls	r3, r3, #31
 800663c:	d506      	bpl.n	800664c <__swbuf_r+0x64>
 800663e:	2e0a      	cmp	r6, #10
 8006640:	d104      	bne.n	800664c <__swbuf_r+0x64>
 8006642:	4621      	mov	r1, r4
 8006644:	4628      	mov	r0, r5
 8006646:	f7ff f899 	bl	800577c <_fflush_r>
 800664a:	b938      	cbnz	r0, 800665c <__swbuf_r+0x74>
 800664c:	4638      	mov	r0, r7
 800664e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006650:	4621      	mov	r1, r4
 8006652:	4628      	mov	r0, r5
 8006654:	f000 f806 	bl	8006664 <__swsetup_r>
 8006658:	2800      	cmp	r0, #0
 800665a:	d0d5      	beq.n	8006608 <__swbuf_r+0x20>
 800665c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006660:	e7f4      	b.n	800664c <__swbuf_r+0x64>
	...

08006664 <__swsetup_r>:
 8006664:	b538      	push	{r3, r4, r5, lr}
 8006666:	4b2a      	ldr	r3, [pc, #168]	; (8006710 <__swsetup_r+0xac>)
 8006668:	4605      	mov	r5, r0
 800666a:	6818      	ldr	r0, [r3, #0]
 800666c:	460c      	mov	r4, r1
 800666e:	b118      	cbz	r0, 8006678 <__swsetup_r+0x14>
 8006670:	6a03      	ldr	r3, [r0, #32]
 8006672:	b90b      	cbnz	r3, 8006678 <__swsetup_r+0x14>
 8006674:	f7ff f94a 	bl	800590c <__sinit>
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800667e:	0718      	lsls	r0, r3, #28
 8006680:	d422      	bmi.n	80066c8 <__swsetup_r+0x64>
 8006682:	06d9      	lsls	r1, r3, #27
 8006684:	d407      	bmi.n	8006696 <__swsetup_r+0x32>
 8006686:	2309      	movs	r3, #9
 8006688:	602b      	str	r3, [r5, #0]
 800668a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800668e:	81a3      	strh	r3, [r4, #12]
 8006690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006694:	e034      	b.n	8006700 <__swsetup_r+0x9c>
 8006696:	0758      	lsls	r0, r3, #29
 8006698:	d512      	bpl.n	80066c0 <__swsetup_r+0x5c>
 800669a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800669c:	b141      	cbz	r1, 80066b0 <__swsetup_r+0x4c>
 800669e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066a2:	4299      	cmp	r1, r3
 80066a4:	d002      	beq.n	80066ac <__swsetup_r+0x48>
 80066a6:	4628      	mov	r0, r5
 80066a8:	f7ff fa7a 	bl	8005ba0 <_free_r>
 80066ac:	2300      	movs	r3, #0
 80066ae:	6363      	str	r3, [r4, #52]	; 0x34
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066b6:	81a3      	strh	r3, [r4, #12]
 80066b8:	2300      	movs	r3, #0
 80066ba:	6063      	str	r3, [r4, #4]
 80066bc:	6923      	ldr	r3, [r4, #16]
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	89a3      	ldrh	r3, [r4, #12]
 80066c2:	f043 0308 	orr.w	r3, r3, #8
 80066c6:	81a3      	strh	r3, [r4, #12]
 80066c8:	6923      	ldr	r3, [r4, #16]
 80066ca:	b94b      	cbnz	r3, 80066e0 <__swsetup_r+0x7c>
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80066d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066d6:	d003      	beq.n	80066e0 <__swsetup_r+0x7c>
 80066d8:	4621      	mov	r1, r4
 80066da:	4628      	mov	r0, r5
 80066dc:	f000 f899 	bl	8006812 <__smakebuf_r>
 80066e0:	89a0      	ldrh	r0, [r4, #12]
 80066e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066e6:	f010 0301 	ands.w	r3, r0, #1
 80066ea:	d00a      	beq.n	8006702 <__swsetup_r+0x9e>
 80066ec:	2300      	movs	r3, #0
 80066ee:	60a3      	str	r3, [r4, #8]
 80066f0:	6963      	ldr	r3, [r4, #20]
 80066f2:	425b      	negs	r3, r3
 80066f4:	61a3      	str	r3, [r4, #24]
 80066f6:	6923      	ldr	r3, [r4, #16]
 80066f8:	b943      	cbnz	r3, 800670c <__swsetup_r+0xa8>
 80066fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80066fe:	d1c4      	bne.n	800668a <__swsetup_r+0x26>
 8006700:	bd38      	pop	{r3, r4, r5, pc}
 8006702:	0781      	lsls	r1, r0, #30
 8006704:	bf58      	it	pl
 8006706:	6963      	ldrpl	r3, [r4, #20]
 8006708:	60a3      	str	r3, [r4, #8]
 800670a:	e7f4      	b.n	80066f6 <__swsetup_r+0x92>
 800670c:	2000      	movs	r0, #0
 800670e:	e7f7      	b.n	8006700 <__swsetup_r+0x9c>
 8006710:	20000080 	.word	0x20000080

08006714 <memmove>:
 8006714:	4288      	cmp	r0, r1
 8006716:	b510      	push	{r4, lr}
 8006718:	eb01 0402 	add.w	r4, r1, r2
 800671c:	d902      	bls.n	8006724 <memmove+0x10>
 800671e:	4284      	cmp	r4, r0
 8006720:	4623      	mov	r3, r4
 8006722:	d807      	bhi.n	8006734 <memmove+0x20>
 8006724:	1e43      	subs	r3, r0, #1
 8006726:	42a1      	cmp	r1, r4
 8006728:	d008      	beq.n	800673c <memmove+0x28>
 800672a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800672e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006732:	e7f8      	b.n	8006726 <memmove+0x12>
 8006734:	4402      	add	r2, r0
 8006736:	4601      	mov	r1, r0
 8006738:	428a      	cmp	r2, r1
 800673a:	d100      	bne.n	800673e <memmove+0x2a>
 800673c:	bd10      	pop	{r4, pc}
 800673e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006746:	e7f7      	b.n	8006738 <memmove+0x24>

08006748 <_sbrk_r>:
 8006748:	b538      	push	{r3, r4, r5, lr}
 800674a:	4d06      	ldr	r5, [pc, #24]	; (8006764 <_sbrk_r+0x1c>)
 800674c:	2300      	movs	r3, #0
 800674e:	4604      	mov	r4, r0
 8006750:	4608      	mov	r0, r1
 8006752:	602b      	str	r3, [r5, #0]
 8006754:	f7fa fbfc 	bl	8000f50 <_sbrk>
 8006758:	1c43      	adds	r3, r0, #1
 800675a:	d102      	bne.n	8006762 <_sbrk_r+0x1a>
 800675c:	682b      	ldr	r3, [r5, #0]
 800675e:	b103      	cbz	r3, 8006762 <_sbrk_r+0x1a>
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	bd38      	pop	{r3, r4, r5, pc}
 8006764:	20004830 	.word	0x20004830

08006768 <_realloc_r>:
 8006768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800676c:	4680      	mov	r8, r0
 800676e:	4614      	mov	r4, r2
 8006770:	460e      	mov	r6, r1
 8006772:	b921      	cbnz	r1, 800677e <_realloc_r+0x16>
 8006774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006778:	4611      	mov	r1, r2
 800677a:	f7ff ba7d 	b.w	8005c78 <_malloc_r>
 800677e:	b92a      	cbnz	r2, 800678c <_realloc_r+0x24>
 8006780:	f7ff fa0e 	bl	8005ba0 <_free_r>
 8006784:	4625      	mov	r5, r4
 8006786:	4628      	mov	r0, r5
 8006788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800678c:	f000 f8a0 	bl	80068d0 <_malloc_usable_size_r>
 8006790:	4284      	cmp	r4, r0
 8006792:	4607      	mov	r7, r0
 8006794:	d802      	bhi.n	800679c <_realloc_r+0x34>
 8006796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800679a:	d812      	bhi.n	80067c2 <_realloc_r+0x5a>
 800679c:	4621      	mov	r1, r4
 800679e:	4640      	mov	r0, r8
 80067a0:	f7ff fa6a 	bl	8005c78 <_malloc_r>
 80067a4:	4605      	mov	r5, r0
 80067a6:	2800      	cmp	r0, #0
 80067a8:	d0ed      	beq.n	8006786 <_realloc_r+0x1e>
 80067aa:	42bc      	cmp	r4, r7
 80067ac:	4622      	mov	r2, r4
 80067ae:	4631      	mov	r1, r6
 80067b0:	bf28      	it	cs
 80067b2:	463a      	movcs	r2, r7
 80067b4:	f7ff f9e5 	bl	8005b82 <memcpy>
 80067b8:	4631      	mov	r1, r6
 80067ba:	4640      	mov	r0, r8
 80067bc:	f7ff f9f0 	bl	8005ba0 <_free_r>
 80067c0:	e7e1      	b.n	8006786 <_realloc_r+0x1e>
 80067c2:	4635      	mov	r5, r6
 80067c4:	e7df      	b.n	8006786 <_realloc_r+0x1e>

080067c6 <__swhatbuf_r>:
 80067c6:	b570      	push	{r4, r5, r6, lr}
 80067c8:	460c      	mov	r4, r1
 80067ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067ce:	2900      	cmp	r1, #0
 80067d0:	b096      	sub	sp, #88	; 0x58
 80067d2:	4615      	mov	r5, r2
 80067d4:	461e      	mov	r6, r3
 80067d6:	da0d      	bge.n	80067f4 <__swhatbuf_r+0x2e>
 80067d8:	89a3      	ldrh	r3, [r4, #12]
 80067da:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067de:	f04f 0100 	mov.w	r1, #0
 80067e2:	bf0c      	ite	eq
 80067e4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80067e8:	2340      	movne	r3, #64	; 0x40
 80067ea:	2000      	movs	r0, #0
 80067ec:	6031      	str	r1, [r6, #0]
 80067ee:	602b      	str	r3, [r5, #0]
 80067f0:	b016      	add	sp, #88	; 0x58
 80067f2:	bd70      	pop	{r4, r5, r6, pc}
 80067f4:	466a      	mov	r2, sp
 80067f6:	f000 f849 	bl	800688c <_fstat_r>
 80067fa:	2800      	cmp	r0, #0
 80067fc:	dbec      	blt.n	80067d8 <__swhatbuf_r+0x12>
 80067fe:	9901      	ldr	r1, [sp, #4]
 8006800:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006804:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006808:	4259      	negs	r1, r3
 800680a:	4159      	adcs	r1, r3
 800680c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006810:	e7eb      	b.n	80067ea <__swhatbuf_r+0x24>

08006812 <__smakebuf_r>:
 8006812:	898b      	ldrh	r3, [r1, #12]
 8006814:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006816:	079d      	lsls	r5, r3, #30
 8006818:	4606      	mov	r6, r0
 800681a:	460c      	mov	r4, r1
 800681c:	d507      	bpl.n	800682e <__smakebuf_r+0x1c>
 800681e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006822:	6023      	str	r3, [r4, #0]
 8006824:	6123      	str	r3, [r4, #16]
 8006826:	2301      	movs	r3, #1
 8006828:	6163      	str	r3, [r4, #20]
 800682a:	b002      	add	sp, #8
 800682c:	bd70      	pop	{r4, r5, r6, pc}
 800682e:	ab01      	add	r3, sp, #4
 8006830:	466a      	mov	r2, sp
 8006832:	f7ff ffc8 	bl	80067c6 <__swhatbuf_r>
 8006836:	9900      	ldr	r1, [sp, #0]
 8006838:	4605      	mov	r5, r0
 800683a:	4630      	mov	r0, r6
 800683c:	f7ff fa1c 	bl	8005c78 <_malloc_r>
 8006840:	b948      	cbnz	r0, 8006856 <__smakebuf_r+0x44>
 8006842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006846:	059a      	lsls	r2, r3, #22
 8006848:	d4ef      	bmi.n	800682a <__smakebuf_r+0x18>
 800684a:	f023 0303 	bic.w	r3, r3, #3
 800684e:	f043 0302 	orr.w	r3, r3, #2
 8006852:	81a3      	strh	r3, [r4, #12]
 8006854:	e7e3      	b.n	800681e <__smakebuf_r+0xc>
 8006856:	89a3      	ldrh	r3, [r4, #12]
 8006858:	6020      	str	r0, [r4, #0]
 800685a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800685e:	81a3      	strh	r3, [r4, #12]
 8006860:	9b00      	ldr	r3, [sp, #0]
 8006862:	6163      	str	r3, [r4, #20]
 8006864:	9b01      	ldr	r3, [sp, #4]
 8006866:	6120      	str	r0, [r4, #16]
 8006868:	b15b      	cbz	r3, 8006882 <__smakebuf_r+0x70>
 800686a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800686e:	4630      	mov	r0, r6
 8006870:	f000 f81e 	bl	80068b0 <_isatty_r>
 8006874:	b128      	cbz	r0, 8006882 <__smakebuf_r+0x70>
 8006876:	89a3      	ldrh	r3, [r4, #12]
 8006878:	f023 0303 	bic.w	r3, r3, #3
 800687c:	f043 0301 	orr.w	r3, r3, #1
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	89a3      	ldrh	r3, [r4, #12]
 8006884:	431d      	orrs	r5, r3
 8006886:	81a5      	strh	r5, [r4, #12]
 8006888:	e7cf      	b.n	800682a <__smakebuf_r+0x18>
	...

0800688c <_fstat_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d07      	ldr	r5, [pc, #28]	; (80068ac <_fstat_r+0x20>)
 8006890:	2300      	movs	r3, #0
 8006892:	4604      	mov	r4, r0
 8006894:	4608      	mov	r0, r1
 8006896:	4611      	mov	r1, r2
 8006898:	602b      	str	r3, [r5, #0]
 800689a:	f7fe fd66 	bl	800536a <_fstat>
 800689e:	1c43      	adds	r3, r0, #1
 80068a0:	d102      	bne.n	80068a8 <_fstat_r+0x1c>
 80068a2:	682b      	ldr	r3, [r5, #0]
 80068a4:	b103      	cbz	r3, 80068a8 <_fstat_r+0x1c>
 80068a6:	6023      	str	r3, [r4, #0]
 80068a8:	bd38      	pop	{r3, r4, r5, pc}
 80068aa:	bf00      	nop
 80068ac:	20004830 	.word	0x20004830

080068b0 <_isatty_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d06      	ldr	r5, [pc, #24]	; (80068cc <_isatty_r+0x1c>)
 80068b4:	2300      	movs	r3, #0
 80068b6:	4604      	mov	r4, r0
 80068b8:	4608      	mov	r0, r1
 80068ba:	602b      	str	r3, [r5, #0]
 80068bc:	f7fe febc 	bl	8005638 <_isatty>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_isatty_r+0x1a>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_isatty_r+0x1a>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	20004830 	.word	0x20004830

080068d0 <_malloc_usable_size_r>:
 80068d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068d4:	1f18      	subs	r0, r3, #4
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bfbc      	itt	lt
 80068da:	580b      	ldrlt	r3, [r1, r0]
 80068dc:	18c0      	addlt	r0, r0, r3
 80068de:	4770      	bx	lr

080068e0 <_init>:
 80068e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e2:	bf00      	nop
 80068e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068e6:	bc08      	pop	{r3}
 80068e8:	469e      	mov	lr, r3
 80068ea:	4770      	bx	lr

080068ec <_fini>:
 80068ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ee:	bf00      	nop
 80068f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068f2:	bc08      	pop	{r3}
 80068f4:	469e      	mov	lr, r3
 80068f6:	4770      	bx	lr
