{
  "Top": "sha1_control",
  "RtlTop": "sha1_control",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha1_control",
    "Version": "1.0",
    "DisplayName": "sha1_interface",
    "Description": "sha1_interface",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/sha1_control.c"],
    "Vhdl": [
      "impl\/vhdl\/sha1_control_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/sha1_control.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha1_control_AXILiteS_s_axi.v",
      "impl\/verilog\/sha1_control.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sha1_control_v1_0\/data\/sha1_control.mdd",
      "impl\/misc\/drivers\/sha1_control_v1_0\/data\/sha1_control.tcl",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/xsha1_control.c",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/xsha1_control.h",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/xsha1_control_hw.h",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/xsha1_control_linux.c",
      "impl\/misc\/drivers\/sha1_control_v1_0\/src\/xsha1_control_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "i_error": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "i_read": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "o_address": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "o_cs": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "o_we": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "o_write": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "i_cs",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of i_cs",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "i_cs",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of i_cs"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "i_we",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of i_we",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "i_we",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of i_we"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "i_address",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of i_address",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "i_address",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of i_address"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "i_write",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of i_write",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "i_write",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of i_write"
            }]
        },
        {
          "offset": "0x30",
          "name": "o_read",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of o_read",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "o_read",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of o_read"
            }]
        },
        {
          "offset": "0x34",
          "name": "o_read_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of o_read",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "o_read_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal o_read_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "o_error",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of o_error",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "o_error",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of o_error"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x3c",
          "name": "o_error_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of o_error",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "o_error_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal o_error_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "o_cs": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "o_cs_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "o_we": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "o_we_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "o_address": {
      "dir": "out",
      "width": "8"
    },
    "o_address_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "o_write": {
      "dir": "out",
      "width": "32"
    },
    "o_write_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "i_read": {
      "dir": "in",
      "width": "32"
    },
    "i_error": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "i_cs": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "i_we": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "i_address": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "i_write": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "o_read": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "48",
      "statusOffset": "52",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "o_error": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "56",
      "statusOffset": "60",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "0"
    },
    "o_cs": {
      "interfaceRef": "o_cs",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "o_we": {
      "interfaceRef": "o_we",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "o_address": {
      "interfaceRef": "o_address",
      "dir": "out",
      "dataWidth": "8",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "o_write": {
      "interfaceRef": "o_write",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "0"
    },
    "i_read": {
      "interfaceRef": "i_read",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "i_error": {
      "interfaceRef": "i_error",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sha1_control"},
    "Metrics": {"sha1_control": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.00"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "141",
          "LUT": "190",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-27 13:55:15 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
