<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 4 devices have exactly three I/O columns:</p>
<ul>
<li>the left I/O column, containing only IO tiles; if the device has no transceivers, it is the leftmost column of the device; otherwise, it is somewhat to the right of the left GT column</li>
<li>the center column, part of which contains IO tiles; the IO tiles in this column come in two segments:
<ul>
<li>the lower segment, between lower DCMs/CCMs and the configuration center</li>
<li>the upper segment, between the configuration center and the upper DCMs/CCMs</li>
</ul>
</li>
<li>the right I/O column, containing only IO tiles; if the device has no transceivers, it is the rightmost column of the device; otherwise, it is somewhat to the left of the right GT column</li>
</ul>
<p>Virtex 4 has the following banks:</p>
<ul>
<li>
<p>bank 0 is the configuration bank; it contains only dedicated configuration I/O pins, as follows:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CS_B</code></li>
<li><code>DONE</code></li>
<li><code>DOUT_BUSY</code></li>
<li><code>D_IN</code></li>
<li><code>HSWAP_EN</code></li>
<li><code>INIT</code></li>
<li><code>M0</code></li>
<li><code>M1</code></li>
<li><code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>PWRDWN_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code></li>
<li><code>TDI</code></li>
<li><code>TDO</code></li>
<li><code>TMS</code></li>
</ul>
<p>bank 0 is not associated with any IO tiles</p>
</li>
<li>
<p>banks 1-4 are central column banks, with no support for true differential output; they are:</p>
<ul>
<li>bank 1: right above configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 2: right below configuration center; has 8, 24, or 40 I/O tiles</li>
<li>bank 3: above bank 1, below top DCMs/CCMs; always has 8 I/O tiles</li>
<li>bank 4: below bank 2, above bottom DCMs/CCMs; always has 8 I/O tiles</li>
</ul>
</li>
<li>
<p>banks 5-16: left and right column banks; the number of present banks in these column varies between devices, but each bank has a constant size of 32 I/O tiles (ie. is two regions high); the HCLK tile in bottom region of the bank contains DCI control circuitry, while the HCLK tile in top region of the bank contains contains LVDS output circuitry</p>
<ul>
<li>odd-numbered banks belong to the left column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 7, 5</li>
<li>6 regions: 7, 9, 5</li>
<li>8 regions: 7, 11, 9, 5</li>
<li>10 regions: 7, 11, 13, 9, 5</li>
<li>12 regions: 7, 11, 15, 13, 9, 5</li>
</ul>
</li>
<li>even-numbered banks belong to the right column; the banks, in order from the bottom, will be numbered as follows depending on height of the device:
<ul>
<li>4 regions: 8, 6</li>
<li>6 regions: 8, 10, 6</li>
<li>8 regions: 8, 12, 10, 6</li>
<li>10 regions: 8, 12, 14, 10, 6</li>
<li>12 regions: 8, 12, 16, 14, 10, 6</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the “true” pin of the pair, while <code>IOB0</code> is the “complemented” pin.  Differential input is supported on all pins of the device.  True differential output is supported only in the left and right columns, in all tiles except for rows 7 and 8 of every region (ie. except the “clock-capable” pads).</p>
<p><code>IOB1</code> pads next to the HCLK row (that is, in row 7 and 8 of every clock region) are considered “clock-capable”. They can drive <code>BUFIO</code> and <code>BUFR</code> buffers via dedicated connections. While Xilinx documentation also considers <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>The 16 bottommost <code>IOB1</code> pads and 16 topmost <code>IOB1</code> pads in the central column are considered “global clock-capable”. They can drive <code>BUFGCTRL</code> buffers and <code>DCM</code> primitives via dedicated connections.  Likewise, Xilinx considers <code>IOB0</code> pads to be clock-capable, but they can only drive clocks as part of differential pair with <code>IOB1</code>.</p>
<p>The <code>IOB0</code> in rows 4 and 12 of every region is capable of being used as a VREF pad.</p>
<p>Each bank, with some exceptions on the smaller devices, has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 1, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 1, if the bank has 24 I/O tiles: row 14 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 1, if the bank has 40 I/O tiles: row 30 of the bank (row 6 of the topmost region of the bank)</li>
<li>bank 2, if the bank has 8 I/O tiles: DCI is not supported in this bank</li>
<li>bank 2, if the bank has 24 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 2, if the bank has 40 I/O tiles: row 9 of the bank (row 9 of the bottom region of the bank)</li>
<li>bank 3: row 6 of the bank (row 6 of the region)</li>
<li>bank 4: row 1 of the bank (row 9 of the region)</li>
<li>banks 5-16: row 9 of the bank (row 9 of the bottom region of the bank)</li>
</ul>
<p>In parallel configuration modes, some I/O pads in banks 1 and 2 are borrowed for configuration use, as the parallel data pins:</p>
<ul>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB0</code> of row <code>i / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>0 &lt;= i &lt; 16</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of topmost region of bank 2</li>
<li><code>D[i]</code>, <code>i % 2 == 0</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB0</code> of row <code>i / 2</code> of bottom region of bank 1 (or, row <code>(i - 16) / 2</code> of the bank)</li>
<li><code>D[i]</code>, <code>i % 2 == 1</code>, <code>16 &lt;= i &lt; 32</code>: <code>IOB1</code> of row <code>(i - 1) / 2</code> of bottom region of bank 1 (or, row <code>(i - 17) / 2</code> of the bank)</li>
</ul>
<p>Every <code>SYSMON</code> present on the device can use up to seven IOB pairs from the left I/O column as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. The IOBs are in the following tiles, where <code>r</code> is the bottom row of the <code>SYSMON</code>:</p>
<ul>
<li><code>VP1/VN1</code>: left I/O column, row <code>r</code></li>
<li><code>VP2/VN2</code>: left I/O column, row <code>r + 1</code></li>
<li><code>VP3/VN3</code>: left I/O column, row <code>r + 2</code></li>
<li><code>VP4/VN4</code>: left I/O column, row <code>r + 3</code></li>
<li><code>VP5/VN5</code>: left I/O column, row <code>r + 5</code></li>
<li><code>VP6/VN6</code>: left I/O column, row <code>r + 6</code></li>
<li><code>VP7/VN7</code>: left I/O column, row <code>r + 7</code></li>
</ul>
<p>Row <code>r + 4</code> is not used as <code>SYSMON</code> input — the “analog function” of that pin is considered to be VREF instead (they are controlled by the same bit).</p>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-spec_int"><a class="header" href="#switchbox-spec_int">Switchbox SPEC_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO switchbox SPEC_INT muxes IMUX_SPEC[0]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-8"><a href="#virtex4-IO-bit-MAIN[22][29]">MAIN[22][29]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-7"><a href="#virtex4-IO-bit-MAIN[22][34]">MAIN[22][34]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-6"><a href="#virtex4-IO-bit-MAIN[22][33]">MAIN[22][33]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-5"><a href="#virtex4-IO-bit-MAIN[22][32]">MAIN[22][32]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-4"><a href="#virtex4-IO-bit-MAIN[22][37]">MAIN[22][37]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-3"><a href="#virtex4-IO-bit-MAIN[22][36]">MAIN[22][36]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-2"><a href="#virtex4-IO-bit-MAIN[23][38]">MAIN[23][38]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-1"><a href="#virtex4-IO-bit-MAIN[23][37]">MAIN[23][37]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-0"><a href="#virtex4-IO-bit-MAIN[23][36]">MAIN[23][36]</a></td><td>IMUX_SPEC[0]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_BYP[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO switchbox SPEC_INT muxes IMUX_SPEC[1]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-8"><a href="#virtex4-IO-bit-MAIN[22][35]">MAIN[22][35]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-7"><a href="#virtex4-IO-bit-MAIN[23][35]">MAIN[23][35]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-6"><a href="#virtex4-IO-bit-MAIN[23][34]">MAIN[23][34]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-5"><a href="#virtex4-IO-bit-MAIN[23][33]">MAIN[23][33]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-4"><a href="#virtex4-IO-bit-MAIN[22][30]">MAIN[22][30]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-3"><a href="#virtex4-IO-bit-MAIN[22][31]">MAIN[22][31]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-2"><a href="#virtex4-IO-bit-MAIN[23][31]">MAIN[23][31]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-1"><a href="#virtex4-IO-bit-MAIN[23][30]">MAIN[23][30]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-0"><a href="#virtex4-IO-bit-MAIN[23][32]">MAIN[23][32]</a></td><td>IMUX_SPEC[1]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_BYP[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO switchbox SPEC_INT muxes IMUX_SPEC[2]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-8"><a href="#virtex4-IO-bit-MAIN[22][50]">MAIN[22][50]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-7"><a href="#virtex4-IO-bit-MAIN[22][45]">MAIN[22][45]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-6"><a href="#virtex4-IO-bit-MAIN[22][46]">MAIN[22][46]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-5"><a href="#virtex4-IO-bit-MAIN[22][47]">MAIN[22][47]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-4"><a href="#virtex4-IO-bit-MAIN[22][42]">MAIN[22][42]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-3"><a href="#virtex4-IO-bit-MAIN[22][43]">MAIN[22][43]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-2"><a href="#virtex4-IO-bit-MAIN[23][41]">MAIN[23][41]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-1"><a href="#virtex4-IO-bit-MAIN[23][42]">MAIN[23][42]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-0"><a href="#virtex4-IO-bit-MAIN[23][43]">MAIN[23][43]</a></td><td>IMUX_SPEC[2]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_BYP[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO switchbox SPEC_INT muxes IMUX_SPEC[3]</caption>
<thead>
<tr><th colspan="9">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-8"><a href="#virtex4-IO-bit-MAIN[22][44]">MAIN[22][44]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-7"><a href="#virtex4-IO-bit-MAIN[23][44]">MAIN[23][44]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-6"><a href="#virtex4-IO-bit-MAIN[23][45]">MAIN[23][45]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-5"><a href="#virtex4-IO-bit-MAIN[23][46]">MAIN[23][46]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-4"><a href="#virtex4-IO-bit-MAIN[22][49]">MAIN[22][49]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-3"><a href="#virtex4-IO-bit-MAIN[22][48]">MAIN[22][48]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-2"><a href="#virtex4-IO-bit-MAIN[23][48]">MAIN[23][48]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-1"><a href="#virtex4-IO-bit-MAIN[23][49]">MAIN[23][49]</a></td><td id="virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-0"><a href="#virtex4-IO-bit-MAIN[23][47]">MAIN[23][47]</a></td><td>IMUX_SPEC[3]</td></tr>

<tr><th colspan="9"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>IMUX_BYP[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RCLK_IO[1]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_S_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[6]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[0]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>HCLK_IO[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>IOCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>IOCLK_N_IO[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ilogic_v4"><a class="header" href="#bels-ilogic_v4">Bels ILOGIC_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel ILOGIC_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_SPEC[1]</td><td>IMUX_SPEC[3]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK_OPTINV[0]</td><td>IMUX_CLK_OPTINV[2]</td></tr>

<tr><td>SR</td><td>in</td><td id="virtex4-IO-ILOGIC[0]-inpinv-SR">IMUX_SR_OPTINV[0] invert by <a href="#virtex4-IO-bit-MAIN[20][17]">MAIN[20][17]</a></td><td id="virtex4-IO-ILOGIC[1]-inpinv-SR">IMUX_SR_OPTINV[1] invert by <a href="#virtex4-IO-bit-MAIN[20][62]">MAIN[20][62]</a></td></tr>

<tr><td>REV</td><td>in</td><td id="virtex4-IO-ILOGIC[0]-inpinv-REV">IMUX_SR_OPTINV[2] invert by <a href="#virtex4-IO-bit-MAIN[19][34]">MAIN[19][34]</a></td><td id="virtex4-IO-ILOGIC[1]-inpinv-REV">IMUX_SR_OPTINV[3] invert by <a href="#virtex4-IO-bit-MAIN[19][45]">MAIN[19][45]</a></td></tr>

<tr><td>CE1</td><td>in</td><td id="virtex4-IO-ILOGIC[0]-inpinv-CE1">IMUX_IMUX[6] invert by <a href="#virtex4-IO-bit-MAIN[19][39]">!MAIN[19][39]</a></td><td id="virtex4-IO-ILOGIC[1]-inpinv-CE1">IMUX_IMUX[2] invert by <a href="#virtex4-IO-bit-MAIN[19][40]">!MAIN[19][40]</a></td></tr>

<tr><td>CE2</td><td>in</td><td id="virtex4-IO-ILOGIC[0]-inpinv-CE2">IMUX_IMUX[14] invert by <a href="#virtex4-IO-bit-MAIN[19][38]">!MAIN[19][38]</a></td><td id="virtex4-IO-ILOGIC[1]-inpinv-CE2">IMUX_IMUX[10] invert by <a href="#virtex4-IO-bit-MAIN[19][41]">!MAIN[19][41]</a></td></tr>

<tr><td>BITSLIP</td><td>in</td><td>IMUX_IMUX[21]</td><td>IMUX_IMUX[17]</td></tr>

<tr><td>DLYCE</td><td>in</td><td>IMUX_IMUX[0]</td><td>IMUX_IMUX[7]</td></tr>

<tr><td>DLYINC</td><td>in</td><td>IMUX_IMUX[29]</td><td>IMUX_IMUX[3]</td></tr>

<tr><td>DLYRST</td><td>in</td><td>IMUX_IMUX[4]</td><td>IMUX_IMUX[11]</td></tr>

<tr><td>O</td><td>out</td><td>OUT_BEST_TMIN[2]</td><td>OUT_BEST_TMIN[0]</td></tr>

<tr><td>Q1</td><td>out</td><td>OUT_BEST_TMIN[4]</td><td>OUT_BEST_TMIN[6]</td></tr>

<tr><td>Q2</td><td>out</td><td>OUT_BEST_TMIN[3]</td><td>OUT_BEST_TMIN[1]</td></tr>

<tr><td>Q3</td><td>out</td><td>OUT_BEST_TMIN[5]</td><td>OUT_BEST_TMIN[7]</td></tr>

<tr><td>Q4</td><td>out</td><td>OUT_SEC_TMIN[0]</td><td>OUT_SEC_TMIN[2]</td></tr>

<tr><td>Q5</td><td>out</td><td>OUT_SEC_TMIN[4]</td><td>OUT_SEC_TMIN[7]</td></tr>

<tr><td>Q6</td><td>out</td><td>OUT_SEC_TMIN[5]</td><td>OUT_SEC_TMIN[6]</td></tr>

<tr><td>CLKPAD</td><td>out</td><td>-</td><td>OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO bel ILOGIC_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>ILOGIC[0]</th><th>ILOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK_INV bit 0</td><td id="virtex4-IO-ILOGIC[0]-CLK_INV[0]"><a href="#virtex4-IO-bit-MAIN[19][26]">!MAIN[19][26]</a></td><td id="virtex4-IO-ILOGIC[1]-CLK_INV[0]"><a href="#virtex4-IO-bit-MAIN[19][53]">!MAIN[19][53]</a></td></tr>

<tr><td>CLK_INV bit 1</td><td id="virtex4-IO-ILOGIC[0]-CLK_INV[1]"><a href="#virtex4-IO-bit-MAIN[20][25]">!MAIN[20][25]</a></td><td id="virtex4-IO-ILOGIC[1]-CLK_INV[1]"><a href="#virtex4-IO-bit-MAIN[20][48]">!MAIN[20][48]</a></td></tr>

<tr><td>CLK_INV bit 2</td><td id="virtex4-IO-ILOGIC[0]-CLK_INV[2]"><a href="#virtex4-IO-bit-MAIN[20][31]">!MAIN[20][31]</a></td><td id="virtex4-IO-ILOGIC[1]-CLK_INV[2]"><a href="#virtex4-IO-bit-MAIN[20][54]">!MAIN[20][54]</a></td></tr>

<tr><td>OCLK1_INV</td><td id="virtex4-IO-ILOGIC[0]-OCLK1_INV"><a href="#virtex4-IO-bit-MAIN[20][26]">MAIN[20][26]</a></td><td id="virtex4-IO-ILOGIC[1]-OCLK1_INV"><a href="#virtex4-IO-bit-MAIN[20][53]">MAIN[20][53]</a></td></tr>

<tr><td>OCLK2_INV</td><td id="virtex4-IO-ILOGIC[0]-OCLK2_INV"><a href="#virtex4-IO-bit-MAIN[19][25]">MAIN[19][25]</a></td><td id="virtex4-IO-ILOGIC[1]-OCLK2_INV"><a href="#virtex4-IO-bit-MAIN[19][54]">MAIN[19][54]</a></td></tr>

<tr><td>FFI1_INIT bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI1_INIT[0]"><a href="#virtex4-IO-bit-MAIN[20][34]">!MAIN[20][34]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI1_INIT[0]"><a href="#virtex4-IO-bit-MAIN[20][45]">!MAIN[20][45]</a></td></tr>

<tr><td>FFI2_INIT bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI2_INIT[0]"><a href="#virtex4-IO-bit-MAIN[19][28]">!MAIN[19][28]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI2_INIT[0]"><a href="#virtex4-IO-bit-MAIN[19][51]">!MAIN[19][51]</a></td></tr>

<tr><td>FFI3_INIT bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI3_INIT[0]"><a href="#virtex4-IO-bit-MAIN[19][29]">!MAIN[19][29]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI3_INIT[0]"><a href="#virtex4-IO-bit-MAIN[19][50]">!MAIN[19][50]</a></td></tr>

<tr><td>FFI4_INIT bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI4_INIT[0]"><a href="#virtex4-IO-bit-MAIN[20][35]">!MAIN[20][35]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI4_INIT[0]"><a href="#virtex4-IO-bit-MAIN[20][44]">!MAIN[20][44]</a></td></tr>

<tr><td>FFI1_SRVAL bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI1_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][27]">!MAIN[20][27]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI1_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][52]">!MAIN[20][52]</a></td></tr>

<tr><td>FFI2_SRVAL bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI2_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][38]">!MAIN[20][38]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI2_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][41]">!MAIN[20][41]</a></td></tr>

<tr><td>FFI3_SRVAL bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI3_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][39]">!MAIN[20][39]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI3_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][40]">!MAIN[20][40]</a></td></tr>

<tr><td>FFI4_SRVAL bit 0</td><td id="virtex4-IO-ILOGIC[0]-FFI4_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][28]">!MAIN[20][28]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI4_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[20][51]">!MAIN[20][51]</a></td></tr>

<tr><td>FFI_ENABLE</td><td id="virtex4-IO-ILOGIC[0]-FFI_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][30]">MAIN[21][30]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][49]">MAIN[21][49]</a></td></tr>

<tr><td>FFI_LATCH</td><td id="virtex4-IO-ILOGIC[0]-FFI_LATCH"><a href="#virtex4-IO-bit-MAIN[19][36]">!MAIN[19][36]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI_LATCH"><a href="#virtex4-IO-bit-MAIN[19][43]">!MAIN[19][43]</a></td></tr>

<tr><td>FFI_SR_SYNC</td><td id="virtex4-IO-ILOGIC[0]-FFI_SR_SYNC"><a href="#virtex4-IO-bit-MAIN[19][37]">!MAIN[19][37]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI_SR_SYNC"><a href="#virtex4-IO-bit-MAIN[19][42]">!MAIN[19][42]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 0</td><td id="virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[0]"><a href="#virtex4-IO-bit-MAIN[19][6]">!MAIN[19][6]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[0]"><a href="#virtex4-IO-bit-MAIN[19][73]">MAIN[19][73]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 1</td><td id="virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[1]"><a href="#virtex4-IO-bit-MAIN[20][18]">!MAIN[20][18]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[1]"><a href="#virtex4-IO-bit-MAIN[20][61]">MAIN[20][61]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 2</td><td id="virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[2]"><a href="#virtex4-IO-bit-MAIN[20][24]">!MAIN[20][24]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[2]"><a href="#virtex4-IO-bit-MAIN[20][55]">MAIN[20][55]</a></td></tr>

<tr><td>INIT_BITSLIPCNT bit 3</td><td id="virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[3]"><a href="#virtex4-IO-bit-MAIN[19][24]">!MAIN[19][24]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[3]"><a href="#virtex4-IO-bit-MAIN[19][55]">MAIN[19][55]</a></td></tr>

<tr><td>INIT_CE bit 0</td><td id="virtex4-IO-ILOGIC[0]-INIT_CE[0]"><a href="#virtex4-IO-bit-MAIN[20][36]">!MAIN[20][36]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_CE[0]"><a href="#virtex4-IO-bit-MAIN[20][43]">!MAIN[20][43]</a></td></tr>

<tr><td>INIT_CE bit 1</td><td id="virtex4-IO-ILOGIC[0]-INIT_CE[1]"><a href="#virtex4-IO-bit-MAIN[20][33]">!MAIN[20][33]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_CE[1]"><a href="#virtex4-IO-bit-MAIN[20][46]">!MAIN[20][46]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 0</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[0]"><a href="#virtex4-IO-bit-MAIN[20][30]">!MAIN[20][30]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[0]"><a href="#virtex4-IO-bit-MAIN[20][49]">!MAIN[20][49]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 1</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[1]"><a href="#virtex4-IO-bit-MAIN[20][29]">!MAIN[20][29]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[1]"><a href="#virtex4-IO-bit-MAIN[20][50]">!MAIN[20][50]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 2</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[2]"><a href="#virtex4-IO-bit-MAIN[20][37]">!MAIN[20][37]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[2]"><a href="#virtex4-IO-bit-MAIN[20][42]">!MAIN[20][42]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 3</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[3]"><a href="#virtex4-IO-bit-MAIN[19][27]">!MAIN[19][27]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[3]"><a href="#virtex4-IO-bit-MAIN[19][52]">!MAIN[19][52]</a></td></tr>

<tr><td>INIT_RANK1_PARTIAL bit 4</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[4]"><a href="#virtex4-IO-bit-MAIN[19][33]">!MAIN[19][33]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[4]"><a href="#virtex4-IO-bit-MAIN[19][46]">!MAIN[19][46]</a></td></tr>

<tr><td>INIT_RANK2 bit 0</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[0]"><a href="#virtex4-IO-bit-MAIN[19][11]">!MAIN[19][11]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[0]"><a href="#virtex4-IO-bit-MAIN[19][68]">!MAIN[19][68]</a></td></tr>

<tr><td>INIT_RANK2 bit 1</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[1]"><a href="#virtex4-IO-bit-MAIN[19][10]">!MAIN[19][10]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[1]"><a href="#virtex4-IO-bit-MAIN[19][69]">!MAIN[19][69]</a></td></tr>

<tr><td>INIT_RANK2 bit 2</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[2]"><a href="#virtex4-IO-bit-MAIN[19][12]">!MAIN[19][12]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[2]"><a href="#virtex4-IO-bit-MAIN[19][67]">!MAIN[19][67]</a></td></tr>

<tr><td>INIT_RANK2 bit 3</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[3]"><a href="#virtex4-IO-bit-MAIN[20][10]">!MAIN[20][10]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[3]"><a href="#virtex4-IO-bit-MAIN[20][69]">!MAIN[20][69]</a></td></tr>

<tr><td>INIT_RANK2 bit 4</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[4]"><a href="#virtex4-IO-bit-MAIN[19][9]">!MAIN[19][9]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[4]"><a href="#virtex4-IO-bit-MAIN[19][70]">!MAIN[19][70]</a></td></tr>

<tr><td>INIT_RANK2 bit 5</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK2[5]"><a href="#virtex4-IO-bit-MAIN[19][8]">!MAIN[19][8]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK2[5]"><a href="#virtex4-IO-bit-MAIN[19][71]">!MAIN[19][71]</a></td></tr>

<tr><td>INIT_RANK3 bit 0</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[0]"><a href="#virtex4-IO-bit-MAIN[19][21]">!MAIN[19][21]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[0]"><a href="#virtex4-IO-bit-MAIN[19][58]">!MAIN[19][58]</a></td></tr>

<tr><td>INIT_RANK3 bit 1</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[1]"><a href="#virtex4-IO-bit-MAIN[19][22]">!MAIN[19][22]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[1]"><a href="#virtex4-IO-bit-MAIN[19][57]">!MAIN[19][57]</a></td></tr>

<tr><td>INIT_RANK3 bit 2</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[2]"><a href="#virtex4-IO-bit-MAIN[19][23]">!MAIN[19][23]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[2]"><a href="#virtex4-IO-bit-MAIN[19][56]">!MAIN[19][56]</a></td></tr>

<tr><td>INIT_RANK3 bit 3</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[3]"><a href="#virtex4-IO-bit-MAIN[20][21]">!MAIN[20][21]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[3]"><a href="#virtex4-IO-bit-MAIN[20][58]">!MAIN[20][58]</a></td></tr>

<tr><td>INIT_RANK3 bit 4</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[4]"><a href="#virtex4-IO-bit-MAIN[19][20]">!MAIN[19][20]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[4]"><a href="#virtex4-IO-bit-MAIN[19][59]">!MAIN[19][59]</a></td></tr>

<tr><td>INIT_RANK3 bit 5</td><td id="virtex4-IO-ILOGIC[0]-INIT_RANK3[5]"><a href="#virtex4-IO-bit-MAIN[19][19]">!MAIN[19][19]</a></td><td id="virtex4-IO-ILOGIC[1]-INIT_RANK3[5]"><a href="#virtex4-IO-bit-MAIN[19][60]">!MAIN[19][60]</a></td></tr>

<tr><td>I_DELAY_ENABLE</td><td id="virtex4-IO-ILOGIC[0]-I_DELAY_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][36]">MAIN[21][36]</a></td><td id="virtex4-IO-ILOGIC[1]-I_DELAY_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][43]">MAIN[21][43]</a></td></tr>

<tr><td>I_DELAY_DEFAULT</td><td id="virtex4-IO-ILOGIC[0]-I_DELAY_DEFAULT"><a href="#virtex4-IO-bit-MAIN[21][35]">MAIN[21][35]</a></td><td id="virtex4-IO-ILOGIC[1]-I_DELAY_DEFAULT"><a href="#virtex4-IO-bit-MAIN[21][44]">MAIN[21][44]</a></td></tr>

<tr><td>I_TSBYPASS_ENABLE</td><td id="virtex4-IO-ILOGIC[0]-I_TSBYPASS_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][33]">MAIN[21][33]</a></td><td id="virtex4-IO-ILOGIC[1]-I_TSBYPASS_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][46]">MAIN[21][46]</a></td></tr>

<tr><td>FFI_DELAY_ENABLE</td><td id="virtex4-IO-ILOGIC[0]-FFI_DELAY_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][38]">MAIN[21][38]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI_DELAY_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][41]">MAIN[21][41]</a></td></tr>

<tr><td>FFI_TSBYPASS_ENABLE</td><td id="virtex4-IO-ILOGIC[0]-FFI_TSBYPASS_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][39]">MAIN[21][39]</a></td><td id="virtex4-IO-ILOGIC[1]-FFI_TSBYPASS_ENABLE"><a href="#virtex4-IO-bit-MAIN[21][40]">MAIN[21][40]</a></td></tr>

<tr><td>MUX_TSBYPASS</td><td><a href="#virtex4-IO-ILOGIC[0]-MUX_TSBYPASS">[enum: ILOGIC_MUX_TSBYPASS]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-MUX_TSBYPASS">[enum: ILOGIC_MUX_TSBYPASS]</a></td></tr>

<tr><td>SERDES</td><td id="virtex4-IO-ILOGIC[0]-SERDES"><a href="#virtex4-IO-bit-MAIN[19][30]">MAIN[19][30]</a></td><td id="virtex4-IO-ILOGIC[1]-SERDES"><a href="#virtex4-IO-bit-MAIN[19][49]">MAIN[19][49]</a></td></tr>

<tr><td>SERDES_MODE</td><td><a href="#virtex4-IO-ILOGIC[0]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td></tr>

<tr><td>DATA_RATE</td><td><a href="#virtex4-IO-ILOGIC[0]-DATA_RATE">[enum: IO_DATA_RATE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-DATA_RATE">[enum: IO_DATA_RATE]</a></td></tr>

<tr><td>DATA_WIDTH</td><td><a href="#virtex4-IO-ILOGIC[0]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td></tr>

<tr><td>INTERFACE_TYPE</td><td><a href="#virtex4-IO-ILOGIC[0]-INTERFACE_TYPE">[enum: ILOGIC_INTERFACE_TYPE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-INTERFACE_TYPE">[enum: ILOGIC_INTERFACE_TYPE]</a></td></tr>

<tr><td>NUM_CE</td><td><a href="#virtex4-IO-ILOGIC[0]-NUM_CE">[enum: ILOGIC_NUM_CE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-NUM_CE">[enum: ILOGIC_NUM_CE]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 0</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[0]"><a href="#virtex4-IO-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[0]"><a href="#virtex4-IO-bit-MAIN[19][61]">MAIN[19][61]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 1</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[1]"><a href="#virtex4-IO-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[1]"><a href="#virtex4-IO-bit-MAIN[19][72]">MAIN[19][72]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 2</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[2]"><a href="#virtex4-IO-bit-MAIN[19][18]">MAIN[19][18]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[2]"><a href="#virtex4-IO-bit-MAIN[19][79]">MAIN[19][79]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 3</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[3]"><a href="#virtex4-IO-bit-MAIN[20][7]">MAIN[20][7]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[3]"><a href="#virtex4-IO-bit-MAIN[20][59]">MAIN[20][59]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 4</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[4]"><a href="#virtex4-IO-bit-MAIN[20][8]">MAIN[20][8]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[4]"><a href="#virtex4-IO-bit-MAIN[20][60]">MAIN[20][60]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 5</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[5]"><a href="#virtex4-IO-bit-MAIN[20][19]">MAIN[20][19]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[5]"><a href="#virtex4-IO-bit-MAIN[20][71]">MAIN[20][71]</a></td></tr>

<tr><td>BITSLIP_ENABLE bit 6</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[6]"><a href="#virtex4-IO-bit-MAIN[20][20]">MAIN[20][20]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[6]"><a href="#virtex4-IO-bit-MAIN[20][72]">MAIN[20][72]</a></td></tr>

<tr><td>BITSLIP_SYNC</td><td id="virtex4-IO-ILOGIC[0]-BITSLIP_SYNC"><a href="#virtex4-IO-bit-MAIN[20][2]">MAIN[20][2]</a></td><td id="virtex4-IO-ILOGIC[1]-BITSLIP_SYNC"><a href="#virtex4-IO-bit-MAIN[20][77]">MAIN[20][77]</a></td></tr>

<tr><td>DDR_CLK_EDGE</td><td><a href="#virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE">[enum: ILOGIC_DDR_CLK_EDGE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE">[enum: ILOGIC_DDR_CLK_EDGE]</a></td></tr>

<tr><td>IDELAYMUX</td><td><a href="#virtex4-IO-ILOGIC[0]-IDELAYMUX">[enum: ILOGIC_IDELAYMUX]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-IDELAYMUX">[enum: ILOGIC_IDELAYMUX]</a></td></tr>

<tr><td>IOBDELAY_TYPE</td><td><a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE">[enum: ILOGIC_IOBDELAY_TYPE]</a></td><td><a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE">[enum: ILOGIC_IOBDELAY_TYPE]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 0</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[0]"><a href="#virtex4-IO-bit-MAIN[21][27]">!MAIN[21][27]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[0]"><a href="#virtex4-IO-bit-MAIN[21][52]">!MAIN[21][52]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 1</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[1]"><a href="#virtex4-IO-bit-MAIN[21][23]">!MAIN[21][23]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[1]"><a href="#virtex4-IO-bit-MAIN[21][56]">!MAIN[21][56]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 2</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[2]"><a href="#virtex4-IO-bit-MAIN[21][18]">!MAIN[21][18]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[2]"><a href="#virtex4-IO-bit-MAIN[21][61]">!MAIN[21][61]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 3</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[3]"><a href="#virtex4-IO-bit-MAIN[21][12]">!MAIN[21][12]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[3]"><a href="#virtex4-IO-bit-MAIN[21][67]">!MAIN[21][67]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 4</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[4]"><a href="#virtex4-IO-bit-MAIN[21][8]">!MAIN[21][8]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[4]"><a href="#virtex4-IO-bit-MAIN[21][71]">!MAIN[21][71]</a></td></tr>

<tr><td>IOBDELAY_VALUE_CUR bit 5</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[5]"><a href="#virtex4-IO-bit-MAIN[21][4]">!MAIN[21][4]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[5]"><a href="#virtex4-IO-bit-MAIN[21][75]">!MAIN[21][75]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 0</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[0]"><a href="#virtex4-IO-bit-MAIN[21][24]">MAIN[21][24]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[0]"><a href="#virtex4-IO-bit-MAIN[21][55]">MAIN[21][55]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 1</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[1]"><a href="#virtex4-IO-bit-MAIN[21][20]">MAIN[21][20]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[1]"><a href="#virtex4-IO-bit-MAIN[21][59]">MAIN[21][59]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 2</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[2]"><a href="#virtex4-IO-bit-MAIN[21][15]">MAIN[21][15]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[2]"><a href="#virtex4-IO-bit-MAIN[21][64]">MAIN[21][64]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 3</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[3]"><a href="#virtex4-IO-bit-MAIN[21][10]">MAIN[21][10]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[3]"><a href="#virtex4-IO-bit-MAIN[21][69]">MAIN[21][69]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 4</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[4]"><a href="#virtex4-IO-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[4]"><a href="#virtex4-IO-bit-MAIN[21][74]">MAIN[21][74]</a></td></tr>

<tr><td>IOBDELAY_VALUE_INIT bit 5</td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[5]"><a href="#virtex4-IO-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[5]"><a href="#virtex4-IO-bit-MAIN[21][78]">MAIN[21][78]</a></td></tr>

<tr><td>READBACK_I bit 0</td><td id="virtex4-IO-ILOGIC[0]-READBACK_I[0]"><a href="#virtex4-IO-bit-MAIN[21][47]">MAIN[21][47]</a></td><td id="virtex4-IO-ILOGIC[1]-READBACK_I[0]"><a href="#virtex4-IO-bit-MAIN[21][32]">MAIN[21][32]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_MUX_TSBYPASS</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-MUX_TSBYPASS"><th>ILOGIC[0].MUX_TSBYPASS</th><td id="virtex4-IO-ILOGIC[0]-MUX_TSBYPASS[0]"><a href="#virtex4-IO-bit-MAIN[21][37]">MAIN[21][37]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-MUX_TSBYPASS"><th>ILOGIC[1].MUX_TSBYPASS</th><td id="virtex4-IO-ILOGIC[1]-MUX_TSBYPASS[0]"><a href="#virtex4-IO-bit-MAIN[21][42]">MAIN[21][42]</a></td></tr>

</thead>

<tbody>
<tr><td>GND</td><td>1</td></tr>

<tr><td>T</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IO_SERDES_MODE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-SERDES_MODE"><th>ILOGIC[0].SERDES_MODE</th><td id="virtex4-IO-ILOGIC[0]-SERDES_MODE[0]"><a href="#virtex4-IO-bit-MAIN[20][32]">MAIN[20][32]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-SERDES_MODE"><th>ILOGIC[1].SERDES_MODE</th><td id="virtex4-IO-ILOGIC[1]-SERDES_MODE[0]"><a href="#virtex4-IO-bit-MAIN[20][47]">MAIN[20][47]</a></td></tr>

</thead>

<tbody>
<tr><td>MASTER</td><td>0</td></tr>

<tr><td>SLAVE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IO_DATA_RATE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-DATA_RATE"><th>ILOGIC[0].DATA_RATE</th><td id="virtex4-IO-ILOGIC[0]-DATA_RATE[0]"><a href="#virtex4-IO-bit-MAIN[19][1]">MAIN[19][1]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-DATA_RATE"><th>ILOGIC[1].DATA_RATE</th><td id="virtex4-IO-ILOGIC[1]-DATA_RATE[0]"><a href="#virtex4-IO-bit-MAIN[19][78]">MAIN[19][78]</a></td></tr>

</thead>

<tbody>
<tr><td>SDR</td><td>1</td></tr>

<tr><td>DDR</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IO_DATA_WIDTH</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-DATA_WIDTH"><th>ILOGIC[0].DATA_WIDTH</th><td id="virtex4-IO-ILOGIC[0]-DATA_WIDTH[3]"><a href="#virtex4-IO-bit-MAIN[19][16]">MAIN[19][16]</a></td><td id="virtex4-IO-ILOGIC[0]-DATA_WIDTH[2]"><a href="#virtex4-IO-bit-MAIN[19][15]">MAIN[19][15]</a></td><td id="virtex4-IO-ILOGIC[0]-DATA_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[20][16]">MAIN[20][16]</a></td><td id="virtex4-IO-ILOGIC[0]-DATA_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[20][15]">MAIN[20][15]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-DATA_WIDTH"><th>ILOGIC[1].DATA_WIDTH</th><td id="virtex4-IO-ILOGIC[1]-DATA_WIDTH[3]"><a href="#virtex4-IO-bit-MAIN[19][63]">MAIN[19][63]</a></td><td id="virtex4-IO-ILOGIC[1]-DATA_WIDTH[2]"><a href="#virtex4-IO-bit-MAIN[19][64]">MAIN[19][64]</a></td><td id="virtex4-IO-ILOGIC[1]-DATA_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[20][63]">MAIN[20][63]</a></td><td id="virtex4-IO-ILOGIC[1]-DATA_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[20][64]">MAIN[20][64]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>_7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_INTERFACE_TYPE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-INTERFACE_TYPE"><th>ILOGIC[0].INTERFACE_TYPE</th><td id="virtex4-IO-ILOGIC[0]-INTERFACE_TYPE[0]"><a href="#virtex4-IO-bit-MAIN[19][32]">MAIN[19][32]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-INTERFACE_TYPE"><th>ILOGIC[1].INTERFACE_TYPE</th><td id="virtex4-IO-ILOGIC[1]-INTERFACE_TYPE[0]"><a href="#virtex4-IO-bit-MAIN[19][47]">MAIN[19][47]</a></td></tr>

</thead>

<tbody>
<tr><td>MEMORY</td><td>0</td></tr>

<tr><td>NETWORKING</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_NUM_CE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-NUM_CE"><th>ILOGIC[0].NUM_CE</th><td id="virtex4-IO-ILOGIC[0]-NUM_CE[0]"><a href="#virtex4-IO-bit-MAIN[19][35]">MAIN[19][35]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-NUM_CE"><th>ILOGIC[1].NUM_CE</th><td id="virtex4-IO-ILOGIC[1]-NUM_CE[0]"><a href="#virtex4-IO-bit-MAIN[19][44]">MAIN[19][44]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td></tr>

<tr><td>_2</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_DDR_CLK_EDGE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE"><th>ILOGIC[0].DDR_CLK_EDGE</th><td id="virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE[1]"><a href="#virtex4-IO-bit-MAIN[20][22]">MAIN[20][22]</a></td><td id="virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE[0]"><a href="#virtex4-IO-bit-MAIN[20][23]">MAIN[20][23]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE"><th>ILOGIC[1].DDR_CLK_EDGE</th><td id="virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE[1]"><a href="#virtex4-IO-bit-MAIN[20][57]">MAIN[20][57]</a></td><td id="virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE[0]"><a href="#virtex4-IO-bit-MAIN[20][56]">MAIN[20][56]</a></td></tr>

</thead>

<tbody>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>

<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>

<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_IDELAYMUX</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-IDELAYMUX"><th>ILOGIC[0].IDELAYMUX</th><td id="virtex4-IO-ILOGIC[0]-IDELAYMUX[1]"><a href="#virtex4-IO-bit-MAIN[21][34]">MAIN[21][34]</a></td><td id="virtex4-IO-ILOGIC[0]-IDELAYMUX[0]"><a href="#virtex4-IO-bit-MAIN[21][31]">MAIN[21][31]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-IDELAYMUX"><th>ILOGIC[1].IDELAYMUX</th><td id="virtex4-IO-ILOGIC[1]-IDELAYMUX[1]"><a href="#virtex4-IO-bit-MAIN[21][45]">MAIN[21][45]</a></td><td id="virtex4-IO-ILOGIC[1]-IDELAYMUX[0]"><a href="#virtex4-IO-bit-MAIN[21][48]">MAIN[21][48]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td></tr>

<tr><td>D</td><td>0</td><td>1</td></tr>

<tr><td>OFB</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum ILOGIC_IOBDELAY_TYPE</caption>
<thead>
<tr id="virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE"><th>ILOGIC[0].IOBDELAY_TYPE</th><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE[1]"><a href="#virtex4-IO-bit-MAIN[21][28]">MAIN[21][28]</a></td><td id="virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE[0]"><a href="#virtex4-IO-bit-MAIN[21][22]">MAIN[21][22]</a></td></tr>

<tr id="virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE"><th>ILOGIC[1].IOBDELAY_TYPE</th><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE[1]"><a href="#virtex4-IO-bit-MAIN[21][51]">MAIN[21][51]</a></td><td id="virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE[0]"><a href="#virtex4-IO-bit-MAIN[21][57]">MAIN[21][57]</a></td></tr>

</thead>

<tbody>
<tr><td>DEFAULT</td><td>0</td><td>0</td></tr>

<tr><td>FIXED</td><td>0</td><td>1</td></tr>

<tr><td>VARIABLE</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-ologic_v4"><a class="header" href="#bels-ologic_v4">Bels OLOGIC_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel OLOGIC_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>in</td><td>IMUX_SPEC[0]</td><td>IMUX_SPEC[2]</td></tr>

<tr><td>CLKDIV</td><td>in</td><td>IMUX_CLK_OPTINV[1]</td><td>IMUX_CLK_OPTINV[3]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_SR_OPTINV[0]</td><td>IMUX_SR_OPTINV[1]</td></tr>

<tr><td>REV</td><td>in</td><td>IMUX_SR_OPTINV[2]</td><td>IMUX_SR_OPTINV[3]</td></tr>

<tr><td>OCE</td><td>in</td><td>IMUX_CE_OPTINV[0]</td><td>IMUX_CE_OPTINV[1]</td></tr>

<tr><td>TCE</td><td>in</td><td>IMUX_CE_OPTINV[2]</td><td>IMUX_CE_OPTINV[3]</td></tr>

<tr><td>D1</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D1">IMUX_IMUX[28] invert by <a href="#virtex4-IO-bit-MAIN[24][23]">!MAIN[24][23]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D1">IMUX_IMUX[25] invert by <a href="#virtex4-IO-bit-MAIN[24][56]">!MAIN[24][56]</a></td></tr>

<tr><td>D2</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D2">IMUX_IMUX[24] invert by <a href="#virtex4-IO-bit-MAIN[24][17]">!MAIN[24][17]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D2">IMUX_IMUX[31] invert by <a href="#virtex4-IO-bit-MAIN[24][62]">!MAIN[24][62]</a></td></tr>

<tr><td>D3</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D3">IMUX_IMUX[20] invert by <a href="#virtex4-IO-bit-MAIN[24][21]">!MAIN[24][21]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D3">IMUX_IMUX[27] invert by <a href="#virtex4-IO-bit-MAIN[24][58]">!MAIN[24][58]</a></td></tr>

<tr><td>D4</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D4">IMUX_IMUX[16] invert by <a href="#virtex4-IO-bit-MAIN[24][19]">!MAIN[24][19]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D4">IMUX_IMUX[23] invert by <a href="#virtex4-IO-bit-MAIN[24][60]">!MAIN[24][60]</a></td></tr>

<tr><td>D5</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D5">IMUX_IMUX[12] invert by <a href="#virtex4-IO-bit-MAIN[24][18]">!MAIN[24][18]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D5">IMUX_IMUX[19] invert by <a href="#virtex4-IO-bit-MAIN[24][61]">!MAIN[24][61]</a></td></tr>

<tr><td>D6</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-D6">IMUX_IMUX[8] invert by <a href="#virtex4-IO-bit-MAIN[24][16]">!MAIN[24][16]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-D6">IMUX_IMUX[15] invert by <a href="#virtex4-IO-bit-MAIN[24][63]">!MAIN[24][63]</a></td></tr>

<tr><td>T1</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-T1">IMUX_IMUX[13] invert by <a href="#virtex4-IO-bit-MAIN[24][4]">!MAIN[24][4]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-T1">IMUX_IMUX[9] invert by <a href="#virtex4-IO-bit-MAIN[24][75]">!MAIN[24][75]</a></td></tr>

<tr><td>T2</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-T2">IMUX_IMUX[5] invert by <a href="#virtex4-IO-bit-MAIN[24][6]">!MAIN[24][6]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-T2">IMUX_IMUX[1] invert by <a href="#virtex4-IO-bit-MAIN[24][73]">!MAIN[24][73]</a></td></tr>

<tr><td>T3</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-T3">IMUX_IMUX[30] invert by <a href="#virtex4-IO-bit-MAIN[24][8]">!MAIN[24][8]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-T3">IMUX_IMUX[26] invert by <a href="#virtex4-IO-bit-MAIN[24][71]">!MAIN[24][71]</a></td></tr>

<tr><td>T4</td><td>in</td><td id="virtex4-IO-OLOGIC[0]-inpinv-T4">IMUX_IMUX[22] invert by <a href="#virtex4-IO-bit-MAIN[24][13]">!MAIN[24][13]</a></td><td id="virtex4-IO-OLOGIC[1]-inpinv-T4">IMUX_IMUX[18] invert by <a href="#virtex4-IO-bit-MAIN[24][66]">!MAIN[24][66]</a></td></tr>

<tr><td>TQ</td><td>out</td><td>OUT_SEC_TMIN[1]</td><td>OUT_SEC_TMIN[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO bel OLOGIC_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>OLOGIC[0]</th><th>OLOGIC[1]</th></tr>

</thead>

<tbody>
<tr><td>CLK1_INV</td><td id="virtex4-IO-OLOGIC[0]-CLK1_INV"><a href="#virtex4-IO-bit-MAIN[21][6]">!MAIN[21][6]</a></td><td id="virtex4-IO-OLOGIC[1]-CLK1_INV"><a href="#virtex4-IO-bit-MAIN[21][73]">!MAIN[21][73]</a></td></tr>

<tr><td>CLK2_INV</td><td id="virtex4-IO-OLOGIC[0]-CLK2_INV"><a href="#virtex4-IO-bit-MAIN[21][7]">!MAIN[21][7]</a></td><td id="virtex4-IO-OLOGIC[1]-CLK2_INV"><a href="#virtex4-IO-bit-MAIN[21][72]">!MAIN[21][72]</a></td></tr>

<tr><td>FFO_INIT bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT[0]"><a href="#virtex4-IO-bit-MAIN[24][1]">!MAIN[24][1]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT[0]"><a href="#virtex4-IO-bit-MAIN[24][70]">!MAIN[24][70]</a></td></tr>

<tr><td>FFO_INIT bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT[1]"><a href="#virtex4-IO-bit-MAIN[24][3]">!MAIN[24][3]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT[1]"><a href="#virtex4-IO-bit-MAIN[24][76]">!MAIN[24][76]</a></td></tr>

<tr><td>FFO_INIT bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT[2]"><a href="#virtex4-IO-bit-MAIN[24][9]">!MAIN[24][9]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT[2]"><a href="#virtex4-IO-bit-MAIN[24][78]">!MAIN[24][78]</a></td></tr>

<tr><td>FFO_INIT bit 3</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT[3]"><a href="#virtex4-IO-bit-MAIN[25][26]">!MAIN[25][26]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT[3]"><a href="#virtex4-IO-bit-MAIN[25][53]">!MAIN[25][53]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[0]"><a href="#virtex4-IO-bit-MAIN[24][32]">!MAIN[24][32]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[0]"><a href="#virtex4-IO-bit-MAIN[24][42]">!MAIN[24][42]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[1]"><a href="#virtex4-IO-bit-MAIN[24][36]">!MAIN[24][36]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[1]"><a href="#virtex4-IO-bit-MAIN[24][43]">!MAIN[24][43]</a></td></tr>

<tr><td>FFO_INIT_SERDES bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[2]"><a href="#virtex4-IO-bit-MAIN[24][37]">!MAIN[24][37]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[2]"><a href="#virtex4-IO-bit-MAIN[24][47]">!MAIN[24][47]</a></td></tr>

<tr><td>FFO_SRVAL bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFO_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[25][25]">!MAIN[25][25]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[25][45]">!MAIN[25][45]</a></td></tr>

<tr><td>FFO_SRVAL bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFO_SRVAL[1]"><a href="#virtex4-IO-bit-MAIN[25][33]">!MAIN[25][33]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SRVAL[1]"><a href="#virtex4-IO-bit-MAIN[25][46]">!MAIN[25][46]</a></td></tr>

<tr><td>FFO_SRVAL bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFO_SRVAL[2]"><a href="#virtex4-IO-bit-MAIN[25][34]">!MAIN[25][34]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SRVAL[2]"><a href="#virtex4-IO-bit-MAIN[25][54]">!MAIN[25][54]</a></td></tr>

<tr><td>FFO_SERDES bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFO_SERDES[0]"><a href="#virtex4-IO-bit-MAIN[25][0]">MAIN[25][0]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SERDES[0]"><a href="#virtex4-IO-bit-MAIN[25][65]">MAIN[25][65]</a></td></tr>

<tr><td>FFO_SERDES bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFO_SERDES[1]"><a href="#virtex4-IO-bit-MAIN[25][4]">MAIN[25][4]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SERDES[1]"><a href="#virtex4-IO-bit-MAIN[25][71]">MAIN[25][71]</a></td></tr>

<tr><td>FFO_SERDES bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFO_SERDES[2]"><a href="#virtex4-IO-bit-MAIN[25][8]">MAIN[25][8]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SERDES[2]"><a href="#virtex4-IO-bit-MAIN[25][75]">MAIN[25][75]</a></td></tr>

<tr><td>FFO_SERDES bit 3</td><td id="virtex4-IO-OLOGIC[0]-FFO_SERDES[3]"><a href="#virtex4-IO-bit-MAIN[25][14]">MAIN[25][14]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SERDES[3]"><a href="#virtex4-IO-bit-MAIN[25][79]">MAIN[25][79]</a></td></tr>

<tr><td>FFO_LATCH</td><td id="virtex4-IO-OLOGIC[0]-FFO_LATCH"><a href="#virtex4-IO-bit-MAIN[25][32]">MAIN[25][32]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_LATCH"><a href="#virtex4-IO-bit-MAIN[25][47]">MAIN[25][47]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[0]"><a href="#virtex4-IO-bit-MAIN[24][12]">MAIN[24][12]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[0]"><a href="#virtex4-IO-bit-MAIN[24][44]">MAIN[24][44]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[1]"><a href="#virtex4-IO-bit-MAIN[24][35]">MAIN[24][35]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[1]"><a href="#virtex4-IO-bit-MAIN[24][67]">MAIN[24][67]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[2]"><a href="#virtex4-IO-bit-MAIN[25][18]">MAIN[25][18]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[2]"><a href="#virtex4-IO-bit-MAIN[25][41]">MAIN[25][41]</a></td></tr>

<tr><td>FFO_SR_SYNC bit 3</td><td id="virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[3]"><a href="#virtex4-IO-bit-MAIN[25][38]">MAIN[25][38]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[3]"><a href="#virtex4-IO-bit-MAIN[25][61]">MAIN[25][61]</a></td></tr>

<tr><td>FFO_SR_ENABLE</td><td id="virtex4-IO-OLOGIC[0]-FFO_SR_ENABLE"><a href="#virtex4-IO-bit-MAIN[25][35]">MAIN[25][35]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_SR_ENABLE"><a href="#virtex4-IO-bit-MAIN[25][44]">MAIN[25][44]</a></td></tr>

<tr><td>FFO_REV_ENABLE</td><td id="virtex4-IO-OLOGIC[0]-FFO_REV_ENABLE"><a href="#virtex4-IO-bit-MAIN[25][39]">MAIN[25][39]</a></td><td id="virtex4-IO-OLOGIC[1]-FFO_REV_ENABLE"><a href="#virtex4-IO-bit-MAIN[25][40]">MAIN[25][40]</a></td></tr>

<tr><td>MUX_O</td><td><a href="#virtex4-IO-OLOGIC[0]-MUX_O">[enum: OLOGIC_MUX_O]</a></td><td><a href="#virtex4-IO-OLOGIC[1]-MUX_O">[enum: OLOGIC_MUX_O]</a></td></tr>

<tr><td>FFT_INIT bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFT_INIT[0]"><a href="#virtex4-IO-bit-MAIN[24][0]">!MAIN[24][0]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_INIT[0]"><a href="#virtex4-IO-bit-MAIN[24][53]">!MAIN[24][53]</a></td></tr>

<tr><td>FFT_INIT bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFT_INIT[1]"><a href="#virtex4-IO-bit-MAIN[24][2]">!MAIN[24][2]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_INIT[1]"><a href="#virtex4-IO-bit-MAIN[24][64]">!MAIN[24][64]</a></td></tr>

<tr><td>FFT_INIT bit 2</td><td id="virtex4-IO-OLOGIC[0]-FFT_INIT[2]"><a href="#virtex4-IO-bit-MAIN[24][7]">!MAIN[24][7]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_INIT[2]"><a href="#virtex4-IO-bit-MAIN[24][72]">!MAIN[24][72]</a></td></tr>

<tr><td>FFT_INIT bit 3</td><td id="virtex4-IO-OLOGIC[0]-FFT_INIT[3]"><a href="#virtex4-IO-bit-MAIN[24][15]">!MAIN[24][15]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_INIT[3]"><a href="#virtex4-IO-bit-MAIN[24][77]">!MAIN[24][77]</a></td></tr>

<tr><td>FFT_INIT bit 4</td><td id="virtex4-IO-OLOGIC[0]-FFT_INIT[4]"><a href="#virtex4-IO-bit-MAIN[24][26]">!MAIN[24][26]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_INIT[4]"><a href="#virtex4-IO-bit-MAIN[24][79]">!MAIN[24][79]</a></td></tr>

<tr><td>FFT1_SRVAL bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFT1_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][28]">!MAIN[24][28]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT1_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][51]">!MAIN[24][51]</a></td></tr>

<tr><td>FFT2_SRVAL bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFT2_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][27]">!MAIN[24][27]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT2_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][52]">!MAIN[24][52]</a></td></tr>

<tr><td>FFT3_SRVAL bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFT3_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][25]">!MAIN[24][25]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT3_SRVAL[0]"><a href="#virtex4-IO-bit-MAIN[24][54]">!MAIN[24][54]</a></td></tr>

<tr><td>FFT_LATCH</td><td id="virtex4-IO-OLOGIC[0]-FFT_LATCH"><a href="#virtex4-IO-bit-MAIN[24][20]">MAIN[24][20]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_LATCH"><a href="#virtex4-IO-bit-MAIN[24][59]">MAIN[24][59]</a></td></tr>

<tr><td>FFT_SR_SYNC bit 0</td><td id="virtex4-IO-OLOGIC[0]-FFT_SR_SYNC[0]"><a href="#virtex4-IO-bit-MAIN[24][5]">MAIN[24][5]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_SR_SYNC[0]"><a href="#virtex4-IO-bit-MAIN[24][46]">MAIN[24][46]</a></td></tr>

<tr><td>FFT_SR_SYNC bit 1</td><td id="virtex4-IO-OLOGIC[0]-FFT_SR_SYNC[1]"><a href="#virtex4-IO-bit-MAIN[24][33]">MAIN[24][33]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_SR_SYNC[1]"><a href="#virtex4-IO-bit-MAIN[24][74]">MAIN[24][74]</a></td></tr>

<tr><td>FFT_SR_ENABLE</td><td id="virtex4-IO-OLOGIC[0]-FFT_SR_ENABLE"><a href="#virtex4-IO-bit-MAIN[24][31]">MAIN[24][31]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_SR_ENABLE"><a href="#virtex4-IO-bit-MAIN[24][48]">MAIN[24][48]</a></td></tr>

<tr><td>FFT_REV_ENABLE</td><td id="virtex4-IO-OLOGIC[0]-FFT_REV_ENABLE"><a href="#virtex4-IO-bit-MAIN[24][34]">MAIN[24][34]</a></td><td id="virtex4-IO-OLOGIC[1]-FFT_REV_ENABLE"><a href="#virtex4-IO-bit-MAIN[24][45]">MAIN[24][45]</a></td></tr>

<tr><td>MUX_T</td><td><a href="#virtex4-IO-OLOGIC[0]-MUX_T">[enum: OLOGIC_MUX_T]</a></td><td><a href="#virtex4-IO-OLOGIC[1]-MUX_T">[enum: OLOGIC_MUX_T]</a></td></tr>

<tr><td>INIT_LOADCNT bit 0</td><td id="virtex4-IO-OLOGIC[0]-INIT_LOADCNT[0]"><a href="#virtex4-IO-bit-MAIN[25][24]">!MAIN[25][24]</a></td><td id="virtex4-IO-OLOGIC[1]-INIT_LOADCNT[0]"><a href="#virtex4-IO-bit-MAIN[25][55]">!MAIN[25][55]</a></td></tr>

<tr><td>INIT_LOADCNT bit 1</td><td id="virtex4-IO-OLOGIC[0]-INIT_LOADCNT[1]"><a href="#virtex4-IO-bit-MAIN[25][10]">!MAIN[25][10]</a></td><td id="virtex4-IO-OLOGIC[1]-INIT_LOADCNT[1]"><a href="#virtex4-IO-bit-MAIN[25][69]">!MAIN[25][69]</a></td></tr>

<tr><td>INIT_LOADCNT bit 2</td><td id="virtex4-IO-OLOGIC[0]-INIT_LOADCNT[2]"><a href="#virtex4-IO-bit-MAIN[25][5]">!MAIN[25][5]</a></td><td id="virtex4-IO-OLOGIC[1]-INIT_LOADCNT[2]"><a href="#virtex4-IO-bit-MAIN[25][74]">!MAIN[25][74]</a></td></tr>

<tr><td>INIT_LOADCNT bit 3</td><td id="virtex4-IO-OLOGIC[0]-INIT_LOADCNT[3]"><a href="#virtex4-IO-bit-MAIN[25][1]">!MAIN[25][1]</a></td><td id="virtex4-IO-OLOGIC[1]-INIT_LOADCNT[3]"><a href="#virtex4-IO-bit-MAIN[25][78]">!MAIN[25][78]</a></td></tr>

<tr><td>SERDES</td><td id="virtex4-IO-OLOGIC[0]-SERDES"><a href="#virtex4-IO-bit-MAIN[24][38]">MAIN[24][38]</a></td><td id="virtex4-IO-OLOGIC[1]-SERDES"><a href="#virtex4-IO-bit-MAIN[24][41]">MAIN[24][41]</a></td></tr>

<tr><td>SERDES_MODE</td><td><a href="#virtex4-IO-OLOGIC[0]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td><td><a href="#virtex4-IO-OLOGIC[1]-SERDES_MODE">[enum: IO_SERDES_MODE]</a></td></tr>

<tr><td>DATA_WIDTH</td><td><a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td><td><a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH">[enum: IO_DATA_WIDTH]</a></td></tr>

<tr><td>TRISTATE_WIDTH</td><td><a href="#virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH">[enum: OLOGIC_TRISTATE_WIDTH]</a></td><td><a href="#virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH">[enum: OLOGIC_TRISTATE_WIDTH]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum OLOGIC_MUX_O</caption>
<thead>
<tr id="virtex4-IO-OLOGIC[0]-MUX_O"><th>OLOGIC[0].MUX_O</th><td id="virtex4-IO-OLOGIC[0]-MUX_O[2]"><a href="#virtex4-IO-bit-MAIN[25][28]">MAIN[25][28]</a></td><td id="virtex4-IO-OLOGIC[0]-MUX_O[1]"><a href="#virtex4-IO-bit-MAIN[25][27]">MAIN[25][27]</a></td><td id="virtex4-IO-OLOGIC[0]-MUX_O[0]"><a href="#virtex4-IO-bit-MAIN[25][31]">MAIN[25][31]</a></td></tr>

<tr id="virtex4-IO-OLOGIC[1]-MUX_O"><th>OLOGIC[1].MUX_O</th><td id="virtex4-IO-OLOGIC[1]-MUX_O[2]"><a href="#virtex4-IO-bit-MAIN[25][51]">MAIN[25][51]</a></td><td id="virtex4-IO-OLOGIC[1]-MUX_O[1]"><a href="#virtex4-IO-bit-MAIN[25][52]">MAIN[25][52]</a></td><td id="virtex4-IO-OLOGIC[1]-MUX_O[0]"><a href="#virtex4-IO-bit-MAIN[25][48]">MAIN[25][48]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>D1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>FFO1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>FFODDR</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum OLOGIC_MUX_T</caption>
<thead>
<tr id="virtex4-IO-OLOGIC[0]-MUX_T"><th>OLOGIC[0].MUX_T</th><td id="virtex4-IO-OLOGIC[0]-MUX_T[2]"><a href="#virtex4-IO-bit-MAIN[24][11]">MAIN[24][11]</a></td><td id="virtex4-IO-OLOGIC[0]-MUX_T[1]"><a href="#virtex4-IO-bit-MAIN[24][10]">MAIN[24][10]</a></td><td id="virtex4-IO-OLOGIC[0]-MUX_T[0]"><a href="#virtex4-IO-bit-MAIN[24][24]">MAIN[24][24]</a></td></tr>

<tr id="virtex4-IO-OLOGIC[1]-MUX_T"><th>OLOGIC[1].MUX_T</th><td id="virtex4-IO-OLOGIC[1]-MUX_T[2]"><a href="#virtex4-IO-bit-MAIN[24][68]">MAIN[24][68]</a></td><td id="virtex4-IO-OLOGIC[1]-MUX_T[1]"><a href="#virtex4-IO-bit-MAIN[24][69]">MAIN[24][69]</a></td><td id="virtex4-IO-OLOGIC[1]-MUX_T[0]"><a href="#virtex4-IO-bit-MAIN[24][55]">MAIN[24][55]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>T1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>FFT1</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>FFTDDR</td><td>1</td><td>1</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IO_SERDES_MODE</caption>
<thead>
<tr id="virtex4-IO-OLOGIC[0]-SERDES_MODE"><th>OLOGIC[0].SERDES_MODE</th><td id="virtex4-IO-OLOGIC[0]-SERDES_MODE[0]"><a href="#virtex4-IO-bit-MAIN[24][39]">MAIN[24][39]</a></td></tr>

<tr id="virtex4-IO-OLOGIC[1]-SERDES_MODE"><th>OLOGIC[1].SERDES_MODE</th><td id="virtex4-IO-OLOGIC[1]-SERDES_MODE[0]"><a href="#virtex4-IO-bit-MAIN[24][40]">MAIN[24][40]</a></td></tr>

</thead>

<tbody>
<tr><td>MASTER</td><td>0</td></tr>

<tr><td>SLAVE</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IO_DATA_WIDTH</caption>
<thead>
<tr id="virtex4-IO-OLOGIC[0]-DATA_WIDTH"><th>OLOGIC[0].DATA_WIDTH</th><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[7]"><a href="#virtex4-IO-bit-MAIN[25][6]">MAIN[25][6]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[6]"><a href="#virtex4-IO-bit-MAIN[25][17]">MAIN[25][17]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[5]"><a href="#virtex4-IO-bit-MAIN[25][12]">MAIN[25][12]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[4]"><a href="#virtex4-IO-bit-MAIN[25][13]">MAIN[25][13]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[3]"><a href="#virtex4-IO-bit-MAIN[25][15]">MAIN[25][15]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[2]"><a href="#virtex4-IO-bit-MAIN[25][9]">MAIN[25][9]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[25][11]">MAIN[25][11]</a></td><td id="virtex4-IO-OLOGIC[0]-DATA_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[25][2]">MAIN[25][2]</a></td></tr>

<tr id="virtex4-IO-OLOGIC[1]-DATA_WIDTH"><th>OLOGIC[1].DATA_WIDTH</th><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[7]"><a href="#virtex4-IO-bit-MAIN[25][73]">MAIN[25][73]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[6]"><a href="#virtex4-IO-bit-MAIN[25][62]">MAIN[25][62]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[5]"><a href="#virtex4-IO-bit-MAIN[25][67]">MAIN[25][67]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[4]"><a href="#virtex4-IO-bit-MAIN[25][66]">MAIN[25][66]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[3]"><a href="#virtex4-IO-bit-MAIN[25][64]">MAIN[25][64]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[2]"><a href="#virtex4-IO-bit-MAIN[25][70]">MAIN[25][70]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[25][68]">MAIN[25][68]</a></td><td id="virtex4-IO-OLOGIC[1]-DATA_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[25][77]">MAIN[25][77]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>_4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>

<tr><td>_5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_6</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_7</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum OLOGIC_TRISTATE_WIDTH</caption>
<thead>
<tr id="virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH"><th>OLOGIC[0].TRISTATE_WIDTH</th><td id="virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[24][29]">MAIN[24][29]</a></td><td id="virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[24][30]">MAIN[24][30]</a></td></tr>

<tr id="virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH"><th>OLOGIC[1].TRISTATE_WIDTH</th><td id="virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH[1]"><a href="#virtex4-IO-bit-MAIN[24][50]">MAIN[24][50]</a></td><td id="virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH[0]"><a href="#virtex4-IO-bit-MAIN[24][49]">MAIN[24][49]</a></td></tr>

</thead>

<tbody>
<tr><td>_1</td><td>0</td><td>0</td></tr>

<tr><td>_2</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-iob_v4"><a class="header" href="#bels-iob_v4">Bels IOB_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel IOB_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO bel IOB_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IOB[0]</th><th>IOB[1]</th></tr>

</thead>

<tbody>
<tr><td>PULL</td><td><a href="#virtex4-IO-IOB[0]-PULL">[enum: IOB_PULL]</a></td><td><a href="#virtex4-IO-IOB[1]-PULL">[enum: IOB_PULL]</a></td></tr>

<tr><td>VREF_SYSMON</td><td id="virtex4-IO-IOB[0]-VREF_SYSMON"><a href="#virtex4-IO-bit-MAIN[26][39]">MAIN[26][39]</a></td><td id="virtex4-IO-IOB[1]-VREF_SYSMON"><a href="#virtex4-IO-bit-MAIN[26][40]">MAIN[26][40]</a></td></tr>

<tr><td>VR</td><td id="virtex4-IO-IOB[0]-VR"><a href="#virtex4-IO-bit-MAIN[26][38]">MAIN[26][38]</a></td><td id="virtex4-IO-IOB[1]-VR"><a href="#virtex4-IO-bit-MAIN[26][41]">MAIN[26][41]</a></td></tr>

<tr><td>IBUF_MODE</td><td><a href="#virtex4-IO-IOB[0]-IBUF_MODE">[enum: IOB_IBUF_MODE]</a></td><td><a href="#virtex4-IO-IOB[1]-IBUF_MODE">[enum: IOB_IBUF_MODE]</a></td></tr>

<tr><td>OUTPUT_ENABLE bit 0</td><td id="virtex4-IO-IOB[0]-OUTPUT_ENABLE[0]"><a href="#virtex4-IO-bit-MAIN[25][21]">MAIN[25][21]</a></td><td id="virtex4-IO-IOB[1]-OUTPUT_ENABLE[0]"><a href="#virtex4-IO-bit-MAIN[25][58]">MAIN[25][58]</a></td></tr>

<tr><td>OUTPUT_ENABLE bit 1</td><td id="virtex4-IO-IOB[0]-OUTPUT_ENABLE[1]"><a href="#virtex4-IO-bit-MAIN[26][17]">MAIN[26][17]</a></td><td id="virtex4-IO-IOB[1]-OUTPUT_ENABLE[1]"><a href="#virtex4-IO-bit-MAIN[26][62]">MAIN[26][62]</a></td></tr>

<tr><td>DCI_MODE</td><td><a href="#virtex4-IO-IOB[0]-DCI_MODE">[enum: IOB_DCI_MODE]</a></td><td><a href="#virtex4-IO-IOB[1]-DCI_MODE">[enum: IOB_DCI_MODE]</a></td></tr>

<tr><td>DCI_MISC bit 0</td><td id="virtex4-IO-IOB[0]-DCI_MISC[0]"><a href="#virtex4-IO-bit-MAIN[26][23]">MAIN[26][23]</a></td><td id="virtex4-IO-IOB[1]-DCI_MISC[0]"><a href="#virtex4-IO-bit-MAIN[26][56]">MAIN[26][56]</a></td></tr>

<tr><td>DCI_MISC bit 1</td><td id="virtex4-IO-IOB[0]-DCI_MISC[1]"><a href="#virtex4-IO-bit-MAIN[26][34]">MAIN[26][34]</a></td><td id="virtex4-IO-IOB[1]-DCI_MISC[1]"><a href="#virtex4-IO-bit-MAIN[26][45]">MAIN[26][45]</a></td></tr>

<tr><td>DCI_T</td><td id="virtex4-IO-IOB[0]-DCI_T"><a href="#virtex4-IO-bit-MAIN[26][8]">MAIN[26][8]</a></td><td id="virtex4-IO-IOB[1]-DCI_T"><a href="#virtex4-IO-bit-MAIN[26][71]">MAIN[26][71]</a></td></tr>

<tr><td>DCIUPDATEMODE_ASREQUIRED</td><td id="virtex4-IO-IOB[0]-DCIUPDATEMODE_ASREQUIRED"><a href="#virtex4-IO-bit-MAIN[26][14]">!MAIN[26][14]</a></td><td id="virtex4-IO-IOB[1]-DCIUPDATEMODE_ASREQUIRED"><a href="#virtex4-IO-bit-MAIN[26][65]">!MAIN[26][65]</a></td></tr>

<tr><td>PDRIVE bit 0</td><td id="virtex4-IO-IOB[0]-PDRIVE[0]"><a href="#virtex4-IO-bit-MAIN[26][25]">MAIN[26][25]</a></td><td id="virtex4-IO-IOB[1]-PDRIVE[0]"><a href="#virtex4-IO-bit-MAIN[26][54]">MAIN[26][54]</a></td></tr>

<tr><td>PDRIVE bit 1</td><td id="virtex4-IO-IOB[0]-PDRIVE[1]"><a href="#virtex4-IO-bit-MAIN[26][27]">!MAIN[26][27]</a></td><td id="virtex4-IO-IOB[1]-PDRIVE[1]"><a href="#virtex4-IO-bit-MAIN[26][52]">!MAIN[26][52]</a></td></tr>

<tr><td>PDRIVE bit 2</td><td id="virtex4-IO-IOB[0]-PDRIVE[2]"><a href="#virtex4-IO-bit-MAIN[26][29]">MAIN[26][29]</a></td><td id="virtex4-IO-IOB[1]-PDRIVE[2]"><a href="#virtex4-IO-bit-MAIN[26][50]">MAIN[26][50]</a></td></tr>

<tr><td>PDRIVE bit 3</td><td id="virtex4-IO-IOB[0]-PDRIVE[3]"><a href="#virtex4-IO-bit-MAIN[26][31]">!MAIN[26][31]</a></td><td id="virtex4-IO-IOB[1]-PDRIVE[3]"><a href="#virtex4-IO-bit-MAIN[26][48]">!MAIN[26][48]</a></td></tr>

<tr><td>PDRIVE bit 4</td><td id="virtex4-IO-IOB[0]-PDRIVE[4]"><a href="#virtex4-IO-bit-MAIN[26][33]">MAIN[26][33]</a></td><td id="virtex4-IO-IOB[1]-PDRIVE[4]"><a href="#virtex4-IO-bit-MAIN[26][46]">MAIN[26][46]</a></td></tr>

<tr><td>NDRIVE bit 0</td><td id="virtex4-IO-IOB[0]-NDRIVE[0]"><a href="#virtex4-IO-bit-MAIN[26][24]">MAIN[26][24]</a></td><td id="virtex4-IO-IOB[1]-NDRIVE[0]"><a href="#virtex4-IO-bit-MAIN[26][55]">MAIN[26][55]</a></td></tr>

<tr><td>NDRIVE bit 1</td><td id="virtex4-IO-IOB[0]-NDRIVE[1]"><a href="#virtex4-IO-bit-MAIN[26][26]">!MAIN[26][26]</a></td><td id="virtex4-IO-IOB[1]-NDRIVE[1]"><a href="#virtex4-IO-bit-MAIN[26][53]">!MAIN[26][53]</a></td></tr>

<tr><td>NDRIVE bit 2</td><td id="virtex4-IO-IOB[0]-NDRIVE[2]"><a href="#virtex4-IO-bit-MAIN[26][28]">!MAIN[26][28]</a></td><td id="virtex4-IO-IOB[1]-NDRIVE[2]"><a href="#virtex4-IO-bit-MAIN[26][51]">!MAIN[26][51]</a></td></tr>

<tr><td>NDRIVE bit 3</td><td id="virtex4-IO-IOB[0]-NDRIVE[3]"><a href="#virtex4-IO-bit-MAIN[26][30]">MAIN[26][30]</a></td><td id="virtex4-IO-IOB[1]-NDRIVE[3]"><a href="#virtex4-IO-bit-MAIN[26][49]">MAIN[26][49]</a></td></tr>

<tr><td>NDRIVE bit 4</td><td id="virtex4-IO-IOB[0]-NDRIVE[4]"><a href="#virtex4-IO-bit-MAIN[26][32]">MAIN[26][32]</a></td><td id="virtex4-IO-IOB[1]-NDRIVE[4]"><a href="#virtex4-IO-bit-MAIN[26][47]">MAIN[26][47]</a></td></tr>

<tr><td>PSLEW bit 0</td><td id="virtex4-IO-IOB[0]-PSLEW[0]"><a href="#virtex4-IO-bit-MAIN[26][0]">MAIN[26][0]</a></td><td id="virtex4-IO-IOB[1]-PSLEW[0]"><a href="#virtex4-IO-bit-MAIN[26][79]">MAIN[26][79]</a></td></tr>

<tr><td>PSLEW bit 1</td><td id="virtex4-IO-IOB[0]-PSLEW[1]"><a href="#virtex4-IO-bit-MAIN[26][6]">MAIN[26][6]</a></td><td id="virtex4-IO-IOB[1]-PSLEW[1]"><a href="#virtex4-IO-bit-MAIN[26][73]">MAIN[26][73]</a></td></tr>

<tr><td>PSLEW bit 2</td><td id="virtex4-IO-IOB[0]-PSLEW[2]"><a href="#virtex4-IO-bit-MAIN[26][12]">MAIN[26][12]</a></td><td id="virtex4-IO-IOB[1]-PSLEW[2]"><a href="#virtex4-IO-bit-MAIN[26][67]">MAIN[26][67]</a></td></tr>

<tr><td>PSLEW bit 3</td><td id="virtex4-IO-IOB[0]-PSLEW[3]"><a href="#virtex4-IO-bit-MAIN[26][18]">MAIN[26][18]</a></td><td id="virtex4-IO-IOB[1]-PSLEW[3]"><a href="#virtex4-IO-bit-MAIN[26][61]">MAIN[26][61]</a></td></tr>

<tr><td>NSLEW bit 0</td><td id="virtex4-IO-IOB[0]-NSLEW[0]"><a href="#virtex4-IO-bit-MAIN[26][1]">MAIN[26][1]</a></td><td id="virtex4-IO-IOB[1]-NSLEW[0]"><a href="#virtex4-IO-bit-MAIN[26][78]">MAIN[26][78]</a></td></tr>

<tr><td>NSLEW bit 1</td><td id="virtex4-IO-IOB[0]-NSLEW[1]"><a href="#virtex4-IO-bit-MAIN[26][7]">!MAIN[26][7]</a></td><td id="virtex4-IO-IOB[1]-NSLEW[1]"><a href="#virtex4-IO-bit-MAIN[26][72]">!MAIN[26][72]</a></td></tr>

<tr><td>NSLEW bit 2</td><td id="virtex4-IO-IOB[0]-NSLEW[2]"><a href="#virtex4-IO-bit-MAIN[26][13]">MAIN[26][13]</a></td><td id="virtex4-IO-IOB[1]-NSLEW[2]"><a href="#virtex4-IO-bit-MAIN[26][66]">MAIN[26][66]</a></td></tr>

<tr><td>NSLEW bit 3</td><td id="virtex4-IO-IOB[0]-NSLEW[3]"><a href="#virtex4-IO-bit-MAIN[25][19]">MAIN[25][19]</a></td><td id="virtex4-IO-IOB[1]-NSLEW[3]"><a href="#virtex4-IO-bit-MAIN[25][60]">MAIN[25][60]</a></td></tr>

<tr><td>OUTPUT_MISC bit 0</td><td id="virtex4-IO-IOB[0]-OUTPUT_MISC[0]"><a href="#virtex4-IO-bit-MAIN[26][19]">MAIN[26][19]</a></td><td id="virtex4-IO-IOB[1]-OUTPUT_MISC[0]"><a href="#virtex4-IO-bit-MAIN[26][60]">MAIN[26][60]</a></td></tr>

<tr><td>OUTPUT_MISC bit 1</td><td id="virtex4-IO-IOB[0]-OUTPUT_MISC[1]"><a href="#virtex4-IO-bit-MAIN[25][20]">MAIN[25][20]</a></td><td id="virtex4-IO-IOB[1]-OUTPUT_MISC[1]"><a href="#virtex4-IO-bit-MAIN[25][59]">MAIN[25][59]</a></td></tr>

<tr><td>LVDS bit 0</td><td id="virtex4-IO-IOB[0]-LVDS[0]"><a href="#virtex4-IO-bit-MAIN[26][9]">MAIN[26][9]</a></td><td id="virtex4-IO-IOB[1]-LVDS[0]"><a href="#virtex4-IO-bit-MAIN[26][70]">MAIN[26][70]</a></td></tr>

<tr><td>LVDS bit 1</td><td id="virtex4-IO-IOB[0]-LVDS[1]"><a href="#virtex4-IO-bit-MAIN[26][22]">MAIN[26][22]</a></td><td id="virtex4-IO-IOB[1]-LVDS[1]"><a href="#virtex4-IO-bit-MAIN[26][57]">MAIN[26][57]</a></td></tr>

<tr><td>LVDS bit 2</td><td id="virtex4-IO-IOB[0]-LVDS[2]"><a href="#virtex4-IO-bit-MAIN[26][20]">MAIN[26][20]</a></td><td id="virtex4-IO-IOB[1]-LVDS[2]"><a href="#virtex4-IO-bit-MAIN[26][59]">MAIN[26][59]</a></td></tr>

<tr><td>LVDS bit 3</td><td id="virtex4-IO-IOB[0]-LVDS[3]"><a href="#virtex4-IO-bit-MAIN[25][22]">MAIN[25][22]</a></td><td id="virtex4-IO-IOB[1]-LVDS[3]"><a href="#virtex4-IO-bit-MAIN[25][57]">MAIN[25][57]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IOB_PULL</caption>
<thead>
<tr id="virtex4-IO-IOB[0]-PULL"><th>IOB[0].PULL</th><td id="virtex4-IO-IOB[0]-PULL[2]"><a href="#virtex4-IO-bit-MAIN[26][16]">MAIN[26][16]</a></td><td id="virtex4-IO-IOB[0]-PULL[1]"><a href="#virtex4-IO-bit-MAIN[26][15]">MAIN[26][15]</a></td><td id="virtex4-IO-IOB[0]-PULL[0]"><a href="#virtex4-IO-bit-MAIN[26][21]">MAIN[26][21]</a></td></tr>

<tr id="virtex4-IO-IOB[1]-PULL"><th>IOB[1].PULL</th><td id="virtex4-IO-IOB[1]-PULL[2]"><a href="#virtex4-IO-bit-MAIN[26][63]">MAIN[26][63]</a></td><td id="virtex4-IO-IOB[1]-PULL[1]"><a href="#virtex4-IO-bit-MAIN[26][64]">MAIN[26][64]</a></td><td id="virtex4-IO-IOB[1]-PULL[0]"><a href="#virtex4-IO-bit-MAIN[26][58]">MAIN[26][58]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IOB_IBUF_MODE</caption>
<thead>
<tr id="virtex4-IO-IOB[0]-IBUF_MODE"><th>IOB[0].IBUF_MODE</th><td id="virtex4-IO-IOB[0]-IBUF_MODE[2]"><a href="#virtex4-IO-bit-MAIN[26][2]">MAIN[26][2]</a></td><td id="virtex4-IO-IOB[0]-IBUF_MODE[1]"><a href="#virtex4-IO-bit-MAIN[26][3]">MAIN[26][3]</a></td><td id="virtex4-IO-IOB[0]-IBUF_MODE[0]"><a href="#virtex4-IO-bit-MAIN[26][4]">MAIN[26][4]</a></td></tr>

<tr id="virtex4-IO-IOB[1]-IBUF_MODE"><th>IOB[1].IBUF_MODE</th><td id="virtex4-IO-IOB[1]-IBUF_MODE[2]"><a href="#virtex4-IO-bit-MAIN[26][77]">MAIN[26][77]</a></td><td id="virtex4-IO-IOB[1]-IBUF_MODE[1]"><a href="#virtex4-IO-bit-MAIN[26][76]">MAIN[26][76]</a></td><td id="virtex4-IO-IOB[1]-IBUF_MODE[0]"><a href="#virtex4-IO-bit-MAIN[26][75]">MAIN[26][75]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>VREF</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>DIFF</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 IO enum IOB_DCI_MODE</caption>
<thead>
<tr id="virtex4-IO-IOB[0]-DCI_MODE"><th>IOB[0].DCI_MODE</th><td id="virtex4-IO-IOB[0]-DCI_MODE[2]"><a href="#virtex4-IO-bit-MAIN[26][37]">MAIN[26][37]</a></td><td id="virtex4-IO-IOB[0]-DCI_MODE[1]"><a href="#virtex4-IO-bit-MAIN[26][36]">MAIN[26][36]</a></td><td id="virtex4-IO-IOB[0]-DCI_MODE[0]"><a href="#virtex4-IO-bit-MAIN[26][35]">MAIN[26][35]</a></td></tr>

<tr id="virtex4-IO-IOB[1]-DCI_MODE"><th>IOB[1].DCI_MODE</th><td id="virtex4-IO-IOB[1]-DCI_MODE[2]"><a href="#virtex4-IO-bit-MAIN[26][42]">MAIN[26][42]</a></td><td id="virtex4-IO-IOB[1]-DCI_MODE[1]"><a href="#virtex4-IO-bit-MAIN[26][43]">MAIN[26][43]</a></td><td id="virtex4-IO-IOB[1]-DCI_MODE[0]"><a href="#virtex4-IO-bit-MAIN[26][44]">MAIN[26][44]</a></td></tr>

</thead>

<tbody>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>OUTPUT</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>OUTPUT_HALF</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>TERM_VCC</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>TERM_SPLIT</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SR_OPTINV[0]</td><td>ILOGIC[0].SR, OLOGIC[0].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[1]</td><td>ILOGIC[1].SR, OLOGIC[1].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[2]</td><td>ILOGIC[0].REV, OLOGIC[0].REV</td></tr>

<tr><td>IMUX_SR_OPTINV[3]</td><td>ILOGIC[1].REV, OLOGIC[1].REV</td></tr>

<tr><td>IMUX_CLK_OPTINV[0]</td><td>ILOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK_OPTINV[1]</td><td>OLOGIC[0].CLKDIV</td></tr>

<tr><td>IMUX_CLK_OPTINV[2]</td><td>ILOGIC[1].CLKDIV</td></tr>

<tr><td>IMUX_CLK_OPTINV[3]</td><td>OLOGIC[1].CLKDIV</td></tr>

<tr><td>IMUX_CE_OPTINV[0]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_CE_OPTINV[1]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>IMUX_CE_OPTINV[2]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_CE_OPTINV[3]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>ILOGIC[0].DLYCE</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>ILOGIC[1].CE1</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>ILOGIC[1].DLYINC</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>ILOGIC[0].DLYRST</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>ILOGIC[0].CE1</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>ILOGIC[1].DLYCE</td></tr>

<tr><td>IMUX_IMUX[8]</td><td>OLOGIC[0].D6</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>ILOGIC[1].CE2</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>ILOGIC[1].DLYRST</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>OLOGIC[0].D5</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>ILOGIC[0].CE2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>OLOGIC[1].D6</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>OLOGIC[1].D5</td></tr>

<tr><td>IMUX_IMUX[20]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_IMUX[22]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>IMUX_IMUX[24]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>ILOGIC[0].DLYINC</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_IMUX[31]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>OUT_BEST_TMIN[0]</td><td>ILOGIC[1].O</td></tr>

<tr><td>OUT_BEST_TMIN[1]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>OUT_BEST_TMIN[2]</td><td>ILOGIC[0].O</td></tr>

<tr><td>OUT_BEST_TMIN[3]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>OUT_BEST_TMIN[4]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_BEST_TMIN[5]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_BEST_TMIN[6]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>OUT_BEST_TMIN[7]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>OUT_SEC_TMIN[0]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_SEC_TMIN[1]</td><td>OLOGIC[0].TQ</td></tr>

<tr><td>OUT_SEC_TMIN[2]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>OUT_SEC_TMIN[3]</td><td>OLOGIC[1].TQ</td></tr>

<tr><td>OUT_SEC_TMIN[4]</td><td>ILOGIC[0].Q5</td></tr>

<tr><td>OUT_SEC_TMIN[5]</td><td>ILOGIC[0].Q6</td></tr>

<tr><td>OUT_SEC_TMIN[6]</td><td>ILOGIC[1].Q6</td></tr>

<tr><td>OUT_SEC_TMIN[7]</td><td>ILOGIC[1].Q5</td></tr>

<tr><td>IMUX_SPEC[0]</td><td>OLOGIC[0].CLK</td></tr>

<tr><td>IMUX_SPEC[1]</td><td>ILOGIC[0].CLK</td></tr>

<tr><td>IMUX_SPEC[2]</td><td>OLOGIC[1].CLK</td></tr>

<tr><td>IMUX_SPEC[3]</td><td>ILOGIC[1].CLK</td></tr>

<tr><td>OUT_CLKPAD</td><td>ILOGIC[1].CLKPAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 IO rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][79]" title="MAIN[19][79]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[2]">ILOGIC[1]:  BITSLIP_ENABLE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][79]" title="MAIN[24][79]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_INIT[4]">OLOGIC[1]: ! FFT_INIT bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][79]" title="MAIN[25][79]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SERDES[3]">OLOGIC[1]:  FFO_SERDES bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][79]" title="MAIN[26][79]">
<a href="#virtex4-IO-IOB[1]-PSLEW[0]">IOB[1]:  PSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][78]" title="MAIN[19][78]">
<a href="#virtex4-IO-ILOGIC[1]-DATA_RATE[0]">ILOGIC[1]:  DATA_RATE bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][78]" title="MAIN[21][78]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[5]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][78]" title="MAIN[24][78]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT[2]">OLOGIC[1]: ! FFO_INIT bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][78]" title="MAIN[25][78]">
<a href="#virtex4-IO-OLOGIC[1]-INIT_LOADCNT[3]">OLOGIC[1]: ! INIT_LOADCNT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][78]" title="MAIN[26][78]">
<a href="#virtex4-IO-IOB[1]-NSLEW[0]">IOB[1]:  NSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][77]" title="MAIN[20][77]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_SYNC">ILOGIC[1]:  BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][77]" title="MAIN[24][77]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_INIT[3]">OLOGIC[1]: ! FFT_INIT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][77]" title="MAIN[25][77]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[0]">OLOGIC[1]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][77]" title="MAIN[26][77]">
<a href="#virtex4-IO-IOB[1]-IBUF_MODE[2]">IOB[1]:  IBUF_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][76]" title="MAIN[24][76]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT[1]">OLOGIC[1]: ! FFO_INIT bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][76]" title="MAIN[26][76]">
<a href="#virtex4-IO-IOB[1]-IBUF_MODE[1]">IOB[1]:  IBUF_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][75]" title="MAIN[21][75]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[5]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][75]" title="MAIN[24][75]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-T1">OLOGIC[1]: !invert T1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][75]" title="MAIN[25][75]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SERDES[2]">OLOGIC[1]:  FFO_SERDES bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][75]" title="MAIN[26][75]">
<a href="#virtex4-IO-IOB[1]-IBUF_MODE[0]">IOB[1]:  IBUF_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][74]" title="MAIN[21][74]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[4]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][74]" title="MAIN[24][74]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_SR_SYNC[1]">OLOGIC[1]:  FFT_SR_SYNC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][74]" title="MAIN[25][74]">
<a href="#virtex4-IO-OLOGIC[1]-INIT_LOADCNT[2]">OLOGIC[1]: ! INIT_LOADCNT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][73]" title="MAIN[19][73]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[0]">ILOGIC[1]:  INIT_BITSLIPCNT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][73]" title="MAIN[21][73]">
<a href="#virtex4-IO-OLOGIC[1]-CLK1_INV">OLOGIC[1]: ! CLK1_INV</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][73]" title="MAIN[24][73]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-T2">OLOGIC[1]: !invert T2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][73]" title="MAIN[25][73]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[7]">OLOGIC[1]:  DATA_WIDTH bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][73]" title="MAIN[26][73]">
<a href="#virtex4-IO-IOB[1]-PSLEW[1]">IOB[1]:  PSLEW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][72]" title="MAIN[19][72]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[1]">ILOGIC[1]:  BITSLIP_ENABLE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][72]" title="MAIN[20][72]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[6]">ILOGIC[1]:  BITSLIP_ENABLE bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][72]" title="MAIN[21][72]">
<a href="#virtex4-IO-OLOGIC[1]-CLK2_INV">OLOGIC[1]: ! CLK2_INV</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][72]" title="MAIN[24][72]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_INIT[2]">OLOGIC[1]: ! FFT_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][72]" title="MAIN[26][72]">
<a href="#virtex4-IO-IOB[1]-NSLEW[1]">IOB[1]: ! NSLEW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][71]" title="MAIN[19][71]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[5]">ILOGIC[1]: ! INIT_RANK2 bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][71]" title="MAIN[20][71]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[5]">ILOGIC[1]:  BITSLIP_ENABLE bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][71]" title="MAIN[21][71]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[4]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][71]" title="MAIN[24][71]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-T3">OLOGIC[1]: !invert T3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][71]" title="MAIN[25][71]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SERDES[1]">OLOGIC[1]:  FFO_SERDES bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][71]" title="MAIN[26][71]">
<a href="#virtex4-IO-IOB[1]-DCI_T">IOB[1]:  DCI_T</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][70]" title="MAIN[19][70]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[4]">ILOGIC[1]: ! INIT_RANK2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][70]" title="MAIN[24][70]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT[0]">OLOGIC[1]: ! FFO_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][70]" title="MAIN[25][70]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[2]">OLOGIC[1]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][70]" title="MAIN[26][70]">
<a href="#virtex4-IO-IOB[1]-LVDS[0]">IOB[1]:  LVDS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][69]" title="MAIN[19][69]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[1]">ILOGIC[1]: ! INIT_RANK2 bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][69]" title="MAIN[20][69]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[3]">ILOGIC[1]: ! INIT_RANK2 bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][69]" title="MAIN[21][69]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[3]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][69]" title="MAIN[24][69]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_T[1]">OLOGIC[1]:  MUX_T bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][69]" title="MAIN[25][69]">
<a href="#virtex4-IO-OLOGIC[1]-INIT_LOADCNT[1]">OLOGIC[1]: ! INIT_LOADCNT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][68]" title="MAIN[19][68]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[0]">ILOGIC[1]: ! INIT_RANK2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][68]" title="MAIN[24][68]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_T[2]">OLOGIC[1]:  MUX_T bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][68]" title="MAIN[25][68]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[1]">OLOGIC[1]:  DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][67]" title="MAIN[19][67]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK2[2]">ILOGIC[1]: ! INIT_RANK2 bit 2</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][67]" title="MAIN[21][67]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[3]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][67]" title="MAIN[24][67]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[1]">OLOGIC[1]:  FFO_SR_SYNC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][67]" title="MAIN[25][67]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[5]">OLOGIC[1]:  DATA_WIDTH bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][67]" title="MAIN[26][67]">
<a href="#virtex4-IO-IOB[1]-PSLEW[2]">IOB[1]:  PSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][66]" title="MAIN[24][66]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-T4">OLOGIC[1]: !invert T4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][66]" title="MAIN[25][66]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[4]">OLOGIC[1]:  DATA_WIDTH bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][66]" title="MAIN[26][66]">
<a href="#virtex4-IO-IOB[1]-NSLEW[2]">IOB[1]:  NSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[25][65]" title="MAIN[25][65]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SERDES[0]">OLOGIC[1]:  FFO_SERDES bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][65]" title="MAIN[26][65]">
<a href="#virtex4-IO-IOB[1]-DCIUPDATEMODE_ASREQUIRED">IOB[1]: ! DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][64]" title="MAIN[19][64]">
<a href="#virtex4-IO-ILOGIC[1]-DATA_WIDTH[2]">ILOGIC[1]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][64]" title="MAIN[20][64]">
<a href="#virtex4-IO-ILOGIC[1]-DATA_WIDTH[0]">ILOGIC[1]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][64]" title="MAIN[21][64]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[2]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][64]" title="MAIN[24][64]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_INIT[1]">OLOGIC[1]: ! FFT_INIT bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][64]" title="MAIN[25][64]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[3]">OLOGIC[1]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][64]" title="MAIN[26][64]">
<a href="#virtex4-IO-IOB[1]-PULL[1]">IOB[1]:  PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][63]" title="MAIN[19][63]">
<a href="#virtex4-IO-ILOGIC[1]-DATA_WIDTH[3]">ILOGIC[1]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][63]" title="MAIN[20][63]">
<a href="#virtex4-IO-ILOGIC[1]-DATA_WIDTH[1]">ILOGIC[1]:  DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][63]" title="MAIN[24][63]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D6">OLOGIC[1]: !invert D6</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][63]" title="MAIN[26][63]">
<a href="#virtex4-IO-IOB[1]-PULL[2]">IOB[1]:  PULL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][62]" title="MAIN[20][62]">
<a href="#virtex4-IO-ILOGIC[1]-inpinv-SR">ILOGIC[1]: invert SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][62]" title="MAIN[24][62]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D2">OLOGIC[1]: !invert D2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][62]" title="MAIN[25][62]">
<a href="#virtex4-IO-OLOGIC[1]-DATA_WIDTH[6]">OLOGIC[1]:  DATA_WIDTH bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][62]" title="MAIN[26][62]">
<a href="#virtex4-IO-IOB[1]-OUTPUT_ENABLE[1]">IOB[1]:  OUTPUT_ENABLE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][61]" title="MAIN[19][61]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[0]">ILOGIC[1]:  BITSLIP_ENABLE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][61]" title="MAIN[20][61]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[1]">ILOGIC[1]:  INIT_BITSLIPCNT bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][61]" title="MAIN[21][61]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[2]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][61]" title="MAIN[24][61]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D5">OLOGIC[1]: !invert D5</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][61]" title="MAIN[25][61]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[3]">OLOGIC[1]:  FFO_SR_SYNC bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][61]" title="MAIN[26][61]">
<a href="#virtex4-IO-IOB[1]-PSLEW[3]">IOB[1]:  PSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][60]" title="MAIN[19][60]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[5]">ILOGIC[1]: ! INIT_RANK3 bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][60]" title="MAIN[20][60]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[4]">ILOGIC[1]:  BITSLIP_ENABLE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][60]" title="MAIN[24][60]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D4">OLOGIC[1]: !invert D4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][60]" title="MAIN[25][60]">
<a href="#virtex4-IO-IOB[1]-NSLEW[3]">IOB[1]:  NSLEW bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][60]" title="MAIN[26][60]">
<a href="#virtex4-IO-IOB[1]-OUTPUT_MISC[0]">IOB[1]:  OUTPUT_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][59]" title="MAIN[19][59]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[4]">ILOGIC[1]: ! INIT_RANK3 bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][59]" title="MAIN[20][59]">
<a href="#virtex4-IO-ILOGIC[1]-BITSLIP_ENABLE[3]">ILOGIC[1]:  BITSLIP_ENABLE bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][59]" title="MAIN[21][59]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[1]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][59]" title="MAIN[24][59]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_LATCH">OLOGIC[1]:  FFT_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][59]" title="MAIN[25][59]">
<a href="#virtex4-IO-IOB[1]-OUTPUT_MISC[1]">IOB[1]:  OUTPUT_MISC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][59]" title="MAIN[26][59]">
<a href="#virtex4-IO-IOB[1]-LVDS[2]">IOB[1]:  LVDS bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][58]" title="MAIN[19][58]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[0]">ILOGIC[1]: ! INIT_RANK3 bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][58]" title="MAIN[20][58]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[3]">ILOGIC[1]: ! INIT_RANK3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][58]" title="MAIN[24][58]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D3">OLOGIC[1]: !invert D3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][58]" title="MAIN[25][58]">
<a href="#virtex4-IO-IOB[1]-OUTPUT_ENABLE[0]">IOB[1]:  OUTPUT_ENABLE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][58]" title="MAIN[26][58]">
<a href="#virtex4-IO-IOB[1]-PULL[0]">IOB[1]:  PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][57]" title="MAIN[19][57]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[1]">ILOGIC[1]: ! INIT_RANK3 bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][57]" title="MAIN[20][57]">
<a href="#virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE[1]">ILOGIC[1]:  DDR_CLK_EDGE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][57]" title="MAIN[21][57]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE[0]">ILOGIC[1]:  IOBDELAY_TYPE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[25][57]" title="MAIN[25][57]">
<a href="#virtex4-IO-IOB[1]-LVDS[3]">IOB[1]:  LVDS bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][57]" title="MAIN[26][57]">
<a href="#virtex4-IO-IOB[1]-LVDS[1]">IOB[1]:  LVDS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][56]" title="MAIN[19][56]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK3[2]">ILOGIC[1]: ! INIT_RANK3 bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][56]" title="MAIN[20][56]">
<a href="#virtex4-IO-ILOGIC[1]-DDR_CLK_EDGE[0]">ILOGIC[1]:  DDR_CLK_EDGE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][56]" title="MAIN[21][56]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[1]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][56]" title="MAIN[24][56]">
<a href="#virtex4-IO-OLOGIC[1]-inpinv-D1">OLOGIC[1]: !invert D1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][56]" title="MAIN[26][56]">
<a href="#virtex4-IO-IOB[1]-DCI_MISC[0]">IOB[1]:  DCI_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][55]" title="MAIN[19][55]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[3]">ILOGIC[1]:  INIT_BITSLIPCNT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][55]" title="MAIN[20][55]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_BITSLIPCNT[2]">ILOGIC[1]:  INIT_BITSLIPCNT bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][55]" title="MAIN[21][55]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_INIT[0]">ILOGIC[1]:  IOBDELAY_VALUE_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][55]" title="MAIN[24][55]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_T[0]">OLOGIC[1]:  MUX_T bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][55]" title="MAIN[25][55]">
<a href="#virtex4-IO-OLOGIC[1]-INIT_LOADCNT[0]">OLOGIC[1]: ! INIT_LOADCNT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][55]" title="MAIN[26][55]">
<a href="#virtex4-IO-IOB[1]-NDRIVE[0]">IOB[1]:  NDRIVE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][54]" title="MAIN[19][54]">
<a href="#virtex4-IO-ILOGIC[1]-OCLK2_INV">ILOGIC[1]:  OCLK2_INV</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][54]" title="MAIN[20][54]">
<a href="#virtex4-IO-ILOGIC[1]-CLK_INV[2]">ILOGIC[1]: ! CLK_INV bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][54]" title="MAIN[24][54]">
<a href="#virtex4-IO-OLOGIC[1]-FFT3_SRVAL[0]">OLOGIC[1]: ! FFT3_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][54]" title="MAIN[25][54]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SRVAL[2]">OLOGIC[1]: ! FFO_SRVAL bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][54]" title="MAIN[26][54]">
<a href="#virtex4-IO-IOB[1]-PDRIVE[0]">IOB[1]:  PDRIVE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][53]" title="MAIN[19][53]">
<a href="#virtex4-IO-ILOGIC[1]-CLK_INV[0]">ILOGIC[1]: ! CLK_INV bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][53]" title="MAIN[20][53]">
<a href="#virtex4-IO-ILOGIC[1]-OCLK1_INV">ILOGIC[1]:  OCLK1_INV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][53]" title="MAIN[24][53]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_INIT[0]">OLOGIC[1]: ! FFT_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][53]" title="MAIN[25][53]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT[3]">OLOGIC[1]: ! FFO_INIT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][53]" title="MAIN[26][53]">
<a href="#virtex4-IO-IOB[1]-NDRIVE[1]">IOB[1]: ! NDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][52]" title="MAIN[19][52]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[3]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][52]" title="MAIN[20][52]">
<a href="#virtex4-IO-ILOGIC[1]-FFI1_SRVAL[0]">ILOGIC[1]: ! FFI1_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][52]" title="MAIN[21][52]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_VALUE_CUR[0]">ILOGIC[1]: ! IOBDELAY_VALUE_CUR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][52]" title="MAIN[24][52]">
<a href="#virtex4-IO-OLOGIC[1]-FFT2_SRVAL[0]">OLOGIC[1]: ! FFT2_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][52]" title="MAIN[25][52]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_O[1]">OLOGIC[1]:  MUX_O bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][52]" title="MAIN[26][52]">
<a href="#virtex4-IO-IOB[1]-PDRIVE[1]">IOB[1]: ! PDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][51]" title="MAIN[19][51]">
<a href="#virtex4-IO-ILOGIC[1]-FFI2_INIT[0]">ILOGIC[1]: ! FFI2_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][51]" title="MAIN[20][51]">
<a href="#virtex4-IO-ILOGIC[1]-FFI4_SRVAL[0]">ILOGIC[1]: ! FFI4_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][51]" title="MAIN[21][51]">
<a href="#virtex4-IO-ILOGIC[1]-IOBDELAY_TYPE[1]">ILOGIC[1]:  IOBDELAY_TYPE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][51]" title="MAIN[24][51]">
<a href="#virtex4-IO-OLOGIC[1]-FFT1_SRVAL[0]">OLOGIC[1]: ! FFT1_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][51]" title="MAIN[25][51]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_O[2]">OLOGIC[1]:  MUX_O bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][51]" title="MAIN[26][51]">
<a href="#virtex4-IO-IOB[1]-NDRIVE[2]">IOB[1]: ! NDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][50]" title="MAIN[19][50]">
<a href="#virtex4-IO-ILOGIC[1]-FFI3_INIT[0]">ILOGIC[1]: ! FFI3_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][50]" title="MAIN[20][50]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[1]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[22][50]" title="MAIN[22][50]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-8">SPEC_INT: mux IMUX_SPEC[2] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][50]" title="MAIN[24][50]">
<a href="#virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH[1]">OLOGIC[1]:  TRISTATE_WIDTH bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][50]" title="MAIN[26][50]">
<a href="#virtex4-IO-IOB[1]-PDRIVE[2]">IOB[1]:  PDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][49]" title="MAIN[19][49]">
<a href="#virtex4-IO-ILOGIC[1]-SERDES">ILOGIC[1]:  SERDES</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][49]" title="MAIN[20][49]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[0]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][49]" title="MAIN[21][49]">
<a href="#virtex4-IO-ILOGIC[1]-FFI_ENABLE">ILOGIC[1]:  FFI_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][49]" title="MAIN[22][49]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-4">SPEC_INT: mux IMUX_SPEC[3] bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][49]" title="MAIN[23][49]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-1">SPEC_INT: mux IMUX_SPEC[3] bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][49]" title="MAIN[24][49]">
<a href="#virtex4-IO-OLOGIC[1]-TRISTATE_WIDTH[0]">OLOGIC[1]:  TRISTATE_WIDTH bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][49]" title="MAIN[26][49]">
<a href="#virtex4-IO-IOB[1]-NDRIVE[3]">IOB[1]:  NDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][48]" title="MAIN[20][48]">
<a href="#virtex4-IO-ILOGIC[1]-CLK_INV[1]">ILOGIC[1]: ! CLK_INV bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][48]" title="MAIN[21][48]">
<a href="#virtex4-IO-ILOGIC[1]-IDELAYMUX[0]">ILOGIC[1]:  IDELAYMUX bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][48]" title="MAIN[22][48]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-3">SPEC_INT: mux IMUX_SPEC[3] bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][48]" title="MAIN[23][48]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-2">SPEC_INT: mux IMUX_SPEC[3] bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][48]" title="MAIN[24][48]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_SR_ENABLE">OLOGIC[1]:  FFT_SR_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][48]" title="MAIN[25][48]">
<a href="#virtex4-IO-OLOGIC[1]-MUX_O[0]">OLOGIC[1]:  MUX_O bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][48]" title="MAIN[26][48]">
<a href="#virtex4-IO-IOB[1]-PDRIVE[3]">IOB[1]: ! PDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][47]" title="MAIN[19][47]">
<a href="#virtex4-IO-ILOGIC[1]-INTERFACE_TYPE[0]">ILOGIC[1]:  INTERFACE_TYPE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][47]" title="MAIN[20][47]">
<a href="#virtex4-IO-ILOGIC[1]-SERDES_MODE[0]">ILOGIC[1]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][47]" title="MAIN[21][47]">
<a href="#virtex4-IO-ILOGIC[0]-READBACK_I[0]">ILOGIC[0]:  READBACK_I bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][47]" title="MAIN[22][47]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-5">SPEC_INT: mux IMUX_SPEC[2] bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][47]" title="MAIN[23][47]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-0">SPEC_INT: mux IMUX_SPEC[3] bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][47]" title="MAIN[24][47]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[2]">OLOGIC[1]: ! FFO_INIT_SERDES bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][47]" title="MAIN[25][47]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_LATCH">OLOGIC[1]:  FFO_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][47]" title="MAIN[26][47]">
<a href="#virtex4-IO-IOB[1]-NDRIVE[4]">IOB[1]:  NDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][46]" title="MAIN[19][46]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[4]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][46]" title="MAIN[20][46]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_CE[1]">ILOGIC[1]: ! INIT_CE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][46]" title="MAIN[21][46]">
<a href="#virtex4-IO-ILOGIC[1]-I_TSBYPASS_ENABLE">ILOGIC[1]:  I_TSBYPASS_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][46]" title="MAIN[22][46]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-6">SPEC_INT: mux IMUX_SPEC[2] bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][46]" title="MAIN[23][46]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-5">SPEC_INT: mux IMUX_SPEC[3] bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][46]" title="MAIN[24][46]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_SR_SYNC[0]">OLOGIC[1]:  FFT_SR_SYNC bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][46]" title="MAIN[25][46]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SRVAL[1]">OLOGIC[1]: ! FFO_SRVAL bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][46]" title="MAIN[26][46]">
<a href="#virtex4-IO-IOB[1]-PDRIVE[4]">IOB[1]:  PDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][45]" title="MAIN[19][45]">
<a href="#virtex4-IO-ILOGIC[1]-inpinv-REV">ILOGIC[1]: invert REV</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][45]" title="MAIN[20][45]">
<a href="#virtex4-IO-ILOGIC[1]-FFI1_INIT[0]">ILOGIC[1]: ! FFI1_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][45]" title="MAIN[21][45]">
<a href="#virtex4-IO-ILOGIC[1]-IDELAYMUX[1]">ILOGIC[1]:  IDELAYMUX bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][45]" title="MAIN[22][45]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-7">SPEC_INT: mux IMUX_SPEC[2] bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][45]" title="MAIN[23][45]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-6">SPEC_INT: mux IMUX_SPEC[3] bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][45]" title="MAIN[24][45]">
<a href="#virtex4-IO-OLOGIC[1]-FFT_REV_ENABLE">OLOGIC[1]:  FFT_REV_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][45]" title="MAIN[25][45]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SRVAL[0]">OLOGIC[1]: ! FFO_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][45]" title="MAIN[26][45]">
<a href="#virtex4-IO-IOB[1]-DCI_MISC[1]">IOB[1]:  DCI_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][44]" title="MAIN[19][44]">
<a href="#virtex4-IO-ILOGIC[1]-NUM_CE[0]">ILOGIC[1]:  NUM_CE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][44]" title="MAIN[20][44]">
<a href="#virtex4-IO-ILOGIC[1]-FFI4_INIT[0]">ILOGIC[1]: ! FFI4_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][44]" title="MAIN[21][44]">
<a href="#virtex4-IO-ILOGIC[1]-I_DELAY_DEFAULT">ILOGIC[1]:  I_DELAY_DEFAULT</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][44]" title="MAIN[22][44]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-8">SPEC_INT: mux IMUX_SPEC[3] bit 8</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][44]" title="MAIN[23][44]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[3]-7">SPEC_INT: mux IMUX_SPEC[3] bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][44]" title="MAIN[24][44]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[0]">OLOGIC[1]:  FFO_SR_SYNC bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][44]" title="MAIN[25][44]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SR_ENABLE">OLOGIC[1]:  FFO_SR_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][44]" title="MAIN[26][44]">
<a href="#virtex4-IO-IOB[1]-DCI_MODE[0]">IOB[1]:  DCI_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][43]" title="MAIN[19][43]">
<a href="#virtex4-IO-ILOGIC[1]-FFI_LATCH">ILOGIC[1]: ! FFI_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][43]" title="MAIN[20][43]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_CE[0]">ILOGIC[1]: ! INIT_CE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][43]" title="MAIN[21][43]">
<a href="#virtex4-IO-ILOGIC[1]-I_DELAY_ENABLE">ILOGIC[1]:  I_DELAY_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][43]" title="MAIN[22][43]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-3">SPEC_INT: mux IMUX_SPEC[2] bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][43]" title="MAIN[23][43]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-0">SPEC_INT: mux IMUX_SPEC[2] bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][43]" title="MAIN[24][43]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[1]">OLOGIC[1]: ! FFO_INIT_SERDES bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][43]" title="MAIN[26][43]">
<a href="#virtex4-IO-IOB[1]-DCI_MODE[1]">IOB[1]:  DCI_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][42]" title="MAIN[19][42]">
<a href="#virtex4-IO-ILOGIC[1]-FFI_SR_SYNC">ILOGIC[1]: ! FFI_SR_SYNC</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][42]" title="MAIN[20][42]">
<a href="#virtex4-IO-ILOGIC[1]-INIT_RANK1_PARTIAL[2]">ILOGIC[1]: ! INIT_RANK1_PARTIAL bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][42]" title="MAIN[21][42]">
<a href="#virtex4-IO-ILOGIC[1]-MUX_TSBYPASS[0]">ILOGIC[1]:  MUX_TSBYPASS bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][42]" title="MAIN[22][42]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-4">SPEC_INT: mux IMUX_SPEC[2] bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][42]" title="MAIN[23][42]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-1">SPEC_INT: mux IMUX_SPEC[2] bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][42]" title="MAIN[24][42]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_INIT_SERDES[0]">OLOGIC[1]: ! FFO_INIT_SERDES bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][42]" title="MAIN[26][42]">
<a href="#virtex4-IO-IOB[1]-DCI_MODE[2]">IOB[1]:  DCI_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][41]" title="MAIN[19][41]">
<a href="#virtex4-IO-ILOGIC[1]-inpinv-CE2">ILOGIC[1]: !invert CE2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][41]" title="MAIN[20][41]">
<a href="#virtex4-IO-ILOGIC[1]-FFI2_SRVAL[0]">ILOGIC[1]: ! FFI2_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][41]" title="MAIN[21][41]">
<a href="#virtex4-IO-ILOGIC[1]-FFI_DELAY_ENABLE">ILOGIC[1]:  FFI_DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[23][41]" title="MAIN[23][41]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[2]-2">SPEC_INT: mux IMUX_SPEC[2] bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][41]" title="MAIN[24][41]">
<a href="#virtex4-IO-OLOGIC[1]-SERDES">OLOGIC[1]:  SERDES</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][41]" title="MAIN[25][41]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_SR_SYNC[2]">OLOGIC[1]:  FFO_SR_SYNC bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][41]" title="MAIN[26][41]">
<a href="#virtex4-IO-IOB[1]-VR">IOB[1]:  VR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][40]" title="MAIN[19][40]">
<a href="#virtex4-IO-ILOGIC[1]-inpinv-CE1">ILOGIC[1]: !invert CE1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][40]" title="MAIN[20][40]">
<a href="#virtex4-IO-ILOGIC[1]-FFI3_SRVAL[0]">ILOGIC[1]: ! FFI3_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][40]" title="MAIN[21][40]">
<a href="#virtex4-IO-ILOGIC[1]-FFI_TSBYPASS_ENABLE">ILOGIC[1]:  FFI_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][40]" title="MAIN[24][40]">
<a href="#virtex4-IO-OLOGIC[1]-SERDES_MODE[0]">OLOGIC[1]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][40]" title="MAIN[25][40]">
<a href="#virtex4-IO-OLOGIC[1]-FFO_REV_ENABLE">OLOGIC[1]:  FFO_REV_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][40]" title="MAIN[26][40]">
<a href="#virtex4-IO-IOB[1]-VREF_SYSMON">IOB[1]:  VREF_SYSMON</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][39]" title="MAIN[19][39]">
<a href="#virtex4-IO-ILOGIC[0]-inpinv-CE1">ILOGIC[0]: !invert CE1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][39]" title="MAIN[20][39]">
<a href="#virtex4-IO-ILOGIC[0]-FFI3_SRVAL[0]">ILOGIC[0]: ! FFI3_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][39]" title="MAIN[21][39]">
<a href="#virtex4-IO-ILOGIC[0]-FFI_TSBYPASS_ENABLE">ILOGIC[0]:  FFI_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][39]" title="MAIN[24][39]">
<a href="#virtex4-IO-OLOGIC[0]-SERDES_MODE[0]">OLOGIC[0]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][39]" title="MAIN[25][39]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_REV_ENABLE">OLOGIC[0]:  FFO_REV_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][39]" title="MAIN[26][39]">
<a href="#virtex4-IO-IOB[0]-VREF_SYSMON">IOB[0]:  VREF_SYSMON</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][38]" title="MAIN[19][38]">
<a href="#virtex4-IO-ILOGIC[0]-inpinv-CE2">ILOGIC[0]: !invert CE2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][38]" title="MAIN[20][38]">
<a href="#virtex4-IO-ILOGIC[0]-FFI2_SRVAL[0]">ILOGIC[0]: ! FFI2_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][38]" title="MAIN[21][38]">
<a href="#virtex4-IO-ILOGIC[0]-FFI_DELAY_ENABLE">ILOGIC[0]:  FFI_DELAY_ENABLE</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[23][38]" title="MAIN[23][38]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-2">SPEC_INT: mux IMUX_SPEC[0] bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][38]" title="MAIN[24][38]">
<a href="#virtex4-IO-OLOGIC[0]-SERDES">OLOGIC[0]:  SERDES</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][38]" title="MAIN[25][38]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[3]">OLOGIC[0]:  FFO_SR_SYNC bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][38]" title="MAIN[26][38]">
<a href="#virtex4-IO-IOB[0]-VR">IOB[0]:  VR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][37]" title="MAIN[19][37]">
<a href="#virtex4-IO-ILOGIC[0]-FFI_SR_SYNC">ILOGIC[0]: ! FFI_SR_SYNC</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][37]" title="MAIN[20][37]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[2]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][37]" title="MAIN[21][37]">
<a href="#virtex4-IO-ILOGIC[0]-MUX_TSBYPASS[0]">ILOGIC[0]:  MUX_TSBYPASS bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][37]" title="MAIN[22][37]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-4">SPEC_INT: mux IMUX_SPEC[0] bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][37]" title="MAIN[23][37]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-1">SPEC_INT: mux IMUX_SPEC[0] bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][37]" title="MAIN[24][37]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[2]">OLOGIC[0]: ! FFO_INIT_SERDES bit 2</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][37]" title="MAIN[26][37]">
<a href="#virtex4-IO-IOB[0]-DCI_MODE[2]">IOB[0]:  DCI_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][36]" title="MAIN[19][36]">
<a href="#virtex4-IO-ILOGIC[0]-FFI_LATCH">ILOGIC[0]: ! FFI_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][36]" title="MAIN[20][36]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_CE[0]">ILOGIC[0]: ! INIT_CE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][36]" title="MAIN[21][36]">
<a href="#virtex4-IO-ILOGIC[0]-I_DELAY_ENABLE">ILOGIC[0]:  I_DELAY_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][36]" title="MAIN[22][36]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-3">SPEC_INT: mux IMUX_SPEC[0] bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][36]" title="MAIN[23][36]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-0">SPEC_INT: mux IMUX_SPEC[0] bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][36]" title="MAIN[24][36]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[1]">OLOGIC[0]: ! FFO_INIT_SERDES bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][36]" title="MAIN[26][36]">
<a href="#virtex4-IO-IOB[0]-DCI_MODE[1]">IOB[0]:  DCI_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][35]" title="MAIN[19][35]">
<a href="#virtex4-IO-ILOGIC[0]-NUM_CE[0]">ILOGIC[0]:  NUM_CE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][35]" title="MAIN[20][35]">
<a href="#virtex4-IO-ILOGIC[0]-FFI4_INIT[0]">ILOGIC[0]: ! FFI4_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][35]" title="MAIN[21][35]">
<a href="#virtex4-IO-ILOGIC[0]-I_DELAY_DEFAULT">ILOGIC[0]:  I_DELAY_DEFAULT</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][35]" title="MAIN[22][35]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-8">SPEC_INT: mux IMUX_SPEC[1] bit 8</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][35]" title="MAIN[23][35]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-7">SPEC_INT: mux IMUX_SPEC[1] bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][35]" title="MAIN[24][35]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[1]">OLOGIC[0]:  FFO_SR_SYNC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][35]" title="MAIN[25][35]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SR_ENABLE">OLOGIC[0]:  FFO_SR_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][35]" title="MAIN[26][35]">
<a href="#virtex4-IO-IOB[0]-DCI_MODE[0]">IOB[0]:  DCI_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][34]" title="MAIN[19][34]">
<a href="#virtex4-IO-ILOGIC[0]-inpinv-REV">ILOGIC[0]: invert REV</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][34]" title="MAIN[20][34]">
<a href="#virtex4-IO-ILOGIC[0]-FFI1_INIT[0]">ILOGIC[0]: ! FFI1_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][34]" title="MAIN[21][34]">
<a href="#virtex4-IO-ILOGIC[0]-IDELAYMUX[1]">ILOGIC[0]:  IDELAYMUX bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][34]" title="MAIN[22][34]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-7">SPEC_INT: mux IMUX_SPEC[0] bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][34]" title="MAIN[23][34]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-6">SPEC_INT: mux IMUX_SPEC[1] bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][34]" title="MAIN[24][34]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_REV_ENABLE">OLOGIC[0]:  FFT_REV_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][34]" title="MAIN[25][34]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SRVAL[2]">OLOGIC[0]: ! FFO_SRVAL bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][34]" title="MAIN[26][34]">
<a href="#virtex4-IO-IOB[0]-DCI_MISC[1]">IOB[0]:  DCI_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][33]" title="MAIN[19][33]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[4]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][33]" title="MAIN[20][33]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_CE[1]">ILOGIC[0]: ! INIT_CE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][33]" title="MAIN[21][33]">
<a href="#virtex4-IO-ILOGIC[0]-I_TSBYPASS_ENABLE">ILOGIC[0]:  I_TSBYPASS_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][33]" title="MAIN[22][33]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-6">SPEC_INT: mux IMUX_SPEC[0] bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][33]" title="MAIN[23][33]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-5">SPEC_INT: mux IMUX_SPEC[1] bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][33]" title="MAIN[24][33]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_SR_SYNC[1]">OLOGIC[0]:  FFT_SR_SYNC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][33]" title="MAIN[25][33]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SRVAL[1]">OLOGIC[0]: ! FFO_SRVAL bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][33]" title="MAIN[26][33]">
<a href="#virtex4-IO-IOB[0]-PDRIVE[4]">IOB[0]:  PDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][32]" title="MAIN[19][32]">
<a href="#virtex4-IO-ILOGIC[0]-INTERFACE_TYPE[0]">ILOGIC[0]:  INTERFACE_TYPE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][32]" title="MAIN[20][32]">
<a href="#virtex4-IO-ILOGIC[0]-SERDES_MODE[0]">ILOGIC[0]:  SERDES_MODE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][32]" title="MAIN[21][32]">
<a href="#virtex4-IO-ILOGIC[1]-READBACK_I[0]">ILOGIC[1]:  READBACK_I bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][32]" title="MAIN[22][32]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-5">SPEC_INT: mux IMUX_SPEC[0] bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][32]" title="MAIN[23][32]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-0">SPEC_INT: mux IMUX_SPEC[1] bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][32]" title="MAIN[24][32]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT_SERDES[0]">OLOGIC[0]: ! FFO_INIT_SERDES bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][32]" title="MAIN[25][32]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_LATCH">OLOGIC[0]:  FFO_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][32]" title="MAIN[26][32]">
<a href="#virtex4-IO-IOB[0]-NDRIVE[4]">IOB[0]:  NDRIVE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][31]" title="MAIN[20][31]">
<a href="#virtex4-IO-ILOGIC[0]-CLK_INV[2]">ILOGIC[0]: ! CLK_INV bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][31]" title="MAIN[21][31]">
<a href="#virtex4-IO-ILOGIC[0]-IDELAYMUX[0]">ILOGIC[0]:  IDELAYMUX bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][31]" title="MAIN[22][31]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-3">SPEC_INT: mux IMUX_SPEC[1] bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][31]" title="MAIN[23][31]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-2">SPEC_INT: mux IMUX_SPEC[1] bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][31]" title="MAIN[24][31]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_SR_ENABLE">OLOGIC[0]:  FFT_SR_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][31]" title="MAIN[25][31]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_O[0]">OLOGIC[0]:  MUX_O bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][31]" title="MAIN[26][31]">
<a href="#virtex4-IO-IOB[0]-PDRIVE[3]">IOB[0]: ! PDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][30]" title="MAIN[19][30]">
<a href="#virtex4-IO-ILOGIC[0]-SERDES">ILOGIC[0]:  SERDES</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][30]" title="MAIN[20][30]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[0]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][30]" title="MAIN[21][30]">
<a href="#virtex4-IO-ILOGIC[0]-FFI_ENABLE">ILOGIC[0]:  FFI_ENABLE</a>
</td>
<td id="virtex4-IO-bit-MAIN[22][30]" title="MAIN[22][30]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-4">SPEC_INT: mux IMUX_SPEC[1] bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[23][30]" title="MAIN[23][30]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[1]-1">SPEC_INT: mux IMUX_SPEC[1] bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[24][30]" title="MAIN[24][30]">
<a href="#virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH[0]">OLOGIC[0]:  TRISTATE_WIDTH bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][30]" title="MAIN[26][30]">
<a href="#virtex4-IO-IOB[0]-NDRIVE[3]">IOB[0]:  NDRIVE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][29]" title="MAIN[19][29]">
<a href="#virtex4-IO-ILOGIC[0]-FFI3_INIT[0]">ILOGIC[0]: ! FFI3_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][29]" title="MAIN[20][29]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[1]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[22][29]" title="MAIN[22][29]">
<a href="#virtex4-IO-SPEC_INT-mux-IMUX_SPEC[0]-8">SPEC_INT: mux IMUX_SPEC[0] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][29]" title="MAIN[24][29]">
<a href="#virtex4-IO-OLOGIC[0]-TRISTATE_WIDTH[1]">OLOGIC[0]:  TRISTATE_WIDTH bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][29]" title="MAIN[26][29]">
<a href="#virtex4-IO-IOB[0]-PDRIVE[2]">IOB[0]:  PDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][28]" title="MAIN[19][28]">
<a href="#virtex4-IO-ILOGIC[0]-FFI2_INIT[0]">ILOGIC[0]: ! FFI2_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][28]" title="MAIN[20][28]">
<a href="#virtex4-IO-ILOGIC[0]-FFI4_SRVAL[0]">ILOGIC[0]: ! FFI4_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][28]" title="MAIN[21][28]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE[1]">ILOGIC[0]:  IOBDELAY_TYPE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][28]" title="MAIN[24][28]">
<a href="#virtex4-IO-OLOGIC[0]-FFT1_SRVAL[0]">OLOGIC[0]: ! FFT1_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][28]" title="MAIN[25][28]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_O[2]">OLOGIC[0]:  MUX_O bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][28]" title="MAIN[26][28]">
<a href="#virtex4-IO-IOB[0]-NDRIVE[2]">IOB[0]: ! NDRIVE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][27]" title="MAIN[19][27]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK1_PARTIAL[3]">ILOGIC[0]: ! INIT_RANK1_PARTIAL bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][27]" title="MAIN[20][27]">
<a href="#virtex4-IO-ILOGIC[0]-FFI1_SRVAL[0]">ILOGIC[0]: ! FFI1_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][27]" title="MAIN[21][27]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[0]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][27]" title="MAIN[24][27]">
<a href="#virtex4-IO-OLOGIC[0]-FFT2_SRVAL[0]">OLOGIC[0]: ! FFT2_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][27]" title="MAIN[25][27]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_O[1]">OLOGIC[0]:  MUX_O bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][27]" title="MAIN[26][27]">
<a href="#virtex4-IO-IOB[0]-PDRIVE[1]">IOB[0]: ! PDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][26]" title="MAIN[19][26]">
<a href="#virtex4-IO-ILOGIC[0]-CLK_INV[0]">ILOGIC[0]: ! CLK_INV bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][26]" title="MAIN[20][26]">
<a href="#virtex4-IO-ILOGIC[0]-OCLK1_INV">ILOGIC[0]:  OCLK1_INV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][26]" title="MAIN[24][26]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_INIT[4]">OLOGIC[0]: ! FFT_INIT bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][26]" title="MAIN[25][26]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT[3]">OLOGIC[0]: ! FFO_INIT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][26]" title="MAIN[26][26]">
<a href="#virtex4-IO-IOB[0]-NDRIVE[1]">IOB[0]: ! NDRIVE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][25]" title="MAIN[19][25]">
<a href="#virtex4-IO-ILOGIC[0]-OCLK2_INV">ILOGIC[0]:  OCLK2_INV</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][25]" title="MAIN[20][25]">
<a href="#virtex4-IO-ILOGIC[0]-CLK_INV[1]">ILOGIC[0]: ! CLK_INV bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][25]" title="MAIN[24][25]">
<a href="#virtex4-IO-OLOGIC[0]-FFT3_SRVAL[0]">OLOGIC[0]: ! FFT3_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][25]" title="MAIN[25][25]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SRVAL[0]">OLOGIC[0]: ! FFO_SRVAL bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][25]" title="MAIN[26][25]">
<a href="#virtex4-IO-IOB[0]-PDRIVE[0]">IOB[0]:  PDRIVE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][24]" title="MAIN[19][24]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[3]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][24]" title="MAIN[20][24]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[2]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][24]" title="MAIN[21][24]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[0]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][24]" title="MAIN[24][24]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_T[0]">OLOGIC[0]:  MUX_T bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][24]" title="MAIN[25][24]">
<a href="#virtex4-IO-OLOGIC[0]-INIT_LOADCNT[0]">OLOGIC[0]: ! INIT_LOADCNT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][24]" title="MAIN[26][24]">
<a href="#virtex4-IO-IOB[0]-NDRIVE[0]">IOB[0]:  NDRIVE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][23]" title="MAIN[19][23]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[2]">ILOGIC[0]: ! INIT_RANK3 bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][23]" title="MAIN[20][23]">
<a href="#virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE[0]">ILOGIC[0]:  DDR_CLK_EDGE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][23]" title="MAIN[21][23]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[1]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][23]" title="MAIN[24][23]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D1">OLOGIC[0]: !invert D1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][23]" title="MAIN[26][23]">
<a href="#virtex4-IO-IOB[0]-DCI_MISC[0]">IOB[0]:  DCI_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][22]" title="MAIN[19][22]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[1]">ILOGIC[0]: ! INIT_RANK3 bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][22]" title="MAIN[20][22]">
<a href="#virtex4-IO-ILOGIC[0]-DDR_CLK_EDGE[1]">ILOGIC[0]:  DDR_CLK_EDGE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][22]" title="MAIN[21][22]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_TYPE[0]">ILOGIC[0]:  IOBDELAY_TYPE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[25][22]" title="MAIN[25][22]">
<a href="#virtex4-IO-IOB[0]-LVDS[3]">IOB[0]:  LVDS bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][22]" title="MAIN[26][22]">
<a href="#virtex4-IO-IOB[0]-LVDS[1]">IOB[0]:  LVDS bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][21]" title="MAIN[19][21]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[0]">ILOGIC[0]: ! INIT_RANK3 bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][21]" title="MAIN[20][21]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[3]">ILOGIC[0]: ! INIT_RANK3 bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][21]" title="MAIN[24][21]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D3">OLOGIC[0]: !invert D3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][21]" title="MAIN[25][21]">
<a href="#virtex4-IO-IOB[0]-OUTPUT_ENABLE[0]">IOB[0]:  OUTPUT_ENABLE bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][21]" title="MAIN[26][21]">
<a href="#virtex4-IO-IOB[0]-PULL[0]">IOB[0]:  PULL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][20]" title="MAIN[19][20]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[4]">ILOGIC[0]: ! INIT_RANK3 bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][20]" title="MAIN[20][20]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[6]">ILOGIC[0]:  BITSLIP_ENABLE bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][20]" title="MAIN[21][20]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[1]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][20]" title="MAIN[24][20]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_LATCH">OLOGIC[0]:  FFT_LATCH</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][20]" title="MAIN[25][20]">
<a href="#virtex4-IO-IOB[0]-OUTPUT_MISC[1]">IOB[0]:  OUTPUT_MISC bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][20]" title="MAIN[26][20]">
<a href="#virtex4-IO-IOB[0]-LVDS[2]">IOB[0]:  LVDS bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][19]" title="MAIN[19][19]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK3[5]">ILOGIC[0]: ! INIT_RANK3 bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][19]" title="MAIN[20][19]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[5]">ILOGIC[0]:  BITSLIP_ENABLE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][19]" title="MAIN[24][19]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D4">OLOGIC[0]: !invert D4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][19]" title="MAIN[25][19]">
<a href="#virtex4-IO-IOB[0]-NSLEW[3]">IOB[0]:  NSLEW bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][19]" title="MAIN[26][19]">
<a href="#virtex4-IO-IOB[0]-OUTPUT_MISC[0]">IOB[0]:  OUTPUT_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][18]" title="MAIN[19][18]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[2]">ILOGIC[0]:  BITSLIP_ENABLE bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][18]" title="MAIN[20][18]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[1]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][18]" title="MAIN[21][18]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[2]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][18]" title="MAIN[24][18]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D5">OLOGIC[0]: !invert D5</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][18]" title="MAIN[25][18]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[2]">OLOGIC[0]:  FFO_SR_SYNC bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][18]" title="MAIN[26][18]">
<a href="#virtex4-IO-IOB[0]-PSLEW[3]">IOB[0]:  PSLEW bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][17]" title="MAIN[20][17]">
<a href="#virtex4-IO-ILOGIC[0]-inpinv-SR">ILOGIC[0]: invert SR</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][17]" title="MAIN[24][17]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D2">OLOGIC[0]: !invert D2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][17]" title="MAIN[25][17]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[6]">OLOGIC[0]:  DATA_WIDTH bit 6</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][17]" title="MAIN[26][17]">
<a href="#virtex4-IO-IOB[0]-OUTPUT_ENABLE[1]">IOB[0]:  OUTPUT_ENABLE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][16]" title="MAIN[19][16]">
<a href="#virtex4-IO-ILOGIC[0]-DATA_WIDTH[3]">ILOGIC[0]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][16]" title="MAIN[20][16]">
<a href="#virtex4-IO-ILOGIC[0]-DATA_WIDTH[1]">ILOGIC[0]:  DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][16]" title="MAIN[24][16]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-D6">OLOGIC[0]: !invert D6</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][16]" title="MAIN[26][16]">
<a href="#virtex4-IO-IOB[0]-PULL[2]">IOB[0]:  PULL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-IO-ILOGIC[0]-DATA_WIDTH[2]">ILOGIC[0]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][15]" title="MAIN[20][15]">
<a href="#virtex4-IO-ILOGIC[0]-DATA_WIDTH[0]">ILOGIC[0]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[2]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_INIT[3]">OLOGIC[0]: ! FFT_INIT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[3]">OLOGIC[0]:  DATA_WIDTH bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex4-IO-IOB[0]-PULL[1]">IOB[0]:  PULL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SERDES[3]">OLOGIC[0]:  FFO_SERDES bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex4-IO-IOB[0]-DCIUPDATEMODE_ASREQUIRED">IOB[0]: ! DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-T4">OLOGIC[0]: !invert T4</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[4]">OLOGIC[0]:  DATA_WIDTH bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex4-IO-IOB[0]-NSLEW[2]">IOB[0]:  NSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[2]">ILOGIC[0]: ! INIT_RANK2 bit 2</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[3]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SR_SYNC[0]">OLOGIC[0]:  FFO_SR_SYNC bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[5]">OLOGIC[0]:  DATA_WIDTH bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex4-IO-IOB[0]-PSLEW[2]">IOB[0]:  PSLEW bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[0]">ILOGIC[0]: ! INIT_RANK2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][11]" title="MAIN[24][11]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_T[2]">OLOGIC[0]:  MUX_T bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][11]" title="MAIN[25][11]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[1]">OLOGIC[0]:  DATA_WIDTH bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][10]" title="MAIN[19][10]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[1]">ILOGIC[0]: ! INIT_RANK2 bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[3]">ILOGIC[0]: ! INIT_RANK2 bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[3]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][10]" title="MAIN[24][10]">
<a href="#virtex4-IO-OLOGIC[0]-MUX_T[1]">OLOGIC[0]:  MUX_T bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][10]" title="MAIN[25][10]">
<a href="#virtex4-IO-OLOGIC[0]-INIT_LOADCNT[1]">OLOGIC[0]: ! INIT_LOADCNT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[4]">ILOGIC[0]: ! INIT_RANK2 bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][9]" title="MAIN[24][9]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT[2]">OLOGIC[0]: ! FFO_INIT bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][9]" title="MAIN[25][9]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[2]">OLOGIC[0]:  DATA_WIDTH bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][9]" title="MAIN[26][9]">
<a href="#virtex4-IO-IOB[0]-LVDS[0]">IOB[0]:  LVDS bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_RANK2[5]">ILOGIC[0]: ! INIT_RANK2 bit 5</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[4]">ILOGIC[0]:  BITSLIP_ENABLE bit 4</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[4]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][8]" title="MAIN[24][8]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-T3">OLOGIC[0]: !invert T3</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][8]" title="MAIN[25][8]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SERDES[2]">OLOGIC[0]:  FFO_SERDES bit 2</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][8]" title="MAIN[26][8]">
<a href="#virtex4-IO-IOB[0]-DCI_T">IOB[0]:  DCI_T</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[1]">ILOGIC[0]:  BITSLIP_ENABLE bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[3]">ILOGIC[0]:  BITSLIP_ENABLE bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#virtex4-IO-OLOGIC[0]-CLK2_INV">OLOGIC[0]: ! CLK2_INV</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][7]" title="MAIN[24][7]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_INIT[2]">OLOGIC[0]: ! FFT_INIT bit 2</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][7]" title="MAIN[26][7]">
<a href="#virtex4-IO-IOB[0]-NSLEW[1]">IOB[0]: ! NSLEW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#virtex4-IO-ILOGIC[0]-INIT_BITSLIPCNT[0]">ILOGIC[0]: ! INIT_BITSLIPCNT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#virtex4-IO-OLOGIC[0]-CLK1_INV">OLOGIC[0]: ! CLK1_INV</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][6]" title="MAIN[24][6]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-T2">OLOGIC[0]: !invert T2</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][6]" title="MAIN[25][6]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[7]">OLOGIC[0]:  DATA_WIDTH bit 7</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][6]" title="MAIN[26][6]">
<a href="#virtex4-IO-IOB[0]-PSLEW[1]">IOB[0]:  PSLEW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[4]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][5]" title="MAIN[24][5]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_SR_SYNC[0]">OLOGIC[0]:  FFT_SR_SYNC bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][5]" title="MAIN[25][5]">
<a href="#virtex4-IO-OLOGIC[0]-INIT_LOADCNT[2]">OLOGIC[0]: ! INIT_LOADCNT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_CUR[5]">ILOGIC[0]: ! IOBDELAY_VALUE_CUR bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][4]" title="MAIN[24][4]">
<a href="#virtex4-IO-OLOGIC[0]-inpinv-T1">OLOGIC[0]: !invert T1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][4]" title="MAIN[25][4]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SERDES[1]">OLOGIC[0]:  FFO_SERDES bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][4]" title="MAIN[26][4]">
<a href="#virtex4-IO-IOB[0]-IBUF_MODE[0]">IOB[0]:  IBUF_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][3]" title="MAIN[24][3]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT[1]">OLOGIC[0]: ! FFO_INIT bit 1</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[26][3]" title="MAIN[26][3]">
<a href="#virtex4-IO-IOB[0]-IBUF_MODE[1]">IOB[0]:  IBUF_MODE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_SYNC">ILOGIC[0]:  BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][2]" title="MAIN[24][2]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_INIT[1]">OLOGIC[0]: ! FFT_INIT bit 1</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][2]" title="MAIN[25][2]">
<a href="#virtex4-IO-OLOGIC[0]-DATA_WIDTH[0]">OLOGIC[0]:  DATA_WIDTH bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][2]" title="MAIN[26][2]">
<a href="#virtex4-IO-IOB[0]-IBUF_MODE[2]">IOB[0]:  IBUF_MODE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#virtex4-IO-ILOGIC[0]-DATA_RATE[0]">ILOGIC[0]:  DATA_RATE bit 0</a>
</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#virtex4-IO-ILOGIC[0]-IOBDELAY_VALUE_INIT[5]">ILOGIC[0]:  IOBDELAY_VALUE_INIT bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][1]" title="MAIN[24][1]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_INIT[0]">OLOGIC[0]: ! FFO_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][1]" title="MAIN[25][1]">
<a href="#virtex4-IO-OLOGIC[0]-INIT_LOADCNT[3]">OLOGIC[0]: ! INIT_LOADCNT bit 3</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][1]" title="MAIN[26][1]">
<a href="#virtex4-IO-IOB[0]-NSLEW[0]">IOB[0]:  NSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#virtex4-IO-ILOGIC[0]-BITSLIP_ENABLE[0]">ILOGIC[0]:  BITSLIP_ENABLE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-IO-bit-MAIN[24][0]" title="MAIN[24][0]">
<a href="#virtex4-IO-OLOGIC[0]-FFT_INIT[0]">OLOGIC[0]: ! FFT_INIT bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[25][0]" title="MAIN[25][0]">
<a href="#virtex4-IO-OLOGIC[0]-FFO_SERDES[0]">OLOGIC[0]:  FFO_SERDES bit 0</a>
</td>
<td id="virtex4-IO-bit-MAIN[26][0]" title="MAIN[26][0]">
<a href="#virtex4-IO-IOB[0]-PSLEW[0]">IOB[0]:  PSLEW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<h2 id="table-iob_data"><a class="header" href="#table-iob_data">Table IOB_DATA</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex4 table IOB_DATA</caption>
<thead>
<tr><th>Row</th>
<th>PDRIVE</th>
<th>NDRIVE</th>
<th>OUTPUT_MISC</th>
<th>PSLEW_FAST</th>
<th>NSLEW_FAST</th>
<th>PSLEW_SLOW</th>
<th>NSLEW_SLOW</th>
<th>PMASK_TERM_VCC</th>
<th>PMASK_TERM_SPLIT</th>
<th>NMASK_TERM_SPLIT</th>
<th>LVDIV2</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b00000</td>
<td>0b00</td>
</tr>

<tr><td>VREF</td>
<td>0b01101</td>
<td>0b00000</td>
<td>-</td>
<td>0b0000</td>
<td>0b0000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>VR</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
<td>0b0111</td>
<td>0b0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_2</td>
<td>0b00011</td>
<td>0b00001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_4</td>
<td>0b00110</td>
<td>0b00010</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_6</td>
<td>0b01000</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_8</td>
<td>0b01100</td>
<td>0b00100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_12</td>
<td>0b10011</td>
<td>0b00110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS15_16</td>
<td>0b11000</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_2</td>
<td>0b00011</td>
<td>0b00001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_4</td>
<td>0b00101</td>
<td>0b00010</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0001</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_6</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0001</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_8</td>
<td>0b01001</td>
<td>0b00100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_12</td>
<td>0b01110</td>
<td>0b00110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS18_16</td>
<td>0b10100</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_2</td>
<td>0b00010</td>
<td>0b00001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_4</td>
<td>0b00100</td>
<td>0b00010</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_6</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_8</td>
<td>0b00111</td>
<td>0b00101</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_12</td>
<td>0b01010</td>
<td>0b00110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_16</td>
<td>0b01101</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS25_24</td>
<td>0b10111</td>
<td>0b01110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0001</td>
<td>0b0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_2</td>
<td>0b00001</td>
<td>0b00001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_4</td>
<td>0b00011</td>
<td>0b00010</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_6</td>
<td>0b00100</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_8</td>
<td>0b00101</td>
<td>0b00100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_12</td>
<td>0b01000</td>
<td>0b00111</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_16</td>
<td>0b01010</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b1111</td>
<td>0b0111</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVCMOS33_24</td>
<td>0b10011</td>
<td>0b01110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0001</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_2</td>
<td>0b00001</td>
<td>0b00001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_4</td>
<td>0b00011</td>
<td>0b00010</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_6</td>
<td>0b00100</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_8</td>
<td>0b00101</td>
<td>0b00100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_12</td>
<td>0b01000</td>
<td>0b00111</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0000</td>
<td>0b0001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_16</td>
<td>0b01010</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b1111</td>
<td>0b0111</td>
<td>0b0000</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVTTL_24</td>
<td>0b10011</td>
<td>0b01110</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1111</td>
<td>0b0001</td>
<td>0b0010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCI33_3</td>
<td>0b01001</td>
<td>0b01101</td>
<td>0b10</td>
<td>0b0001</td>
<td>0b0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCI66_3</td>
<td>0b01001</td>
<td>0b01101</td>
<td>0b10</td>
<td>0b0001</td>
<td>0b0011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>PCIX</td>
<td>0b01100</td>
<td>0b01100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b1011</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_15</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b1110</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_18</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0001</td>
<td>0b1100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_25</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_33</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDCI_DV2_15</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0011</td>
<td>0b0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
</tr>

<tr><td>LVDCI_DV2_18</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0001</td>
<td>0b0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b10</td>
</tr>

<tr><td>LVDCI_DV2_25</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0001</td>
<td>0b1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01</td>
</tr>

<tr><td>HSLVDCI_15</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b1110</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_18</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0001</td>
<td>0b1100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_25</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSLVDCI_33</td>
<td>-</td>
<td>-</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b1111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTL</td>
<td>0b00000</td>
<td>0b10010</td>
<td>0b01</td>
<td>0b0000</td>
<td>0b1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTLP</td>
<td>0b00000</td>
<td>0b10000</td>
<td>0b10</td>
<td>0b0000</td>
<td>0b1100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_I</td>
<td>0b01000</td>
<td>0b00100</td>
<td>0b01</td>
<td>0b0100</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II</td>
<td>0b11001</td>
<td>0b01011</td>
<td>0b01</td>
<td>0b0100</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL2_I</td>
<td>0b00110</td>
<td>0b00100</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b0111</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II</td>
<td>0b10011</td>
<td>0b01010</td>
<td>0b10</td>
<td>0b0011</td>
<td>0b1000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_12</td>
<td>0b10101</td>
<td>0b00100</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b01</td>
<td>0b1111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_II</td>
<td>0b11010</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b1011</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_III</td>
<td>0b01101</td>
<td>0b01111</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV</td>
<td>0b01101</td>
<td>0b11110</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>0b01100</td>
<td>0b00110</td>
<td>0b01</td>
<td>0b0111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>0b11011</td>
<td>0b01101</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>0b01100</td>
<td>0b10001</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_18</td>
<td>0b01100</td>
<td>0b11111</td>
<td>0b10</td>
<td>0b0011</td>
<td>0b1000</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTL_DCI</td>
<td>0b00000</td>
<td>0b10010</td>
<td>0b01</td>
<td>0b0000</td>
<td>0b1110</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>GTLP_DCI</td>
<td>0b00000</td>
<td>0b10000</td>
<td>0b00</td>
<td>0b0000</td>
<td>0b1111</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>SSTL18_I_DCI</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0011</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II_DCI</td>
<td>0b01101</td>
<td>0b00110</td>
<td>0b00</td>
<td>0b0011</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>SSTL18_II_T_DCI</td>
<td>0b00111</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0011</td>
<td>0b0100</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01100</td>
<td>0b01000</td>
<td>-</td>
</tr>

<tr><td>SSTL2_I_DCI</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0010</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II_DCI</td>
<td>0b01000</td>
<td>0b00110</td>
<td>0b00</td>
<td>0b0010</td>
<td>0b0101</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>SSTL2_II_T_DCI</td>
<td>0b00101</td>
<td>0b00011</td>
<td>0b00</td>
<td>0b0010</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b01000</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_DCI</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b01</td>
<td>0b1111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_DCI</td>
<td>0b11010</td>
<td>0b01001</td>
<td>0b00</td>
<td>0b0111</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01001</td>
<td>0b00010</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_DCI</td>
<td>0b01101</td>
<td>0b01111</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_T_DCI</td>
<td>0b01101</td>
<td>0b00101</td>
<td>0b01</td>
<td>0b1111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b00100</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_DCI</td>
<td>0b01101</td>
<td>0b11110</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b1000</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_I_DCI_18</td>
<td>0b01100</td>
<td>0b00110</td>
<td>0b01</td>
<td>0b0111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_DCI_18</td>
<td>0b11011</td>
<td>0b01101</td>
<td>0b01</td>
<td>0b0011</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b01001</td>
<td>0b00110</td>
<td>-</td>
</tr>

<tr><td>HSTL_II_T_DCI_18</td>
<td>0b01100</td>
<td>0b00110</td>
<td>0b01</td>
<td>0b0111</td>
<td>0b1001</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>0b01100</td>
<td>-</td>
</tr>

<tr><td>HSTL_IV_DCI_18</td>
<td>0b01100</td>
<td>0b11111</td>
<td>0b10</td>
<td>0b0011</td>
<td>0b1000</td>
<td>-</td>
<td>-</td>
<td>0b00100</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>HSTL_III_DCI_18</td>
<td>0b01100</td>
<td>0b10001</td>
<td>0b00</td>
<td>0b1000</td>
<td>0b0110</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>BLVDS_25</td>
<td>0b11111</td>
<td>0b11100</td>
<td>0b00</td>
<td>0b0100</td>
<td>0b1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVPECL_25</td>
<td>0b11000</td>
<td>0b11110</td>
<td>0b00</td>
<td>0b0110</td>
<td>0b1010</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0b00000</td>
<td>0b00000</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="table-lvds_data"><a class="header" href="#table-lvds_data">Table LVDS_DATA</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex4 table LVDS_DATA</caption>
<thead>
<tr><th>Row</th>
<th>OUTPUT_T</th>
<th>OUTPUT_C</th>
<th>TERM_T</th>
<th>TERM_C</th>
<th>LVDSBIAS</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0b0000</td>
<td>0b0000</td>
<td>-</td>
<td>-</td>
<td>0b0000000000</td>
</tr>

<tr><td>LVDS_25</td>
<td>0b0110</td>
<td>0b1010</td>
<td>0b0011</td>
<td>0b1010</td>
<td>0b0001000111</td>
</tr>

<tr><td>LVDSEXT_25</td>
<td>0b1110</td>
<td>0b0010</td>
<td>0b0011</td>
<td>0b1010</td>
<td>0b0001000111</td>
</tr>

<tr><td>MINI_LVDS_25</td>
<td>0b0110</td>
<td>0b0110</td>
<td>0b0011</td>
<td>0b0010</td>
<td>0b0001000111</td>
</tr>

<tr><td>RSDS_25</td>
<td>0b0110</td>
<td>0b1010</td>
<td>0b0011</td>
<td>0b1010</td>
<td>0b0001000111</td>
</tr>

<tr><td>HT_25</td>
<td>0b0110</td>
<td>0b0110</td>
<td>0b0011</td>
<td>0b0010</td>
<td>0b0001000111</td>
</tr>

<tr><td>LVDS_25_DCI</td>
<td>0b0100</td>
<td>0b0000</td>
<td>-</td>
<td>-</td>
<td>0b0001000111</td>
</tr>

<tr><td>LVDSEXT_25_DCI</td>
<td>0b1100</td>
<td>0b0000</td>
<td>-</td>
<td>-</td>
<td>0b0001000111</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
