

================================================================
== Vitis HLS Report for 'decision_function_100'
================================================================
* Date:           Thu Jan 23 13:40:09 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_31_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_31_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_7_val_read, i18 7667" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_2003 = icmp_slt  i18 %x_19_val_read, i18 1521" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_2003' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %x_36_val_read, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.77ns)   --->   "%icmp_ln86_2004 = icmp_slt  i15 %tmp, i15 1" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_2004' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_2005 = icmp_slt  i18 %x_15_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_2005' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_2006 = icmp_slt  i18 %x_10_val_read, i18 804" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_2006' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_2007 = icmp_slt  i18 %x_49_val_read, i18 78561" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_2007' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_2008 = icmp_slt  i18 %x_1_val_read, i18 16759" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_2008' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_2009 = icmp_slt  i18 %x_50_val_read, i18 85830" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_2009' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_2010 = icmp_slt  i18 %x_1_val_read, i18 249293" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_2010' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_2011 = icmp_slt  i18 %x_1_val_read, i18 199293" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_2011' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_2012 = icmp_slt  i18 %x_52_val_read, i18 45569" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_2012' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_2013 = icmp_slt  i18 %x_12_val_read, i18 260669" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_2013' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_2014 = icmp_slt  i18 %x_49_val_read, i18 84618" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_2014' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_2015 = icmp_slt  i18 %x_4_val_read, i18 45485" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_2015' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_2016 = icmp_slt  i18 %x_33_val_read, i18 326" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_2016' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_2017 = icmp_slt  i18 %x_19_val_read, i18 910" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_2017' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_2018 = icmp_slt  i18 %x_1_val_read, i18 92864" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_2018' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_2019 = icmp_slt  i18 %x_50_val_read, i18 82904" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_2019' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_2020 = icmp_slt  i18 %x_12_val_read, i18 259576" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_2020' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_2021 = icmp_slt  i18 %x_19_val_read, i18 1810" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_2021' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_2022 = icmp_slt  i18 %x_11_val_read, i18 559" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_2022' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_2023 = icmp_slt  i18 %x_1_val_read, i18 172894" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_2023' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_2024 = icmp_slt  i18 %x_7_val_read, i18 4300" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_2024' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_2025 = icmp_slt  i18 %x_18_val_read, i18 1147" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_2025' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_2026 = icmp_slt  i18 %x_11_val_read, i18 547" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_2026' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_2027 = icmp_slt  i18 %x_31_val_read, i18 601" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_2027' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_2028 = icmp_slt  i18 %x_12_val_read, i18 260268" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_2028' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_2029 = icmp_slt  i18 %x_11_val_read, i18 875" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_2029' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_2030 = icmp_slt  i18 %x_11_val_read, i18 992" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_2030' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_2031 = icmp_slt  i18 %x_44_val_read, i18 60" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_2031' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_2032 = icmp_slt  i18 %x_19_val_read, i18 1386" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_2032' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_2003, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_959 = xor i1 %icmp_ln86_2003, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_959" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102_2271 = and i1 %icmp_ln86_2005, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_2271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_379)   --->   "%xor_ln104_961 = xor i1 %icmp_ln86_2005, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_379 = and i1 %and_ln102, i1 %xor_ln104_961" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_2272 = and i1 %icmp_ln86_2006, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_380)   --->   "%xor_ln104_962 = xor i1 %icmp_ln86_2006, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_380 = and i1 %and_ln104, i1 %xor_ln104_962" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_2275 = and i1 %icmp_ln86_2009, i1 %and_ln102_2271" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_965 = xor i1 %icmp_ln86_2009, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_2276 = and i1 %icmp_ln86_2010, i1 %and_ln104_379" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_2276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%xor_ln104_966 = xor i1 %icmp_ln86_2010, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_2277 = and i1 %icmp_ln86_2011, i1 %and_ln102_2272" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_2277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1957)   --->   "%xor_ln104_967 = xor i1 %icmp_ln86_2011, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_2278 = and i1 %icmp_ln86_2012, i1 %and_ln104_380" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_2278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%xor_ln104_968 = xor i1 %icmp_ln86_2012, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%and_ln102_2283 = and i1 %icmp_ln86_2017, i1 %and_ln102_2275" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2284 = and i1 %icmp_ln86_2018, i1 %xor_ln104_965" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_2284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_2285 = and i1 %and_ln102_2284, i1 %and_ln102_2271" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1951)   --->   "%and_ln102_2286 = and i1 %icmp_ln86_2019, i1 %and_ln102_2276" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%and_ln102_2287 = and i1 %icmp_ln86_2020, i1 %xor_ln104_966" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%and_ln102_2288 = and i1 %and_ln102_2287, i1 %and_ln104_379" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1955)   --->   "%and_ln102_2289 = and i1 %icmp_ln86_2021, i1 %and_ln102_2277" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1957)   --->   "%and_ln102_2290 = and i1 %icmp_ln86_2022, i1 %xor_ln104_967" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1957)   --->   "%and_ln102_2291 = and i1 %and_ln102_2290, i1 %and_ln102_2272" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%and_ln102_2292 = and i1 %icmp_ln86_2023, i1 %and_ln102_2278" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%and_ln102_2293 = and i1 %icmp_ln86_2024, i1 %xor_ln104_968" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%and_ln102_2294 = and i1 %and_ln102_2293, i1 %and_ln104_380" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%xor_ln117 = xor i1 %and_ln102_2283, i1 1" [firmware/BDT.h:117]   --->   Operation 80 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 81 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_2275, i1 %and_ln102_2285" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%select_ln117 = select i1 %and_ln102_2275, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%select_ln117_1948 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1949)   --->   "%zext_ln117_217 = zext i2 %select_ln117_1948" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1951)   --->   "%or_ln117_1824 = or i1 %and_ln102_2271, i1 %and_ln102_2286" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1949 = select i1 %and_ln102_2271, i3 %zext_ln117_217, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1949' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln117_1825 = or i1 %and_ln102_2271, i1 %and_ln102_2276" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1825' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1951)   --->   "%select_ln117_1950 = select i1 %or_ln117_1824, i3 %select_ln117_1949, i3 5" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%or_ln117_1826 = or i1 %or_ln117_1825, i1 %and_ln102_2288" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1951 = select i1 %or_ln117_1825, i3 %select_ln117_1950, i3 6" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1951' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%select_ln117_1952 = select i1 %or_ln117_1826, i3 %select_ln117_1951, i3 7" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1953)   --->   "%zext_ln117_218 = zext i3 %select_ln117_1952" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1955)   --->   "%or_ln117_1827 = or i1 %and_ln102, i1 %and_ln102_2289" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1953 = select i1 %and_ln102, i4 %zext_ln117_218, i4 8" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1953' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.12ns)   --->   "%or_ln117_1828 = or i1 %and_ln102, i1 %and_ln102_2277" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1955)   --->   "%select_ln117_1954 = select i1 %or_ln117_1827, i4 %select_ln117_1953, i4 9" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1957)   --->   "%or_ln117_1829 = or i1 %or_ln117_1828, i1 %and_ln102_2291" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1955 = select i1 %or_ln117_1828, i4 %select_ln117_1954, i4 10" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1955' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.12ns)   --->   "%or_ln117_1830 = or i1 %and_ln102, i1 %and_ln102_2272" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1830' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1957)   --->   "%select_ln117_1956 = select i1 %or_ln117_1829, i4 %select_ln117_1955, i4 11" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%or_ln117_1831 = or i1 %or_ln117_1830, i1 %and_ln102_2292" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1957 = select i1 %or_ln117_1830, i4 %select_ln117_1956, i4 12" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1957' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.12ns)   --->   "%or_ln117_1832 = or i1 %or_ln117_1830, i1 %and_ln102_2278" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1832' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1959)   --->   "%select_ln117_1958 = select i1 %or_ln117_1831, i4 %select_ln117_1957, i4 13" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%or_ln117_1833 = or i1 %or_ln117_1832, i1 %and_ln102_2294" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1959 = select i1 %or_ln117_1832, i4 %select_ln117_1958, i4 14" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1959' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%select_ln117_1960 = select i1 %or_ln117_1833, i4 %select_ln117_1959, i4 15" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1961)   --->   "%zext_ln117_219 = zext i4 %select_ln117_1960" [firmware/BDT.h:117]   --->   Operation 109 'zext' 'zext_ln117_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1961 = select i1 %icmp_ln86, i5 %zext_ln117_219, i5 16" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1961' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 111 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln102_2270 = and i1 %icmp_ln86_2004, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_2270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_378)   --->   "%xor_ln104_960 = xor i1 %icmp_ln86_2004, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_378 = and i1 %xor_ln104_960, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 115 'and' 'and_ln104_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns)   --->   "%and_ln102_2273 = and i1 %icmp_ln86_2007, i1 %and_ln102_2270" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_2273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_381)   --->   "%xor_ln104_963 = xor i1 %icmp_ln86_2007, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_381 = and i1 %and_ln102_2270, i1 %xor_ln104_963" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_2274 = and i1 %icmp_ln86_2008, i1 %and_ln104_378" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_2274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_382)   --->   "%xor_ln104_964 = xor i1 %icmp_ln86_2008, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_382 = and i1 %and_ln104_378, i1 %xor_ln104_964" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_2279 = and i1 %icmp_ln86_2013, i1 %and_ln102_2273" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_2279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%xor_ln104_969 = xor i1 %icmp_ln86_2013, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_2280 = and i1 %icmp_ln86_2014, i1 %and_ln104_381" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%xor_ln104_970 = xor i1 %icmp_ln86_2014, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_2281 = and i1 %icmp_ln86_2015, i1 %and_ln102_2274" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%xor_ln104_971 = xor i1 %icmp_ln86_2015, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_2282 = and i1 %icmp_ln86_2016, i1 %and_ln104_382" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_2282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_972 = xor i1 %icmp_ln86_2016, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%and_ln102_2295 = and i1 %icmp_ln86_2025, i1 %and_ln102_2279" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%and_ln102_2296 = and i1 %icmp_ln86_2026, i1 %xor_ln104_969" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%and_ln102_2297 = and i1 %and_ln102_2296, i1 %and_ln102_2273" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%and_ln102_2298 = and i1 %icmp_ln86_2027, i1 %and_ln102_2280" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_2298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%and_ln102_2299 = and i1 %icmp_ln86_2028, i1 %xor_ln104_970" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_2299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%and_ln102_2300 = and i1 %and_ln102_2299, i1 %and_ln104_381" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_2300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%and_ln102_2301 = and i1 %icmp_ln86_2029, i1 %and_ln102_2281" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%and_ln102_2302 = and i1 %icmp_ln86_2030, i1 %xor_ln104_971" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%and_ln102_2303 = and i1 %and_ln102_2302, i1 %and_ln102_2274" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%and_ln102_2304 = and i1 %icmp_ln86_2031, i1 %and_ln102_2282" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2305 = and i1 %icmp_ln86_2032, i1 %xor_ln104_972" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_2305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_2306 = and i1 %and_ln102_2305, i1 %and_ln104_382" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%or_ln117_1834 = or i1 %icmp_ln86, i1 %and_ln102_2295" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln117_1835 = or i1 %icmp_ln86, i1 %and_ln102_2279" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1835' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1963)   --->   "%select_ln117_1962 = select i1 %or_ln117_1834, i5 %select_ln117_1961, i5 17" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%or_ln117_1836 = or i1 %or_ln117_1835, i1 %and_ln102_2297" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1963 = select i1 %or_ln117_1835, i5 %select_ln117_1962, i5 18" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1963' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln117_1837 = or i1 %icmp_ln86, i1 %and_ln102_2273" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1837' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1965)   --->   "%select_ln117_1964 = select i1 %or_ln117_1836, i5 %select_ln117_1963, i5 19" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%or_ln117_1838 = or i1 %or_ln117_1837, i1 %and_ln102_2298" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1965 = select i1 %or_ln117_1837, i5 %select_ln117_1964, i5 20" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1965' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_1839 = or i1 %or_ln117_1837, i1 %and_ln102_2280" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1839' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1967)   --->   "%select_ln117_1966 = select i1 %or_ln117_1838, i5 %select_ln117_1965, i5 21" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%or_ln117_1840 = or i1 %or_ln117_1839, i1 %and_ln102_2300" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1967 = select i1 %or_ln117_1839, i5 %select_ln117_1966, i5 22" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1967' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln117_1841 = or i1 %icmp_ln86, i1 %and_ln102_2270" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1969)   --->   "%select_ln117_1968 = select i1 %or_ln117_1840, i5 %select_ln117_1967, i5 23" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%or_ln117_1842 = or i1 %or_ln117_1841, i1 %and_ln102_2301" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1969 = select i1 %or_ln117_1841, i5 %select_ln117_1968, i5 24" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1969' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.12ns)   --->   "%or_ln117_1843 = or i1 %or_ln117_1841, i1 %and_ln102_2281" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1843' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1971)   --->   "%select_ln117_1970 = select i1 %or_ln117_1842, i5 %select_ln117_1969, i5 25" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%or_ln117_1844 = or i1 %or_ln117_1843, i1 %and_ln102_2303" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1971 = select i1 %or_ln117_1843, i5 %select_ln117_1970, i5 26" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1971' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.12ns)   --->   "%or_ln117_1845 = or i1 %or_ln117_1841, i1 %and_ln102_2274" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1845' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1973)   --->   "%select_ln117_1972 = select i1 %or_ln117_1844, i5 %select_ln117_1971, i5 27" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%or_ln117_1846 = or i1 %or_ln117_1845, i1 %and_ln102_2304" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1973 = select i1 %or_ln117_1845, i5 %select_ln117_1972, i5 28" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1973' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.12ns)   --->   "%or_ln117_1847 = or i1 %or_ln117_1845, i1 %and_ln102_2282" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1847' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1975)   --->   "%select_ln117_1974 = select i1 %or_ln117_1846, i5 %select_ln117_1973, i5 29" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1848 = or i1 %or_ln117_1847, i1 %and_ln102_2306" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1975 = select i1 %or_ln117_1847, i5 %select_ln117_1974, i5 30" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1975' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1976 = select i1 %or_ln117_1848, i5 %select_ln117_1975, i5 31" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 447, i5 1, i12 275, i5 2, i12 259, i5 3, i12 3771, i5 4, i12 27, i5 5, i12 3871, i5 6, i12 127, i5 7, i12 659, i5 8, i12 106, i5 9, i12 3676, i5 10, i12 249, i5 11, i12 31, i5 12, i12 3614, i5 13, i12 28, i5 14, i12 3713, i5 15, i12 3880, i5 16, i12 758, i5 17, i12 3673, i5 18, i12 1351, i5 19, i12 3751, i5 20, i12 287, i5 21, i12 3871, i5 22, i12 3702, i5 23, i12 625, i5 24, i12 3605, i5 25, i12 3900, i5 26, i12 3577, i5 27, i12 3884, i5 28, i12 3957, i5 29, i12 3676, i5 30, i12 3593, i5 31, i12 3672, i12 0, i5 %select_ln117_1976" [firmware/BDT.h:118]   --->   Operation 172 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 173 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_19_val_read', firmware/BDT.h:86) on port 'x_19_val' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_2003', firmware/BDT.h:86) [35]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [67]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2271', firmware/BDT.h:102) [73]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2275', firmware/BDT.h:102) [85]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [127]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1948', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1949', firmware/BDT.h:117) [132]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1950', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1951', firmware/BDT.h:117) [136]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1952', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1953', firmware/BDT.h:117) [140]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1954', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1955', firmware/BDT.h:117) [144]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1956', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1957', firmware/BDT.h:117) [148]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1958', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1959', firmware/BDT.h:117) [152]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1960', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1961', firmware/BDT.h:117) [156]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [66]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2270', firmware/BDT.h:102) [70]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2273', firmware/BDT.h:102) [79]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_2279', firmware/BDT.h:102) [93]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1835', firmware/BDT.h:117) [157]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1963', firmware/BDT.h:117) [160]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1964', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1965', firmware/BDT.h:117) [164]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1966', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1967', firmware/BDT.h:117) [168]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1968', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1969', firmware/BDT.h:117) [172]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1970', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1971', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1972', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1973', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1974', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1975', firmware/BDT.h:117) [184]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1976', firmware/BDT.h:117) [185]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [186]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
