#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 27 08:59:47 2022
# Process ID: 8072
# Current directory: D:/Documents/xkudel13/digital-electronics-1/labs/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7724 D:\Documents\xkudel13\digital-electronics-1\labs\project_2\project_2.xpr
# Log file: D:/Documents/xkudel13/digital-electronics-1/labs/project_2/vivado.log
# Journal file: D:/Documents/xkudel13/digital-electronics-1/labs/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xkudel13/digital-electronics-1/labs/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/VHDL/xkudel13/digital-electronics-1/labs/project_2' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
WARNING: [Project 1-231] Project 'project_2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
save_project_as project_3 D:/Documents/xkudel13/digital-electronics-1/labs/project_3 -force
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.324 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/shift_array.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_array'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_4digits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=200000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=20000)\]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture shift_array of entity xil_defaultlib.shift_array [shift_array_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_4digits [driver_7seg_4digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_4digits
Built simulation snapshot tb_driver_7seg_4digits_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_4digits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_4digits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 27 09:02:07 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 09:02:07 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_4digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_4digits} -tclbatch {tb_driver_7seg_4digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_driver_7seg_4digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000000
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_4digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.324 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xkudel13\digital-electronics-1\labs\project_3\project_3.srcs\sources_1\new\top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Documents\xkudel13\digital-electronics-1\labs\project_3\project_3.srcs\sources_1\new\driver_7seg_4digits.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.324 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.324 ; gain = 0.000
run 10 ns
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_4digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_4digits_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.sim/sim_1/behav/xsim'
"xelab -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d62773e0bfb34d22900030ab30c1a3e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_4digits_behav xil_defaultlib.tb_driver_7seg_4digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_driver_7seg_4digits/p_stimulus  File: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sim_1/new/tb_driver_7seg_4digits.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.324 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:05:04 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:05:04 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE4A
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:07:56 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:07:56 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:12:16 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:12:16 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:13:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:13:34 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2239.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE4A
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:16:32 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:16:32 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:19:02 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:19:02 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:22:16 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:22:16 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2508.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3178.570 ; gain = 0.000
open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3178.570 ; gain = 925.840
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:27:35 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:27:35 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:31:24 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:31:24 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:44:34 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:44:34 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3178.570 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE4A
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:47:10 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:48:36 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:55:09 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:55:09 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3243.777 ; gain = 65.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/driver_7seg_4digits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-638] synthesizing module 'shift_array' [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/shift_array.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_array' (4#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/shift_array.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (5#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/driver_7seg_4digits.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/sources_1/new/top.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3286.215 ; gain = 107.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3304.117 ; gain = 125.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3304.117 ; gain = 125.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3304.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3409.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3409.172 ; gain = 230.602
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3409.172 ; gain = 230.602
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 09:59:49 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/synth_1/runme.log
[Wed Apr 27 09:59:49 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {D:/Documents/xkudel13/digital-electronics-1/labs/project_3/project_3.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 10:03:01 2022...
