GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/dev/dev/fpga/projects/manchester/rtl/gw_pll_300mhz.v'
Analyzing Verilog file '/home/dev/dev/fpga/projects/manchester/rtl/manchester_encoder.v'
Analyzing Verilog file '/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v'
Undeclared symbol 'test_clk', assumed default net type 'wire'("/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v":23)
Compiling module 'top_gowin'("/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v":1)
Extracting RAM for identifier 'data'("/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v":41)
Compiling module 'gw_pll_300mhz'("/home/dev/dev/fpga/projects/manchester/rtl/gw_pll_300mhz.v":10)
Compiling module 'manchester_encoder'("/home/dev/dev/fpga/projects/manchester/rtl/manchester_encoder.v":2)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v":69)
NOTE  (EX0101) : Current top module is "top_gowin"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "manchester_encoder" instantiated to "me_1" is swept in optimizing("/home/dev/dev/fpga/projects/manchester/rtl/top_gowin.v":50)
[95%] Generate netlist file "/home/dev/dev/fpga/projects/manchester/gowin/manchester/impl/gwsynthesis/manchester.vg" completed
[100%] Generate report file "/home/dev/dev/fpga/projects/manchester/gowin/manchester/impl/gwsynthesis/manchester_syn.rpt.html" completed
GowinSynthesis finish
