// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_twiddleTable_M_imag_0_0_0_address0,
        p_twiddleTable_M_imag_0_0_0_ce0,
        p_twiddleTable_M_imag_0_0_0_q0,
        p_twiddleTable_M_imag_0_0_0_address1,
        p_twiddleTable_M_imag_0_0_0_ce1,
        p_twiddleTable_M_imag_0_0_0_q1,
        p_twiddleTable_M_imag_0_0_0_address2,
        p_twiddleTable_M_imag_0_0_0_ce2,
        p_twiddleTable_M_imag_0_0_0_q2,
        p_twiddleTable_M_imag_0_0_0_address3,
        p_twiddleTable_M_imag_0_0_0_ce3,
        p_twiddleTable_M_imag_0_0_0_q3,
        p_twiddleTable_M_imag_0_0_0_address4,
        p_twiddleTable_M_imag_0_0_0_ce4,
        p_twiddleTable_M_imag_0_0_0_q4,
        p_twiddleTable_M_imag_0_0_0_address5,
        p_twiddleTable_M_imag_0_0_0_ce5,
        p_twiddleTable_M_imag_0_0_0_q5,
        p_twiddleTable_M_imag_0_0_0_address6,
        p_twiddleTable_M_imag_0_0_0_ce6,
        p_twiddleTable_M_imag_0_0_0_q6,
        p_k,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [23:0] p_read;
input  [23:0] p_read1;
input  [23:0] p_read2;
input  [23:0] p_read3;
input  [23:0] p_read4;
input  [23:0] p_read5;
input  [23:0] p_read6;
input  [23:0] p_read7;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address0;
output   p_twiddleTable_M_imag_0_0_0_ce0;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q0;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address1;
output   p_twiddleTable_M_imag_0_0_0_ce1;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q1;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address2;
output   p_twiddleTable_M_imag_0_0_0_ce2;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q2;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address3;
output   p_twiddleTable_M_imag_0_0_0_ce3;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q3;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address4;
output   p_twiddleTable_M_imag_0_0_0_ce4;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q4;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address5;
output   p_twiddleTable_M_imag_0_0_0_ce5;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q5;
output  [3:0] p_twiddleTable_M_imag_0_0_0_address6;
output   p_twiddleTable_M_imag_0_0_0_ce6;
input  [17:0] p_twiddleTable_M_imag_0_0_0_q6;
input  [3:0] p_k;
output  [24:0] ap_return_0;
output  [24:0] ap_return_1;
output  [24:0] ap_return_2;
output  [24:0] ap_return_3;
output  [24:0] ap_return_4;
output  [24:0] ap_return_5;
output  [24:0] ap_return_6;
output  [24:0] ap_return_7;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_twiddleTable_M_imag_0_0_0_ce0;
reg p_twiddleTable_M_imag_0_0_0_ce1;
reg p_twiddleTable_M_imag_0_0_0_ce2;
reg p_twiddleTable_M_imag_0_0_0_ce3;
reg p_twiddleTable_M_imag_0_0_0_ce4;
reg p_twiddleTable_M_imag_0_0_0_ce5;
reg p_twiddleTable_M_imag_0_0_0_ce6;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg   [3:0] p_k_read_reg_1351;
wire    ap_block_pp0_stage0_11001;
reg  signed [23:0] p_read_10_reg_1359;
reg  signed [23:0] p_read_11_reg_1364;
reg  signed [23:0] p_read_12_reg_1369;
reg  signed [23:0] p_read_13_reg_1374;
reg  signed [23:0] p_read_13_reg_1374_pp0_iter1_reg;
reg  signed [23:0] p_read_13_reg_1374_pp0_iter2_reg;
reg  signed [23:0] p_read_13_reg_1374_pp0_iter3_reg;
reg  signed [23:0] p_read_14_reg_1380;
reg  signed [23:0] p_read_15_reg_1385;
reg  signed [23:0] p_read_16_reg_1390;
reg  signed [23:0] p_read39_reg_1395;
reg  signed [23:0] p_read39_reg_1395_pp0_iter1_reg;
reg  signed [23:0] p_read39_reg_1395_pp0_iter2_reg;
reg  signed [23:0] p_read39_reg_1395_pp0_iter3_reg;
wire   [3:0] index_cos_V_fu_218_p2;
reg   [3:0] index_cos_V_reg_1401;
wire   [0:0] index_invert_control_imag_4_fu_224_p3;
reg   [0:0] index_invert_control_imag_4_reg_1407;
wire   [3:0] index_cos_V_3_fu_292_p2;
reg   [3:0] index_cos_V_3_reg_1422;
wire   [0:0] icmp_ln1049_15_fu_306_p2;
reg   [0:0] icmp_ln1049_15_reg_1428;
wire   [0:0] icmp_ln1049_16_fu_312_p2;
reg   [0:0] icmp_ln1049_16_reg_1433;
wire   [0:0] icmp_ln1049_18_fu_357_p2;
reg   [0:0] icmp_ln1049_18_reg_1443;
wire   [3:0] index_V_2_fu_392_p2;
reg   [3:0] index_V_2_reg_1453;
wire   [3:0] index_cos_V_4_fu_398_p2;
reg   [3:0] index_cos_V_4_reg_1460;
wire   [0:0] icmp_ln1049_22_fu_443_p2;
reg   [0:0] icmp_ln1049_22_reg_1471;
wire   [17:0] imagSinVal_fu_567_p3;
reg   [17:0] imagSinVal_reg_1486;
wire  signed [40:0] sext_ln1171_17_fu_678_p1;
reg  signed [40:0] sext_ln1171_17_reg_1491;
wire  signed [40:0] sext_ln1171_18_fu_681_p1;
wire  signed [40:0] sext_ln1171_19_fu_685_p1;
reg  signed [40:0] sext_ln1171_19_reg_1503;
wire   [17:0] imagSinVal_3_fu_764_p3;
reg   [17:0] imagSinVal_3_reg_1509;
wire  signed [40:0] sext_ln1171_21_fu_868_p1;
reg  signed [40:0] sext_ln1171_21_reg_1514;
wire  signed [40:0] sext_ln1171_22_fu_871_p1;
wire  signed [40:0] sext_ln1171_23_fu_875_p1;
reg  signed [40:0] sext_ln1171_23_reg_1526;
wire   [17:0] imagSinVal_4_fu_973_p3;
reg   [17:0] imagSinVal_4_reg_1532;
wire  signed [40:0] sext_ln1171_25_fu_1078_p1;
reg  signed [40:0] sext_ln1171_25_reg_1537;
wire  signed [40:0] sext_ln1171_26_fu_1081_p1;
wire  signed [40:0] sext_ln1171_27_fu_1085_p1;
reg  signed [40:0] sext_ln1171_27_reg_1549;
wire  signed [40:0] sext_ln1171_15_fu_1091_p1;
wire  signed [40:0] sext_ln1171_20_fu_1098_p1;
wire  signed [40:0] sext_ln1171_24_fu_1101_p1;
wire  signed [40:0] sext_ln1171_28_fu_1104_p1;
wire  signed [40:0] grp_fu_1249_p2;
wire  signed [40:0] grp_fu_1255_p2;
wire  signed [40:0] grp_fu_1261_p2;
wire  signed [40:0] grp_fu_1267_p2;
wire  signed [40:0] grp_fu_1273_p2;
wire  signed [40:0] grp_fu_1279_p2;
wire   [63:0] zext_ln573_fu_250_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln573_6_fu_281_p1;
wire   [63:0] zext_ln573_7_fu_344_p1;
wire   [63:0] zext_ln573_8_fu_381_p1;
wire   [63:0] zext_ln573_9_fu_430_p1;
wire   [63:0] zext_ln573_10_fu_467_p1;
wire   [1:0] lut_index_imag_V_fu_232_p1;
wire   [1:0] lut_index_imag_V_9_fu_236_p2;
wire   [1:0] lut_index_imag_V_10_fu_242_p3;
wire   [1:0] lut_index_real_V_fu_263_p1;
wire   [0:0] index_invert_control_real_V_fu_255_p3;
wire   [1:0] lut_index_real_V_9_fu_267_p2;
wire   [1:0] lut_index_real_V_10_fu_273_p3;
wire   [3:0] index_V_fu_286_p2;
wire   [0:0] trunc_ln674_fu_318_p1;
wire   [1:0] lut_index_imag_V_11_fu_322_p3;
wire   [0:0] index_invert_control_imag_3_fu_298_p3;
wire   [1:0] lut_index_imag_V_12_fu_330_p2;
wire   [1:0] lut_index_imag_V_13_fu_336_p3;
wire   [1:0] lut_index_real_V_11_fu_363_p1;
wire   [0:0] index_invert_control_real_V_3_fu_349_p3;
wire   [1:0] lut_index_real_V_12_fu_367_p2;
wire   [1:0] lut_index_real_V_13_fu_373_p3;
wire   [3:0] shl_ln315_fu_386_p2;
wire   [1:0] lut_index_imag_V_14_fu_412_p1;
wire   [0:0] index_invert_control_imag_fu_404_p3;
wire   [1:0] lut_index_imag_V_15_fu_416_p2;
wire   [1:0] lut_index_imag_V_16_fu_422_p3;
wire   [1:0] lut_index_real_V_14_fu_449_p1;
wire   [0:0] index_invert_control_real_V_4_fu_435_p3;
wire   [1:0] lut_index_real_V_15_fu_453_p2;
wire   [1:0] lut_index_real_V_16_fu_459_p3;
wire   [0:0] icmp_ln1049_fu_479_p2;
wire   [0:0] icmp_ln1049_12_fu_484_p2;
wire   [0:0] output_saturation_control_imag_fu_489_p2;
wire  signed [17:0] temp_out_sin_V_fu_495_p3;
wire  signed [18:0] sext_ln712_9_fu_503_p1;
wire   [18:0] r_fu_507_p2;
wire   [0:0] p_Result_s_fu_513_p3;
wire   [0:0] p_Result_42_fu_525_p3;
wire   [0:0] xor_ln794_fu_533_p2;
wire   [0:0] overflow_fu_539_p2;
wire   [0:0] xor_ln340_fu_545_p2;
wire   [17:0] select_ln384_fu_551_p3;
wire   [17:0] p_Val2_17_fu_521_p1;
wire   [0:0] output_negate_control_imag_fu_472_p3;
wire   [17:0] select_ln340_fu_559_p3;
wire   [0:0] icmp_ln1049_13_fu_582_p2;
wire   [0:0] icmp_ln1049_14_fu_587_p2;
wire   [0:0] output_saturation_control_real_V_fu_592_p2;
wire  signed [17:0] temp_out_cos_V_fu_598_p3;
wire  signed [18:0] sext_ln712_10_fu_606_p1;
wire   [18:0] r_V_18_fu_610_p2;
wire   [0:0] p_Result_43_fu_616_p3;
wire   [0:0] p_Result_44_fu_628_p3;
wire   [0:0] xor_ln794_6_fu_636_p2;
wire   [0:0] overflow_6_fu_642_p2;
wire   [0:0] xor_ln340_6_fu_648_p2;
wire   [17:0] select_ln384_6_fu_654_p3;
wire   [17:0] p_Val2_20_fu_624_p1;
wire   [0:0] output_negate_control_real_V_fu_575_p3;
wire   [17:0] select_ln340_6_fu_662_p3;
wire   [17:0] realCosVal_fu_670_p3;
wire   [0:0] output_saturation_control_imag_3_fu_688_p2;
wire  signed [17:0] temp_out_sin_V_5_fu_692_p3;
wire  signed [18:0] sext_ln712_11_fu_700_p1;
wire   [18:0] r_14_fu_704_p2;
wire   [0:0] p_Result_45_fu_710_p3;
wire   [0:0] p_Result_46_fu_722_p3;
wire   [0:0] xor_ln794_7_fu_730_p2;
wire   [0:0] overflow_7_fu_736_p2;
wire   [0:0] xor_ln340_7_fu_742_p2;
wire   [17:0] select_ln384_7_fu_748_p3;
wire   [17:0] p_Val2_23_fu_718_p1;
wire   [17:0] select_ln340_7_fu_756_p3;
wire   [0:0] icmp_ln1049_17_fu_778_p2;
wire   [0:0] output_saturation_control_real_V_3_fu_783_p2;
wire  signed [17:0] temp_out_cos_V_3_fu_788_p3;
wire  signed [18:0] sext_ln712_12_fu_796_p1;
wire   [18:0] r_V_19_fu_800_p2;
wire   [0:0] p_Result_47_fu_806_p3;
wire   [0:0] p_Result_48_fu_818_p3;
wire   [0:0] xor_ln794_8_fu_826_p2;
wire   [0:0] overflow_8_fu_832_p2;
wire   [0:0] xor_ln340_8_fu_838_p2;
wire   [17:0] select_ln384_8_fu_844_p3;
wire   [17:0] p_Val2_26_fu_814_p1;
wire   [0:0] output_negate_control_real_V_3_fu_771_p3;
wire   [17:0] select_ln340_8_fu_852_p3;
wire   [17:0] realCosVal_3_fu_860_p3;
wire   [0:0] icmp_ln1049_19_fu_885_p2;
wire   [0:0] icmp_ln1049_20_fu_890_p2;
wire   [0:0] output_saturation_control_imag_4_fu_895_p2;
wire  signed [17:0] temp_out_sin_V_6_fu_901_p3;
wire  signed [18:0] sext_ln712_13_fu_909_p1;
wire   [18:0] r_15_fu_913_p2;
wire   [0:0] p_Result_49_fu_919_p3;
wire   [0:0] p_Result_50_fu_931_p3;
wire   [0:0] xor_ln794_9_fu_939_p2;
wire   [0:0] overflow_9_fu_945_p2;
wire   [0:0] xor_ln340_9_fu_951_p2;
wire   [17:0] select_ln384_9_fu_957_p3;
wire   [17:0] p_Val2_29_fu_927_p1;
wire   [0:0] output_negate_control_imag_4_fu_878_p3;
wire   [17:0] select_ln340_9_fu_965_p3;
wire   [0:0] icmp_ln1049_21_fu_988_p2;
wire   [0:0] output_saturation_control_real_V_4_fu_993_p2;
wire  signed [17:0] temp_out_cos_V_4_fu_998_p3;
wire  signed [18:0] sext_ln712_14_fu_1006_p1;
wire   [18:0] r_V_20_fu_1010_p2;
wire   [0:0] p_Result_51_fu_1016_p3;
wire   [0:0] p_Result_52_fu_1028_p3;
wire   [0:0] xor_ln794_10_fu_1036_p2;
wire   [0:0] overflow_10_fu_1042_p2;
wire   [0:0] xor_ln340_10_fu_1048_p2;
wire   [17:0] select_ln384_10_fu_1054_p3;
wire   [17:0] p_Val2_32_fu_1024_p1;
wire   [0:0] output_negate_control_real_V_4_fu_981_p3;
wire   [17:0] select_ln340_10_fu_1062_p3;
wire   [17:0] realCosVal_4_fu_1070_p3;
wire  signed [39:0] r_V_fu_1107_p3;
wire  signed [39:0] r_V_11_fu_1118_p3;
wire  signed [40:0] grp_fu_1285_p3;
wire  signed [40:0] grp_fu_1294_p3;
wire  signed [40:0] grp_fu_1303_p3;
wire  signed [40:0] grp_fu_1311_p3;
wire  signed [40:0] grp_fu_1319_p3;
wire  signed [40:0] grp_fu_1327_p3;
wire  signed [40:0] grp_fu_1335_p3;
wire  signed [40:0] grp_fu_1343_p3;
wire  signed [17:0] grp_fu_1249_p1;
wire  signed [17:0] grp_fu_1255_p1;
wire  signed [17:0] grp_fu_1261_p1;
wire  signed [17:0] grp_fu_1267_p1;
wire  signed [17:0] grp_fu_1273_p1;
wire  signed [17:0] grp_fu_1279_p1;
wire  signed [17:0] grp_fu_1285_p1;
wire  signed [17:0] grp_fu_1294_p1;
wire  signed [23:0] grp_fu_1303_p0;
wire  signed [17:0] grp_fu_1303_p1;
wire  signed [23:0] grp_fu_1311_p0;
wire  signed [17:0] grp_fu_1311_p1;
wire  signed [23:0] grp_fu_1319_p0;
wire  signed [17:0] grp_fu_1319_p1;
wire  signed [23:0] grp_fu_1327_p0;
wire  signed [17:0] grp_fu_1327_p1;
wire  signed [23:0] grp_fu_1335_p0;
wire  signed [17:0] grp_fu_1335_p1;
wire  signed [23:0] grp_fu_1343_p0;
wire  signed [17:0] grp_fu_1343_p1;
reg    grp_fu_1249_ce;
reg    grp_fu_1255_ce;
reg    grp_fu_1261_ce;
reg    grp_fu_1267_ce;
reg    grp_fu_1273_ce;
reg    grp_fu_1279_ce;
reg    grp_fu_1285_ce;
reg    grp_fu_1294_ce;
reg    grp_fu_1303_ce;
reg    grp_fu_1311_ce;
reg    grp_fu_1319_ce;
reg    grp_fu_1327_ce;
reg    grp_fu_1335_ce;
reg    grp_fu_1343_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_16_reg_1390),
    .din1(grp_fu_1249_p1),
    .ce(grp_fu_1249_ce),
    .dout(grp_fu_1249_p2)
);

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_12_reg_1369),
    .din1(grp_fu_1255_p1),
    .ce(grp_fu_1255_ce),
    .dout(grp_fu_1255_p2)
);

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_15_reg_1385),
    .din1(grp_fu_1261_p1),
    .ce(grp_fu_1261_ce),
    .dout(grp_fu_1261_p2)
);

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_11_reg_1364),
    .din1(grp_fu_1267_p1),
    .ce(grp_fu_1267_ce),
    .dout(grp_fu_1267_p2)
);

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_14_reg_1380),
    .din1(grp_fu_1273_p1),
    .ce(grp_fu_1273_ce),
    .dout(grp_fu_1273_p2)
);

fft2DKernel_mul_mul_24s_18s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 41 ))
mul_mul_24s_18s_41_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_10_reg_1359),
    .din1(grp_fu_1279_p1),
    .ce(grp_fu_1279_ce),
    .dout(grp_fu_1279_p2)
);

fft2DKernel_mac_mulsub_24s_18s_40s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 41 ))
mac_mulsub_24s_18s_40s_41_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read_13_reg_1374_pp0_iter1_reg),
    .din1(grp_fu_1285_p1),
    .din2(r_V_fu_1107_p3),
    .ce(grp_fu_1285_ce),
    .dout(grp_fu_1285_p3)
);

fft2DKernel_mac_muladd_24s_18s_40s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 40 ),
    .dout_WIDTH( 41 ))
mac_muladd_24s_18s_40s_41_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read39_reg_1395_pp0_iter1_reg),
    .din1(grp_fu_1294_p1),
    .din2(r_V_11_fu_1118_p3),
    .ce(grp_fu_1294_ce),
    .dout(grp_fu_1294_p3)
);

fft2DKernel_mac_mulsub_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_mulsub_24s_18s_41s_41_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1303_p0),
    .din1(grp_fu_1303_p1),
    .din2(grp_fu_1249_p2),
    .ce(grp_fu_1303_ce),
    .dout(grp_fu_1303_p3)
);

fft2DKernel_mac_muladd_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_muladd_24s_18s_41s_41_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1311_p0),
    .din1(grp_fu_1311_p1),
    .din2(grp_fu_1255_p2),
    .ce(grp_fu_1311_ce),
    .dout(grp_fu_1311_p3)
);

fft2DKernel_mac_mulsub_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_mulsub_24s_18s_41s_41_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1319_p0),
    .din1(grp_fu_1319_p1),
    .din2(grp_fu_1261_p2),
    .ce(grp_fu_1319_ce),
    .dout(grp_fu_1319_p3)
);

fft2DKernel_mac_muladd_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_muladd_24s_18s_41s_41_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1327_p0),
    .din1(grp_fu_1327_p1),
    .din2(grp_fu_1267_p2),
    .ce(grp_fu_1327_ce),
    .dout(grp_fu_1327_p3)
);

fft2DKernel_mac_mulsub_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_mulsub_24s_18s_41s_41_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1335_p0),
    .din1(grp_fu_1335_p1),
    .din2(grp_fu_1273_p2),
    .ce(grp_fu_1335_ce),
    .dout(grp_fu_1335_p3)
);

fft2DKernel_mac_muladd_24s_18s_41s_41_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 41 ),
    .dout_WIDTH( 41 ))
mac_muladd_24s_18s_41s_41_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1343_p0),
    .din1(grp_fu_1343_p1),
    .din2(grp_fu_1279_p2),
    .ce(grp_fu_1343_ce),
    .dout(grp_fu_1343_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1049_15_reg_1428 <= icmp_ln1049_15_fu_306_p2;
        icmp_ln1049_16_reg_1433 <= icmp_ln1049_16_fu_312_p2;
        icmp_ln1049_18_reg_1443 <= icmp_ln1049_18_fu_357_p2;
        icmp_ln1049_22_reg_1471 <= icmp_ln1049_22_fu_443_p2;
        imagSinVal_3_reg_1509 <= imagSinVal_3_fu_764_p3;
        imagSinVal_4_reg_1532 <= imagSinVal_4_fu_973_p3;
        imagSinVal_reg_1486 <= imagSinVal_fu_567_p3;
        index_V_2_reg_1453 <= index_V_2_fu_392_p2;
        index_cos_V_3_reg_1422[3 : 1] <= index_cos_V_3_fu_292_p2[3 : 1];
        index_cos_V_4_reg_1460 <= index_cos_V_4_fu_398_p2;
        index_cos_V_reg_1401 <= index_cos_V_fu_218_p2;
        index_invert_control_imag_4_reg_1407 <= p_k[32'd2];
        p_k_read_reg_1351 <= p_k;
        p_read39_reg_1395 <= p_read;
        p_read39_reg_1395_pp0_iter1_reg <= p_read39_reg_1395;
        p_read_10_reg_1359 <= p_read7;
        p_read_11_reg_1364 <= p_read6;
        p_read_12_reg_1369 <= p_read5;
        p_read_13_reg_1374 <= p_read4;
        p_read_13_reg_1374_pp0_iter1_reg <= p_read_13_reg_1374;
        p_read_14_reg_1380 <= p_read3;
        p_read_15_reg_1385 <= p_read2;
        p_read_16_reg_1390 <= p_read1;
        sext_ln1171_17_reg_1491 <= sext_ln1171_17_fu_678_p1;
        sext_ln1171_19_reg_1503 <= sext_ln1171_19_fu_685_p1;
        sext_ln1171_21_reg_1514 <= sext_ln1171_21_fu_868_p1;
        sext_ln1171_23_reg_1526 <= sext_ln1171_23_fu_875_p1;
        sext_ln1171_25_reg_1537 <= sext_ln1171_25_fu_1078_p1;
        sext_ln1171_27_reg_1549 <= sext_ln1171_27_fu_1085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        p_read39_reg_1395_pp0_iter2_reg <= p_read39_reg_1395_pp0_iter1_reg;
        p_read39_reg_1395_pp0_iter3_reg <= p_read39_reg_1395_pp0_iter2_reg;
        p_read_13_reg_1374_pp0_iter2_reg <= p_read_13_reg_1374_pp0_iter1_reg;
        p_read_13_reg_1374_pp0_iter3_reg <= p_read_13_reg_1374_pp0_iter2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1249_ce = 1'b1;
    end else begin
        grp_fu_1249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1255_ce = 1'b1;
    end else begin
        grp_fu_1255_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1261_ce = 1'b1;
    end else begin
        grp_fu_1261_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1267_ce = 1'b1;
    end else begin
        grp_fu_1267_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1273_ce = 1'b1;
    end else begin
        grp_fu_1273_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1279_ce = 1'b1;
    end else begin
        grp_fu_1279_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1285_ce = 1'b1;
    end else begin
        grp_fu_1285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1294_ce = 1'b1;
    end else begin
        grp_fu_1294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1303_ce = 1'b1;
    end else begin
        grp_fu_1303_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1311_ce = 1'b1;
    end else begin
        grp_fu_1311_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1319_ce = 1'b1;
    end else begin
        grp_fu_1319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1327_ce = 1'b1;
    end else begin
        grp_fu_1327_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1335_ce = 1'b1;
    end else begin
        grp_fu_1335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1343_ce = 1'b1;
    end else begin
        grp_fu_1343_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce0 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce1 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce2 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce3 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce4 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce5 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_twiddleTable_M_imag_0_0_0_ce6 = 1'b1;
    end else begin
        p_twiddleTable_M_imag_0_0_0_ce6 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_n = (1'b1 & 1'b1);

assign ap_return_0 = {{grp_fu_1285_p3[40:16]}};

assign ap_return_1 = {{grp_fu_1303_p3[40:16]}};

assign ap_return_2 = {{grp_fu_1319_p3[40:16]}};

assign ap_return_3 = {{grp_fu_1335_p3[40:16]}};

assign ap_return_4 = {{grp_fu_1294_p3[40:16]}};

assign ap_return_5 = {{grp_fu_1311_p3[40:16]}};

assign ap_return_6 = {{grp_fu_1327_p3[40:16]}};

assign ap_return_7 = {{grp_fu_1343_p3[40:16]}};

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign grp_fu_1249_p1 = sext_ln1171_18_fu_681_p1;

assign grp_fu_1255_p1 = sext_ln1171_18_fu_681_p1;

assign grp_fu_1261_p1 = sext_ln1171_22_fu_871_p1;

assign grp_fu_1267_p1 = sext_ln1171_22_fu_871_p1;

assign grp_fu_1273_p1 = sext_ln1171_26_fu_1081_p1;

assign grp_fu_1279_p1 = sext_ln1171_26_fu_1081_p1;

assign grp_fu_1285_p1 = sext_ln1171_15_fu_1091_p1;

assign grp_fu_1294_p1 = sext_ln1171_15_fu_1091_p1;

assign grp_fu_1303_p0 = sext_ln1171_19_reg_1503;

assign grp_fu_1303_p1 = sext_ln1171_20_fu_1098_p1;

assign grp_fu_1311_p0 = sext_ln1171_17_reg_1491;

assign grp_fu_1311_p1 = sext_ln1171_20_fu_1098_p1;

assign grp_fu_1319_p0 = sext_ln1171_23_reg_1526;

assign grp_fu_1319_p1 = sext_ln1171_24_fu_1101_p1;

assign grp_fu_1327_p0 = sext_ln1171_21_reg_1514;

assign grp_fu_1327_p1 = sext_ln1171_24_fu_1101_p1;

assign grp_fu_1335_p0 = sext_ln1171_27_reg_1549;

assign grp_fu_1335_p1 = sext_ln1171_28_fu_1104_p1;

assign grp_fu_1343_p0 = sext_ln1171_25_reg_1537;

assign grp_fu_1343_p1 = sext_ln1171_28_fu_1104_p1;

assign icmp_ln1049_12_fu_484_p2 = ((p_k_read_reg_1351 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1049_13_fu_582_p2 = ((index_cos_V_reg_1401 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1049_14_fu_587_p2 = ((p_k_read_reg_1351 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_15_fu_306_p2 = ((index_V_fu_286_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1049_16_fu_312_p2 = ((index_V_fu_286_p2 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1049_17_fu_778_p2 = ((index_cos_V_3_reg_1422 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1049_18_fu_357_p2 = ((index_V_fu_286_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_19_fu_885_p2 = ((index_V_2_reg_1453 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1049_20_fu_890_p2 = ((index_V_2_reg_1453 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln1049_21_fu_988_p2 = ((index_cos_V_4_reg_1460 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln1049_22_fu_443_p2 = ((shl_ln315_fu_386_p2 == p_k) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_479_p2 = ((p_k_read_reg_1351 == 4'd4) ? 1'b1 : 1'b0);

assign imagSinVal_3_fu_764_p3 = ((index_invert_control_imag_4_reg_1407[0:0] == 1'b1) ? select_ln340_7_fu_756_p3 : temp_out_sin_V_5_fu_692_p3);

assign imagSinVal_4_fu_973_p3 = ((output_negate_control_imag_4_fu_878_p3[0:0] == 1'b1) ? select_ln340_9_fu_965_p3 : temp_out_sin_V_6_fu_901_p3);

assign imagSinVal_fu_567_p3 = ((output_negate_control_imag_fu_472_p3[0:0] == 1'b1) ? select_ln340_fu_559_p3 : temp_out_sin_V_fu_495_p3);

assign index_V_2_fu_392_p2 = (shl_ln315_fu_386_p2 - p_k);

assign index_V_fu_286_p2 = p_k << 4'd1;

assign index_cos_V_3_fu_292_p2 = ($signed(index_V_fu_286_p2) + $signed(4'd12));

assign index_cos_V_4_fu_398_p2 = ($signed(index_V_2_fu_392_p2) + $signed(4'd12));

assign index_cos_V_fu_218_p2 = ($signed(p_k) + $signed(4'd12));

assign index_invert_control_imag_3_fu_298_p3 = p_k[32'd1];

assign index_invert_control_imag_4_fu_224_p3 = p_k[32'd2];

assign index_invert_control_imag_fu_404_p3 = index_V_2_fu_392_p2[32'd2];

assign index_invert_control_real_V_3_fu_349_p3 = index_cos_V_3_fu_292_p2[32'd2];

assign index_invert_control_real_V_4_fu_435_p3 = index_cos_V_4_fu_398_p2[32'd2];

assign index_invert_control_real_V_fu_255_p3 = index_cos_V_fu_218_p2[32'd2];

assign lut_index_imag_V_10_fu_242_p3 = ((index_invert_control_imag_4_fu_224_p3[0:0] == 1'b1) ? lut_index_imag_V_9_fu_236_p2 : lut_index_imag_V_fu_232_p1);

assign lut_index_imag_V_11_fu_322_p3 = {{trunc_ln674_fu_318_p1}, {1'd0}};

assign lut_index_imag_V_12_fu_330_p2 = (2'd0 - lut_index_imag_V_11_fu_322_p3);

assign lut_index_imag_V_13_fu_336_p3 = ((index_invert_control_imag_3_fu_298_p3[0:0] == 1'b1) ? lut_index_imag_V_12_fu_330_p2 : lut_index_imag_V_11_fu_322_p3);

assign lut_index_imag_V_14_fu_412_p1 = index_V_2_fu_392_p2[1:0];

assign lut_index_imag_V_15_fu_416_p2 = (2'd0 - lut_index_imag_V_14_fu_412_p1);

assign lut_index_imag_V_16_fu_422_p3 = ((index_invert_control_imag_fu_404_p3[0:0] == 1'b1) ? lut_index_imag_V_15_fu_416_p2 : lut_index_imag_V_14_fu_412_p1);

assign lut_index_imag_V_9_fu_236_p2 = (2'd0 - lut_index_imag_V_fu_232_p1);

assign lut_index_imag_V_fu_232_p1 = p_k[1:0];

assign lut_index_real_V_10_fu_273_p3 = ((index_invert_control_real_V_fu_255_p3[0:0] == 1'b1) ? lut_index_real_V_9_fu_267_p2 : lut_index_real_V_fu_263_p1);

assign lut_index_real_V_11_fu_363_p1 = index_cos_V_3_fu_292_p2[1:0];

assign lut_index_real_V_12_fu_367_p2 = (2'd0 - lut_index_real_V_11_fu_363_p1);

assign lut_index_real_V_13_fu_373_p3 = ((index_invert_control_real_V_3_fu_349_p3[0:0] == 1'b1) ? lut_index_real_V_12_fu_367_p2 : lut_index_real_V_11_fu_363_p1);

assign lut_index_real_V_14_fu_449_p1 = index_cos_V_4_fu_398_p2[1:0];

assign lut_index_real_V_15_fu_453_p2 = (2'd0 - lut_index_real_V_14_fu_449_p1);

assign lut_index_real_V_16_fu_459_p3 = ((index_invert_control_real_V_4_fu_435_p3[0:0] == 1'b1) ? lut_index_real_V_15_fu_453_p2 : lut_index_real_V_14_fu_449_p1);

assign lut_index_real_V_9_fu_267_p2 = (2'd0 - lut_index_real_V_fu_263_p1);

assign lut_index_real_V_fu_263_p1 = index_cos_V_fu_218_p2[1:0];

assign output_negate_control_imag_4_fu_878_p3 = index_V_2_reg_1453[32'd3];

assign output_negate_control_imag_fu_472_p3 = p_k_read_reg_1351[32'd3];

assign output_negate_control_real_V_3_fu_771_p3 = index_cos_V_3_reg_1422[32'd3];

assign output_negate_control_real_V_4_fu_981_p3 = index_cos_V_4_reg_1460[32'd3];

assign output_negate_control_real_V_fu_575_p3 = index_cos_V_reg_1401[32'd3];

assign output_saturation_control_imag_3_fu_688_p2 = (icmp_ln1049_16_reg_1433 | icmp_ln1049_15_reg_1428);

assign output_saturation_control_imag_4_fu_895_p2 = (icmp_ln1049_20_fu_890_p2 | icmp_ln1049_19_fu_885_p2);

assign output_saturation_control_imag_fu_489_p2 = (icmp_ln1049_fu_479_p2 | icmp_ln1049_12_fu_484_p2);

assign output_saturation_control_real_V_3_fu_783_p2 = (icmp_ln1049_18_reg_1443 | icmp_ln1049_17_fu_778_p2);

assign output_saturation_control_real_V_4_fu_993_p2 = (icmp_ln1049_22_reg_1471 | icmp_ln1049_21_fu_988_p2);

assign output_saturation_control_real_V_fu_592_p2 = (icmp_ln1049_14_fu_587_p2 | icmp_ln1049_13_fu_582_p2);

assign overflow_10_fu_1042_p2 = (xor_ln794_10_fu_1036_p2 & p_Result_52_fu_1028_p3);

assign overflow_6_fu_642_p2 = (xor_ln794_6_fu_636_p2 & p_Result_44_fu_628_p3);

assign overflow_7_fu_736_p2 = (xor_ln794_7_fu_730_p2 & p_Result_46_fu_722_p3);

assign overflow_8_fu_832_p2 = (xor_ln794_8_fu_826_p2 & p_Result_48_fu_818_p3);

assign overflow_9_fu_945_p2 = (xor_ln794_9_fu_939_p2 & p_Result_50_fu_931_p3);

assign overflow_fu_539_p2 = (xor_ln794_fu_533_p2 & p_Result_42_fu_525_p3);

assign p_Result_42_fu_525_p3 = r_fu_507_p2[32'd17];

assign p_Result_43_fu_616_p3 = r_V_18_fu_610_p2[32'd18];

assign p_Result_44_fu_628_p3 = r_V_18_fu_610_p2[32'd17];

assign p_Result_45_fu_710_p3 = r_14_fu_704_p2[32'd18];

assign p_Result_46_fu_722_p3 = r_14_fu_704_p2[32'd17];

assign p_Result_47_fu_806_p3 = r_V_19_fu_800_p2[32'd18];

assign p_Result_48_fu_818_p3 = r_V_19_fu_800_p2[32'd17];

assign p_Result_49_fu_919_p3 = r_15_fu_913_p2[32'd18];

assign p_Result_50_fu_931_p3 = r_15_fu_913_p2[32'd17];

assign p_Result_51_fu_1016_p3 = r_V_20_fu_1010_p2[32'd18];

assign p_Result_52_fu_1028_p3 = r_V_20_fu_1010_p2[32'd17];

assign p_Result_s_fu_513_p3 = r_fu_507_p2[32'd18];

assign p_Val2_17_fu_521_p1 = r_fu_507_p2[17:0];

assign p_Val2_20_fu_624_p1 = r_V_18_fu_610_p2[17:0];

assign p_Val2_23_fu_718_p1 = r_14_fu_704_p2[17:0];

assign p_Val2_26_fu_814_p1 = r_V_19_fu_800_p2[17:0];

assign p_Val2_29_fu_927_p1 = r_15_fu_913_p2[17:0];

assign p_Val2_32_fu_1024_p1 = r_V_20_fu_1010_p2[17:0];

assign p_twiddleTable_M_imag_0_0_0_address0 = 64'd0;

assign p_twiddleTable_M_imag_0_0_0_address1 = zext_ln573_10_fu_467_p1;

assign p_twiddleTable_M_imag_0_0_0_address2 = zext_ln573_9_fu_430_p1;

assign p_twiddleTable_M_imag_0_0_0_address3 = zext_ln573_8_fu_381_p1;

assign p_twiddleTable_M_imag_0_0_0_address4 = zext_ln573_7_fu_344_p1;

assign p_twiddleTable_M_imag_0_0_0_address5 = zext_ln573_6_fu_281_p1;

assign p_twiddleTable_M_imag_0_0_0_address6 = zext_ln573_fu_250_p1;

assign r_14_fu_704_p2 = ($signed(19'd0) - $signed(sext_ln712_11_fu_700_p1));

assign r_15_fu_913_p2 = ($signed(19'd0) - $signed(sext_ln712_13_fu_909_p1));

assign r_V_11_fu_1118_p3 = {{p_read_13_reg_1374_pp0_iter3_reg}, {16'd0}};

assign r_V_18_fu_610_p2 = ($signed(19'd0) - $signed(sext_ln712_10_fu_606_p1));

assign r_V_19_fu_800_p2 = ($signed(19'd0) - $signed(sext_ln712_12_fu_796_p1));

assign r_V_20_fu_1010_p2 = ($signed(19'd0) - $signed(sext_ln712_14_fu_1006_p1));

assign r_V_fu_1107_p3 = {{p_read39_reg_1395_pp0_iter3_reg}, {16'd0}};

assign r_fu_507_p2 = ($signed(19'd0) - $signed(sext_ln712_9_fu_503_p1));

assign realCosVal_3_fu_860_p3 = ((output_negate_control_real_V_3_fu_771_p3[0:0] == 1'b1) ? select_ln340_8_fu_852_p3 : temp_out_cos_V_3_fu_788_p3);

assign realCosVal_4_fu_1070_p3 = ((output_negate_control_real_V_4_fu_981_p3[0:0] == 1'b1) ? select_ln340_10_fu_1062_p3 : temp_out_cos_V_4_fu_998_p3);

assign realCosVal_fu_670_p3 = ((output_negate_control_real_V_fu_575_p3[0:0] == 1'b1) ? select_ln340_6_fu_662_p3 : temp_out_cos_V_fu_598_p3);

assign select_ln340_10_fu_1062_p3 = ((xor_ln340_10_fu_1048_p2[0:0] == 1'b1) ? select_ln384_10_fu_1054_p3 : p_Val2_32_fu_1024_p1);

assign select_ln340_6_fu_662_p3 = ((xor_ln340_6_fu_648_p2[0:0] == 1'b1) ? select_ln384_6_fu_654_p3 : p_Val2_20_fu_624_p1);

assign select_ln340_7_fu_756_p3 = ((xor_ln340_7_fu_742_p2[0:0] == 1'b1) ? select_ln384_7_fu_748_p3 : p_Val2_23_fu_718_p1);

assign select_ln340_8_fu_852_p3 = ((xor_ln340_8_fu_838_p2[0:0] == 1'b1) ? select_ln384_8_fu_844_p3 : p_Val2_26_fu_814_p1);

assign select_ln340_9_fu_965_p3 = ((xor_ln340_9_fu_951_p2[0:0] == 1'b1) ? select_ln384_9_fu_957_p3 : p_Val2_29_fu_927_p1);

assign select_ln340_fu_559_p3 = ((xor_ln340_fu_545_p2[0:0] == 1'b1) ? select_ln384_fu_551_p3 : p_Val2_17_fu_521_p1);

assign select_ln384_10_fu_1054_p3 = ((overflow_10_fu_1042_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln384_6_fu_654_p3 = ((overflow_6_fu_642_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln384_7_fu_748_p3 = ((overflow_7_fu_736_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln384_8_fu_844_p3 = ((overflow_8_fu_832_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln384_9_fu_957_p3 = ((overflow_9_fu_945_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln384_fu_551_p3 = ((overflow_fu_539_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign sext_ln1171_15_fu_1091_p1 = $signed(p_twiddleTable_M_imag_0_0_0_q0);

assign sext_ln1171_17_fu_678_p1 = p_read_16_reg_1390;

assign sext_ln1171_18_fu_681_p1 = $signed(realCosVal_fu_670_p3);

assign sext_ln1171_19_fu_685_p1 = p_read_12_reg_1369;

assign sext_ln1171_20_fu_1098_p1 = $signed(imagSinVal_reg_1486);

assign sext_ln1171_21_fu_868_p1 = p_read_15_reg_1385;

assign sext_ln1171_22_fu_871_p1 = $signed(realCosVal_3_fu_860_p3);

assign sext_ln1171_23_fu_875_p1 = p_read_11_reg_1364;

assign sext_ln1171_24_fu_1101_p1 = $signed(imagSinVal_3_reg_1509);

assign sext_ln1171_25_fu_1078_p1 = p_read_14_reg_1380;

assign sext_ln1171_26_fu_1081_p1 = $signed(realCosVal_4_fu_1070_p3);

assign sext_ln1171_27_fu_1085_p1 = p_read_10_reg_1359;

assign sext_ln1171_28_fu_1104_p1 = $signed(imagSinVal_4_reg_1532);

assign sext_ln712_10_fu_606_p1 = temp_out_cos_V_fu_598_p3;

assign sext_ln712_11_fu_700_p1 = temp_out_sin_V_5_fu_692_p3;

assign sext_ln712_12_fu_796_p1 = temp_out_cos_V_3_fu_788_p3;

assign sext_ln712_13_fu_909_p1 = temp_out_sin_V_6_fu_901_p3;

assign sext_ln712_14_fu_1006_p1 = temp_out_cos_V_4_fu_998_p3;

assign sext_ln712_9_fu_503_p1 = temp_out_sin_V_fu_495_p3;

assign shl_ln315_fu_386_p2 = p_k << 4'd2;

assign temp_out_cos_V_3_fu_788_p3 = ((output_saturation_control_real_V_3_fu_783_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q3);

assign temp_out_cos_V_4_fu_998_p3 = ((output_saturation_control_real_V_4_fu_993_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q1);

assign temp_out_cos_V_fu_598_p3 = ((output_saturation_control_real_V_fu_592_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q5);

assign temp_out_sin_V_5_fu_692_p3 = ((output_saturation_control_imag_3_fu_688_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q4);

assign temp_out_sin_V_6_fu_901_p3 = ((output_saturation_control_imag_4_fu_895_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q2);

assign temp_out_sin_V_fu_495_p3 = ((output_saturation_control_imag_fu_489_p2[0:0] == 1'b1) ? 18'd196608 : p_twiddleTable_M_imag_0_0_0_q6);

assign trunc_ln674_fu_318_p1 = p_k[0:0];

assign xor_ln340_10_fu_1048_p2 = (p_Result_52_fu_1028_p3 ^ p_Result_51_fu_1016_p3);

assign xor_ln340_6_fu_648_p2 = (p_Result_44_fu_628_p3 ^ p_Result_43_fu_616_p3);

assign xor_ln340_7_fu_742_p2 = (p_Result_46_fu_722_p3 ^ p_Result_45_fu_710_p3);

assign xor_ln340_8_fu_838_p2 = (p_Result_48_fu_818_p3 ^ p_Result_47_fu_806_p3);

assign xor_ln340_9_fu_951_p2 = (p_Result_50_fu_931_p3 ^ p_Result_49_fu_919_p3);

assign xor_ln340_fu_545_p2 = (p_Result_s_fu_513_p3 ^ p_Result_42_fu_525_p3);

assign xor_ln794_10_fu_1036_p2 = (p_Result_51_fu_1016_p3 ^ 1'd1);

assign xor_ln794_6_fu_636_p2 = (p_Result_43_fu_616_p3 ^ 1'd1);

assign xor_ln794_7_fu_730_p2 = (p_Result_45_fu_710_p3 ^ 1'd1);

assign xor_ln794_8_fu_826_p2 = (p_Result_47_fu_806_p3 ^ 1'd1);

assign xor_ln794_9_fu_939_p2 = (p_Result_49_fu_919_p3 ^ 1'd1);

assign xor_ln794_fu_533_p2 = (p_Result_s_fu_513_p3 ^ 1'd1);

assign zext_ln573_10_fu_467_p1 = lut_index_real_V_16_fu_459_p3;

assign zext_ln573_6_fu_281_p1 = lut_index_real_V_10_fu_273_p3;

assign zext_ln573_7_fu_344_p1 = lut_index_imag_V_13_fu_336_p3;

assign zext_ln573_8_fu_381_p1 = lut_index_real_V_13_fu_373_p3;

assign zext_ln573_9_fu_430_p1 = lut_index_imag_V_16_fu_422_p3;

assign zext_ln573_fu_250_p1 = lut_index_imag_V_10_fu_242_p3;

always @ (posedge ap_clk) begin
    index_cos_V_3_reg_1422[0] <= 1'b0;
end

endmodule //fft2DKernel_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s
