Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/mul_tb_isim_beh.exe" -prj "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/mul_tb_beh.prj" "work.mul_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/shReg.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/reg.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/command_unit.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/cnt.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/add4.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/ACC.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/mul.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/mul_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity shReg [shreg_default]
Compiling architecture behavioral of entity cnt [cnt_default]
Compiling architecture behavioral of entity add4 [add4_default]
Compiling architecture behavioral of entity command_unit [command_unit_default]
Compiling architecture behavioral of entity ACC [acc_default]
Compiling architecture rtl of entity mul [mul_default]
Compiling architecture behavior of entity mul_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/zbirka/08projektovanje_procesora/8.8/mul/mul_tb_isim_beh.exe
Fuse Memory Usage: 35528 KB
Fuse CPU Usage: 576 ms
