m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/cloud/Desktop/Lab_9-Verilog
vand18
Z1 !s110 1649698206
!i10b 1
!s100 fF;]FgN><3SccgXJ2hm[l0
I:UJ6kVQJP2:N6KL<fhia72
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1649697276
Z4 8/home/cloud/Desktop/Lab_9-Verilog/andornor.v
Z5 F/home/cloud/Desktop/Lab_9-Verilog/andornor.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1649698206.000000
Z8 !s107 /home/cloud/Desktop/Lab_9-Verilog/andornor.v|
Z9 !s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/andornor.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
vfulladder
Z12 !s110 1649698775
!i10b 1
!s100 NNA_E]NSm;ZT01a`CS4NV1
IbS2>j[EJB>]7Ec[XzFGlW3
R2
R0
w1649698756
8/home/cloud/Desktop/Lab_9-Verilog/fulladder.v
F/home/cloud/Desktop/Lab_9-Verilog/fulladder.v
L0 1
R6
r1
!s85 0
31
Z13 !s108 1649698775.000000
!s107 /home/cloud/Desktop/Lab_9-Verilog/fulladder.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/fulladder.v|
!i113 1
R10
R11
vfulladder_testbench
R12
!i10b 1
!s100 M4``MSTcdG3OA:a<TgH`i3
I>5Afh08>V31bm_UCAZV[L2
R2
R0
w1649695598
8/home/cloud/Desktop/Lab_9-Verilog/fulladderTB.v
F/home/cloud/Desktop/Lab_9-Verilog/fulladderTB.v
L0 1
R6
r1
!s85 0
31
R13
!s107 /home/cloud/Desktop/Lab_9-Verilog/fulladderTB.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/fulladderTB.v|
!i113 1
R10
R11
vfunc_testbench
R1
!i10b 1
!s100 VWQkAQ8cS6iNGkS38W6JL3
IT2[fzPE7;QBMNh7gMa4;l0
R2
R0
w1649698187
8/home/cloud/Desktop/Lab_9-Verilog/andornor_TB.v
F/home/cloud/Desktop/Lab_9-Verilog/andornor_TB.v
L0 1
R6
r1
!s85 0
31
R7
!s107 /home/cloud/Desktop/Lab_9-Verilog/andornor_TB.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/andornor_TB.v|
!i113 1
R10
R11
vhalfAdder
Z14 !s110 1649695458
!i10b 1
!s100 e]nBQbDgYe@TOn[ea`31P2
I:>^HmgR1GVHI^`UTD?>]e1
R2
R0
w1649692400
8/home/cloud/Desktop/Lab_9-Verilog/halfadder.v
F/home/cloud/Desktop/Lab_9-Verilog/halfadder.v
L0 1
R6
r1
!s85 0
31
Z15 !s108 1649695458.000000
!s107 /home/cloud/Desktop/Lab_9-Verilog/halfadder.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/halfadder.v|
!i113 1
R10
R11
nhalf@adder
vhalfadder_testbench
R14
!i10b 1
!s100 Mc=ZFiDfg6SQolHY:iV0^2
IWz8IlVfU2lj`>1EZC2SkY3
R2
R0
w1649695265
8/home/cloud/Desktop/Lab_9-Verilog/halfadderTB.v
F/home/cloud/Desktop/Lab_9-Verilog/halfadderTB.v
L0 1
R6
r1
!s85 0
31
R15
!s107 /home/cloud/Desktop/Lab_9-Verilog/halfadderTB.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/halfadderTB.v|
!i113 1
R10
R11
vnor18
R1
!i10b 1
!s100 o1gMn@z<R:2ci@YA:b>6Z3
IoPn498>NYTRFaU3bWjO?B1
R2
R0
R3
R4
R5
L0 33
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vor18
R1
!i10b 1
!s100 Z<PgmkG9Q6jVgo_MNC1L^3
IZRF2c^foIZfO3KCX7R=]@2
R2
R0
R3
R4
R5
L0 17
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vrca
!s110 1649696079
!i10b 1
!s100 2RgzSkI<D:hcUDeCc[;cb2
IQ@0gg_D2NIa>JXo:`]T4?3
R2
R0
w1649694479
8/home/cloud/Desktop/Lab_9-Verilog/rca32bit.v
F/home/cloud/Desktop/Lab_9-Verilog/rca32bit.v
L0 1
R6
r1
!s85 0
31
!s108 1649696079.000000
!s107 /home/cloud/Desktop/Lab_9-Verilog/rca32bit.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/rca32bit.v|
!i113 1
R10
R11
vrca_testbench
!s110 1649698202
!i10b 1
!s100 <D]IziG;eza`ab:HGPC;S1
IXm:PBeQY2m?A;8HR:7=Q82
R2
R0
w1649696071
8/home/cloud/Desktop/Lab_9-Verilog/rcaTB.v
F/home/cloud/Desktop/Lab_9-Verilog/rcaTB.v
L0 1
R6
r1
!s85 0
31
!s108 1649698202.000000
!s107 /home/cloud/Desktop/Lab_9-Verilog/rcaTB.v|
!s90 -reportprogress|300|-work|work|/home/cloud/Desktop/Lab_9-Verilog/rcaTB.v|
!i113 1
R10
R11
