digraph "CFG for '_Z6squarePiPyPd' function" {
	label="CFG for '_Z6squarePiPyPd' function";

	Node0x613c230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !5, !amdgpu.noclobber !9\l  %6 = add nuw nsw i32 %4, 1\l  %7 = icmp slt i32 %6, %5\l  br i1 %7, label %8, label %18\l|{<s0>T|<s1>F}}"];
	Node0x613c230:s0 -> Node0x613dac0;
	Node0x613c230:s1 -> Node0x613db50;
	Node0x613dac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%8:\l8:                                                \l  %9 = zext i32 %4 to i64\l  %10 = getelementptr inbounds double, double addrspace(1)* %2, i64 %9\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !10, !invariant.load\l... !9\l  %15 = zext i16 %14 to i32\l  %16 = load double, double addrspace(1)* %10, align 8, !tbaa !11\l  br label %19\l}"];
	Node0x613dac0 -> Node0x613dc90;
	Node0x613ece0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  store double %30, double addrspace(1)* %10, align 8, !tbaa !11\l  br label %18\l}"];
	Node0x613ece0 -> Node0x613db50;
	Node0x613db50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%18:\l18:                                               \l  ret void\l}"];
	Node0x613dc90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = phi double [ %16, %8 ], [ %30, %19 ]\l  %21 = phi i32 [ %6, %8 ], [ %31, %19 ]\l  %22 = sitofp i32 %21 to double\l  %23 = fmul contract double %22, 5.000000e-01\l  %24 = add nsw i32 %21, -1\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i64, i64 addrspace(1)* %1, i64 %25\l  %27 = load i64, i64 addrspace(1)* %26, align 8, !tbaa !13, !amdgpu.noclobber\l... !9\l  %28 = uitofp i64 %27 to double\l  %29 = fdiv contract double %23, %28\l  %30 = fadd contract double %20, %29\l  %31 = add i32 %21, %15\l  %32 = icmp slt i32 %31, %5\l  br i1 %32, label %19, label %17, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x613dc90:s0 -> Node0x613dc90;
	Node0x613dc90:s1 -> Node0x613ece0;
}
