Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun  9 20:51:06 2022
| Host         : DESKTOP-D51VO9U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           12 |
| No           | No                    | Yes                    |              16 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             112 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------+------------------+------------------+----------------+
|   Clock Signal   |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                     | wr_IBUF          |                8 |             16 |
|  clock_IBUF_BUFG | u2/reg5[15]_i_1_n_0 | wr_IBUF          |                6 |             16 |
|  clock_IBUF_BUFG | u2/reg7[15]_i_1_n_0 | wr_IBUF          |                8 |             16 |
|  clock_IBUF_BUFG | u2/reg1[15]_i_1_n_0 | wr_IBUF          |                6 |             16 |
|  clock_IBUF_BUFG | u2/reg2[15]_i_1_n_0 | wr_IBUF          |                8 |             16 |
|  clock_IBUF_BUFG | u2/reg6[15]_i_1_n_0 | wr_IBUF          |                6 |             16 |
|  clock_IBUF_BUFG | u2/reg4[15]_i_1_n_0 | wr_IBUF          |                5 |             16 |
|  clock_IBUF_BUFG | u2/reg3[15]_i_1_n_0 | wr_IBUF          |                8 |             16 |
|  u1/E[0]         |                     |                  |                6 |             20 |
|  clock_IBUF_BUFG |                     |                  |                6 |             20 |
+------------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    10 |
+--------+-----------------------+


