

================================================================
== Vitis HLS Report for 'cnn_Pipeline_9'
================================================================
* Date:           Thu Apr 20 15:58:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.817 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         3|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      95|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|     158|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_117_fu_123_p2    |         +|   0|  0|  13|           4|           1|
    |empty_121_fu_178_p2    |         +|   0|  0|   7|           7|           7|
    |empty_122_fu_234_p2    |         +|   0|  0|  16|           9|           9|
    |next_mul68_fu_132_p2   |         +|   0|  0|  15|           8|           5|
    |next_urem70_fu_197_p2  |         +|   0|  0|  13|           4|           1|
    |empty_119_fu_172_p2    |         -|   0|  0|   7|           7|           7|
    |empty_118_fu_203_p2    |      icmp|   0|  0|   9|           4|           2|
    |exitcond442_fu_117_p2  |      icmp|   0|  0|   9|           4|           4|
    |idx_urem71_fu_209_p3   |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  95|          49|          42|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index20_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul67_load     |   9|          2|    8|         16|
    |loop_index20_fu_68                  |   9|          2|    4|          8|
    |phi_mul67_fu_64                     |   9|          2|    8|         16|
    |phi_urem69_fu_60                    |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  63|         14|   30|         60|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  1|   0|    1|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |  1|   0|    1|          0|
    |empty_121_reg_294                        |  5|   0|    7|          2|
    |loop_index20_fu_68                       |  4|   0|    4|          0|
    |loop_index20_load_reg_285                |  4|   0|    4|          0|
    |loop_index20_load_reg_285_pp0_iter1_reg  |  4|   0|    4|          0|
    |phi_mul67_fu_64                          |  8|   0|    8|          0|
    |phi_urem69_fu_60                         |  4|   0|    4|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 34|   0|   36|          2|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_9|  return value|
|weight_buf_6_address0  |  out|    4|   ap_memory|    weight_buf_6|         array|
|weight_buf_6_ce0       |  out|    1|   ap_memory|    weight_buf_6|         array|
|weight_buf_6_we0       |  out|    1|   ap_memory|    weight_buf_6|         array|
|weight_buf_6_d0        |  out|   32|   ap_memory|    weight_buf_6|         array|
|weight_buf_address0    |  out|    7|   ap_memory|      weight_buf|         array|
|weight_buf_ce0         |  out|    1|   ap_memory|      weight_buf|         array|
|weight_buf_q0          |   in|   32|   ap_memory|      weight_buf|         array|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem69 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul67 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index20 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index20"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul67"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem69"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index20_load = load i4 %loop_index20"   --->   Operation 14 'load' 'loop_index20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.44ns)   --->   "%exitcond442 = icmp_eq  i4 %loop_index20_load, i4 9"   --->   Operation 16 'icmp' 'exitcond442' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%empty_117 = add i4 %loop_index20_load, i4 1"   --->   Operation 18 'add' 'empty_117' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond442, void %load-store-loop19.split, void %load-store-loop.preheader.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul67_load = load i8 %phi_mul67"   --->   Operation 20 'load' 'phi_mul67_load' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%next_mul68 = add i8 %phi_mul67_load, i8 22"   --->   Operation 21 'add' 'next_mul68' <Predicate = (!exitcond442)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul67_load, i32 6, i32 7"   --->   Operation 22 'partselect' 'tmp_s' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0"   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl"   --->   Operation 24 'zext' 'p_shl12_cast' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_s, i2 0"   --->   Operation 25 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i4 %p_shl1"   --->   Operation 26 'zext' 'p_shl13_cast' <Predicate = (!exitcond442)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_119 = sub i7 %p_shl12_cast, i7 %p_shl13_cast"   --->   Operation 27 'sub' 'empty_119' <Predicate = (!exitcond442)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%empty_121 = add i7 %empty_119, i7 88"   --->   Operation 28 'add' 'empty_121' <Predicate = (!exitcond442)> <Delay = 3.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %empty_117, i4 %loop_index20"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond442)> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 %next_mul68, i8 %phi_mul67"   --->   Operation 30 'store' 'store_ln0' <Predicate = (!exitcond442)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_urem69_load = load i4 %phi_urem69"   --->   Operation 31 'load' 'phi_urem69_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%next_urem70 = add i4 %phi_urem69_load, i4 1"   --->   Operation 32 'add' 'next_urem70' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.44ns)   --->   "%empty_118 = icmp_ult  i4 %next_urem70, i4 3"   --->   Operation 33 'icmp' 'empty_118' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.99ns)   --->   "%idx_urem71 = select i1 %empty_118, i4 %next_urem70, i4 0"   --->   Operation 34 'select' 'idx_urem71' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%empty_120 = shl i4 %phi_urem69_load, i4 2"   --->   Operation 35 'shl' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%p_cast35 = zext i4 %empty_120"   --->   Operation 36 'zext' 'p_cast35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%p_cast34_cast_cast_cast_cast = sext i7 %empty_121"   --->   Operation 37 'sext' 'p_cast34_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%p_cast34_cast_cast_cast_cast_cast = zext i8 %p_cast34_cast_cast_cast_cast"   --->   Operation 38 'zext' 'p_cast34_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.11ns) (out node of the LUT)   --->   "%empty_122 = add i9 %p_cast34_cast_cast_cast_cast_cast, i9 %p_cast35"   --->   Operation 39 'add' 'empty_122' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %empty_122, i32 2, i32 8"   --->   Operation 40 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast60 = zext i7 %tmp_55"   --->   Operation 41 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 %p_cast60"   --->   Operation 42 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 43 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %idx_urem71, i4 %phi_urem69"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (exitcond442)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%loop_index20_cast = zext i4 %loop_index20_load"   --->   Operation 45 'zext' 'loop_index20_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight_buf_6_addr = getelementptr i32 %weight_buf_6, i64 0, i64 %loop_index20_cast"   --->   Operation 46 'getelementptr' 'weight_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 47 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 48 [1/1] (2.15ns)   --->   "%store_ln0 = store i32 %weight_buf_load, i4 %weight_buf_6_addr"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop19"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem69                        (alloca           ) [ 0110]
phi_mul67                         (alloca           ) [ 0100]
loop_index20                      (alloca           ) [ 0100]
specinterface_ln0                 (specinterface    ) [ 0000]
store_ln0                         (store            ) [ 0000]
store_ln0                         (store            ) [ 0000]
store_ln0                         (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
loop_index20_load                 (load             ) [ 0111]
specpipeline_ln0                  (specpipeline     ) [ 0000]
exitcond442                       (icmp             ) [ 0110]
empty                             (speclooptripcount) [ 0000]
empty_117                         (add              ) [ 0000]
br_ln0                            (br               ) [ 0000]
phi_mul67_load                    (load             ) [ 0000]
next_mul68                        (add              ) [ 0000]
tmp_s                             (partselect       ) [ 0000]
p_shl                             (bitconcatenate   ) [ 0000]
p_shl12_cast                      (zext             ) [ 0000]
p_shl1                            (bitconcatenate   ) [ 0000]
p_shl13_cast                      (zext             ) [ 0000]
empty_119                         (sub              ) [ 0000]
empty_121                         (add              ) [ 0110]
store_ln0                         (store            ) [ 0000]
store_ln0                         (store            ) [ 0000]
phi_urem69_load                   (load             ) [ 0000]
next_urem70                       (add              ) [ 0000]
empty_118                         (icmp             ) [ 0000]
idx_urem71                        (select           ) [ 0000]
empty_120                         (shl              ) [ 0000]
p_cast35                          (zext             ) [ 0000]
p_cast34_cast_cast_cast_cast      (sext             ) [ 0000]
p_cast34_cast_cast_cast_cast_cast (zext             ) [ 0000]
empty_122                         (add              ) [ 0000]
tmp_55                            (partselect       ) [ 0000]
p_cast60                          (zext             ) [ 0000]
weight_buf_addr                   (getelementptr    ) [ 0101]
store_ln0                         (store            ) [ 0000]
loop_index20_cast                 (zext             ) [ 0000]
weight_buf_6_addr                 (getelementptr    ) [ 0000]
weight_buf_load                   (load             ) [ 0000]
store_ln0                         (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buf_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="phi_urem69_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem69/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="phi_mul67_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul67/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="loop_index20_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index20/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="weight_buf_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="weight_buf_6_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_6_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="loop_index20_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index20_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="exitcond442_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond442/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="empty_117_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_117/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul67_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul67_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="next_mul68_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul68/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="4" slack="0"/>
<pin id="143" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_shl12_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl13_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_119_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_119/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_121_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_121/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="phi_urem69_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem69_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="next_urem70_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem70/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="empty_118_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_118/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="idx_urem71_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem71/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_120_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_120/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_cast35_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast35/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_cast34_cast_cast_cast_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast34_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_cast34_cast_cast_cast_cast_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast34_cast_cast_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_122_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_122/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_55_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="5" slack="0"/>
<pin id="245" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_cast60_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast60/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="loop_index20_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="2"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index20_cast/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="phi_urem69_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem69 "/>
</bind>
</comp>

<comp id="271" class="1005" name="phi_mul67_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul67 "/>
</bind>
</comp>

<comp id="278" class="1005" name="loop_index20_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index20 "/>
</bind>
</comp>

<comp id="285" class="1005" name="loop_index20_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="2"/>
<pin id="287" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="loop_index20_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="exitcond442_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond442 "/>
</bind>
</comp>

<comp id="294" class="1005" name="empty_121_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_121 "/>
</bind>
</comp>

<comp id="299" class="1005" name="weight_buf_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="1"/>
<pin id="301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="58" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="138" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="138" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="156" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="123" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="194" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="223" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="259"><net_src comp="209" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="267"><net_src comp="60" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="274"><net_src comp="64" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="281"><net_src comp="68" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="288"><net_src comp="114" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="293"><net_src comp="117" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="178" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="302"><net_src comp="72" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf_6 | {3 }
	Port: weight_buf | {}
 - Input state : 
	Port: cnn_Pipeline_9 : weight_buf | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index20_load : 1
		exitcond442 : 2
		empty_117 : 2
		br_ln0 : 3
		phi_mul67_load : 1
		next_mul68 : 2
		tmp_s : 2
		p_shl : 3
		p_shl12_cast : 4
		p_shl1 : 3
		p_shl13_cast : 4
		empty_119 : 5
		empty_121 : 6
		store_ln0 : 3
		store_ln0 : 3
	State 2
		next_urem70 : 1
		empty_118 : 2
		idx_urem71 : 3
		empty_120 : 1
		p_cast35 : 1
		p_cast34_cast_cast_cast_cast_cast : 1
		empty_122 : 2
		tmp_55 : 3
		p_cast60 : 4
		weight_buf_addr : 5
		weight_buf_load : 6
		store_ln0 : 4
	State 3
		weight_buf_6_addr : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |             empty_117_fu_123             |    0    |    13   |
|          |             next_mul68_fu_132            |    0    |    15   |
|    add   |             empty_121_fu_178             |    0    |    7    |
|          |            next_urem70_fu_197            |    0    |    13   |
|          |             empty_122_fu_234             |    0    |    15   |
|----------|------------------------------------------|---------|---------|
|   icmp   |            exitcond442_fu_117            |    0    |    9    |
|          |             empty_118_fu_203             |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|    sub   |             empty_119_fu_172             |    0    |    7    |
|----------|------------------------------------------|---------|---------|
|  select  |             idx_urem71_fu_209            |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_s_fu_138               |    0    |    0    |
|          |               tmp_55_fu_240              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|               p_shl_fu_148               |    0    |    0    |
|          |               p_shl1_fu_160              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            p_shl12_cast_fu_156           |    0    |    0    |
|          |            p_shl13_cast_fu_168           |    0    |    0    |
|   zext   |              p_cast35_fu_223             |    0    |    0    |
|          | p_cast34_cast_cast_cast_cast_cast_fu_230 |    0    |    0    |
|          |              p_cast60_fu_250             |    0    |    0    |
|          |         loop_index20_cast_fu_260         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|    shl   |             empty_120_fu_217             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |    p_cast34_cast_cast_cast_cast_fu_227   |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    92   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    empty_121_reg_294    |    7   |
|   exitcond442_reg_290   |    1   |
|loop_index20_load_reg_285|    4   |
|   loop_index20_reg_278  |    4   |
|    phi_mul67_reg_271    |    8   |
|    phi_urem69_reg_264   |    4   |
| weight_buf_addr_reg_299 |    7   |
+-------------------------+--------+
|          Total          |   35   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   35   |   101  |
+-----------+--------+--------+--------+
