

================================================================
== Vitis HLS Report for 'wrapper_mmult_hw'
================================================================
* Date:           Thu Sep  7 17:09:47 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.262 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3914|     3914|  13.034 us|  13.034 us|  3914|  3914|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1_VITIS_LOOP_86_2     |      256|      256|         2|          1|          1|   256|       yes|
        |- VITIS_LOOP_95_3_VITIS_LOOP_97_4     |      256|      256|         2|          1|          1|   256|       yes|
        |- VITIS_LOOP_107_5_VITIS_LOOP_109_6   |      256|      256|         2|          1|          1|   256|       yes|
        |- VITIS_LOOP_119_7_VITIS_LOOP_121_8   |      256|      256|         2|          1|          1|   256|       yes|
        |- lreorder1_lreorder2                 |     2845|     2845|        41|         11|          1|   256|       yes|
        |- VITIS_LOOP_162_9_VITIS_LOOP_164_10  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     898|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|    1136|     764|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     980|    -|
|Register         |        -|     -|    2195|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    10|    3331|    2770|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_11_full_dsp_1_U2      |fadd_32ns_32ns_32_11_full_dsp_1      |        0|   2|  369|  236|    0|
    |faddfsub_32ns_32ns_32_11_full_dsp_1_U1  |faddfsub_32ns_32ns_32_11_full_dsp_1  |        0|   2|  369|  236|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U3        |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  146|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U4        |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  146|    0|
    +----------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                     |        0|  10| 1136|  764|    0|
    +----------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Ar_U   |wrapper_mmult_hw_Ar  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |Ai_U   |wrapper_mmult_hw_Ar  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |Br_U   |wrapper_mmult_hw_Br  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |Bi_U   |wrapper_mmult_hw_Br  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |C_U    |wrapper_mmult_hw_C   |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                     |        5|  0|   0|    0|  1056|  160|     5|        33792|
    +-------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_798_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln107_1_fu_819_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln107_fu_831_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln109_fu_881_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln115_fu_875_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln117_1_fu_973_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln117_fu_985_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln119_1_fu_896_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln119_fu_908_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln121_1_fu_1120_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln121_fu_958_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln127_fu_952_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln162_1_fu_1359_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln162_fu_1371_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln164_fu_1421_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln171_fu_1415_p2               |         +|   0|  0|  12|           5|           5|
    |add_ln84_1_fu_665_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln84_fu_677_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln86_fu_727_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln92_fu_721_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln95_1_fu_742_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln95_fu_754_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln97_fu_804_p2                 |         +|   0|  0|  14|           7|           1|
    |arrayidx42_sum_mid1_fu_1023_p2     |         +|   0|  0|  10|           3|           3|
    |empty_17_fu_1045_p2                |         +|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp3_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state58_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp2_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |cmp3_i_fu_1128_p2                  |      icmp|   0|  0|  10|           7|           1|
    |cmp49_i_fu_1115_p2                 |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln107_fu_825_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln109_fu_837_p2               |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln117_fu_979_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln119_fu_902_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln121_1_fu_991_p2             |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln121_fu_914_p2               |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln162_fu_1365_p2              |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln164_fu_1377_p2              |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln84_fu_671_p2                |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln86_fu_683_p2                |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln95_fu_748_p2                |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln97_fu_760_p2                |      icmp|   0|  0|  11|           7|           8|
    |or_ln127_1_fu_1085_p2              |        or|   0|  0|   9|           9|           2|
    |or_ln127_2_fu_1100_p2              |        or|   0|  0|   9|           9|           2|
    |or_ln127_fu_1070_p2                |        or|   0|  0|   9|           9|           1|
    |or_ln132_1_fu_1288_p2              |        or|   0|  0|   5|           5|           2|
    |or_ln132_2_fu_1307_p2              |        or|   0|  0|   5|           5|           2|
    |or_ln132_fu_1250_p2                |        or|   0|  0|   5|           5|           1|
    |or_ln133_1_fu_1321_p2              |        or|   0|  0|   5|           5|           2|
    |or_ln133_2_fu_1335_p2              |        or|   0|  0|   5|           5|           2|
    |or_ln133_fu_1269_p2                |        or|   0|  0|   5|           5|           1|
    |select_ln107_1_fu_851_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln107_fu_843_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln117_1_fu_1005_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln117_2_fu_1035_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln117_fu_997_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln119_1_fu_928_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln119_fu_920_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln125_1_fu_1144_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_2_fu_1154_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_3_fu_1164_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_4_fu_1174_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_5_fu_1184_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_6_fu_1194_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_7_fu_1204_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln125_fu_1133_p3            |    select|   0|  0|  32|           1|           1|
    |select_ln162_1_fu_1391_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln162_fu_1383_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln84_1_fu_697_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln84_fu_689_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln95_1_fu_774_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln95_fu_766_p3              |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |       xor|   0|  0|   2|           2|           1|
    |arrayidx42_sum192_fu_1029_p2       |       xor|   0|  0|   4|           3|           4|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 898|         359|         257|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Ai_address0                                |   14|          3|    8|         24|
    |Ar_address0                                |   14|          3|    8|         24|
    |Bi_address0                                |   31|          6|    8|         48|
    |Br_address0                                |   31|          6|    8|         48|
    |C_address0                                 |   54|         10|    5|         50|
    |INPUT_STREAM_TDATA_blk_n                   |    9|          2|    1|          2|
    |OUTPUT_STREAM_TDATA_blk_n                  |    9|          2|    1|          2|
    |ap_NS_fsm                                  |  121|         24|    1|         24|
    |ap_enable_reg_pp0_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter3                    |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_485_p4               |    9|          2|    3|          6|
    |ap_phi_mux_i_2_phi_fu_518_p4               |    9|          2|    7|         14|
    |ap_phi_mux_i_3_phi_fu_551_p4               |    9|          2|    7|         14|
    |ap_phi_mux_i_4_phi_fu_584_p4               |    9|          2|    3|          6|
    |ap_phi_mux_i_5_phi_fu_618_p4               |    9|          2|    4|          8|
    |ap_phi_mux_i_phi_fu_452_p4                 |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten39_phi_fu_573_p4  |    9|          2|    9|         18|
    |ap_phi_mux_k_phi_fu_596_p4                 |    9|          2|    7|         14|
    |ap_sig_allocacmp_resultr_0_load            |    9|          2|   32|         64|
    |ap_sig_allocacmp_resultr_13_load           |    9|          2|   32|         64|
    |ap_sig_allocacmp_resultr_2_load            |    9|          2|   32|         64|
    |ap_sig_allocacmp_resultr_3_load            |    9|          2|   32|         64|
    |ap_sig_allocacmp_temp_sumi_load            |    9|          2|   32|         64|
    |ap_sig_allocacmp_temp_sumi_load_4          |    9|          2|   32|         64|
    |ap_sig_allocacmp_temp_sumi_load_5          |    9|          2|   32|         64|
    |ap_sig_allocacmp_temp_sumi_load_6          |    9|          2|   32|         64|
    |grp_fu_636_opcode                          |   14|          3|    2|          6|
    |grp_fu_636_p0                              |   49|          9|   32|        288|
    |grp_fu_636_p1                              |   49|          9|   32|        288|
    |grp_fu_640_p0                              |   49|          9|   32|        288|
    |grp_fu_640_p1                              |   49|          9|   32|        288|
    |grp_fu_644_p1                              |   49|          9|   32|        288|
    |grp_fu_648_p1                              |   49|          9|   32|        288|
    |i_1_reg_481                                |    9|          2|    3|          6|
    |i_2_reg_514                                |    9|          2|    7|         14|
    |i_3_reg_547                                |    9|          2|    7|         14|
    |i_4_reg_580                                |    9|          2|    3|          6|
    |i_5_reg_614                                |    9|          2|    4|          8|
    |i_reg_448                                  |    9|          2|    3|          6|
    |indvar_flatten15_reg_503                   |    9|          2|    9|         18|
    |indvar_flatten23_reg_536                   |    9|          2|    9|         18|
    |indvar_flatten39_reg_569                   |    9|          2|    9|         18|
    |indvar_flatten47_reg_603                   |    9|          2|    6|         12|
    |indvar_flatten7_reg_470                    |    9|          2|    9|         18|
    |indvar_flatten_reg_437                     |    9|          2|    9|         18|
    |j_1_reg_492                                |    9|          2|    7|         14|
    |j_2_reg_525                                |    9|          2|    3|          6|
    |j_3_reg_558                                |    9|          2|    3|          6|
    |j_4_reg_625                                |    9|          2|    3|          6|
    |j_reg_459                                  |    9|          2|    7|         14|
    |k_reg_592                                  |    9|          2|    7|         14|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  980|        199|  648|       2788|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |Ai_load_reg_1662                     |  32|   0|   32|          0|
    |Ar_load_reg_1657                     |  32|   0|   32|          0|
    |Bi_load_1_reg_1695                   |  32|   0|   32|          0|
    |Bi_load_2_reg_1721                   |  32|   0|   32|          0|
    |Bi_load_3_reg_1733                   |  32|   0|   32|          0|
    |Bi_load_reg_1673                     |  32|   0|   32|          0|
    |Br_load_1_reg_1689                   |  32|   0|   32|          0|
    |Br_load_2_reg_1715                   |  32|   0|   32|          0|
    |Br_load_3_reg_1727                   |  32|   0|   32|          0|
    |Br_load_reg_1667                     |  32|   0|   32|          0|
    |C_addr_4_reg_1929                    |   3|   0|    5|          2|
    |C_addr_8_reg_1934                    |   3|   0|    5|          2|
    |add43_i_1_reg_1870                   |  32|   0|   32|          0|
    |add43_i_2_reg_1890                   |  32|   0|   32|          0|
    |add43_i_3_reg_1910                   |  32|   0|   32|          0|
    |add43_i_reg_1850                     |  32|   0|   32|          0|
    |add_ln103_reg_1474                   |   8|   0|    8|          0|
    |add_ln115_reg_1498                   |   8|   0|    8|          0|
    |add_ln117_1_reg_1580                 |   9|   0|    9|          0|
    |add_ln117_reg_1589                   |   3|   0|    3|          0|
    |add_ln121_1_reg_1749                 |   7|   0|    7|          0|
    |add_ln127_reg_1522                   |   8|   0|    8|          0|
    |add_ln171_reg_1953                   |   5|   0|    5|          0|
    |add_ln92_reg_1450                    |   8|   0|    8|          0|
    |ap_CS_fsm                            |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |cmp3_i_reg_1824                      |   1|   0|    1|          0|
    |cmp49_i_reg_1711                     |   1|   0|    1|          0|
    |i_1_reg_481                          |   3|   0|    3|          0|
    |i_2_reg_514                          |   7|   0|    7|          0|
    |i_3_reg_547                          |   7|   0|    7|          0|
    |i_4_reg_580                          |   3|   0|    3|          0|
    |i_5_reg_614                          |   4|   0|    4|          0|
    |i_reg_448                            |   3|   0|    3|          0|
    |icmp_ln107_reg_1489                  |   1|   0|    1|          0|
    |icmp_ln117_reg_1585                  |   1|   0|    1|          0|
    |icmp_ln119_reg_1513                  |   1|   0|    1|          0|
    |icmp_ln121_1_reg_1594                |   1|   0|    1|          0|
    |icmp_ln162_reg_1944                  |   1|   0|    1|          0|
    |icmp_ln162_reg_1944_pp5_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln84_reg_1441                   |   1|   0|    1|          0|
    |icmp_ln95_reg_1465                   |   1|   0|    1|          0|
    |indvar_flatten15_reg_503             |   9|   0|    9|          0|
    |indvar_flatten23_reg_536             |   9|   0|    9|          0|
    |indvar_flatten39_reg_569             |   9|   0|    9|          0|
    |indvar_flatten47_reg_603             |   6|   0|    6|          0|
    |indvar_flatten7_reg_470              |   9|   0|    9|          0|
    |indvar_flatten_reg_437               |   9|   0|    9|          0|
    |j_1_reg_492                          |   7|   0|    7|          0|
    |j_2_reg_525                          |   3|   0|    3|          0|
    |j_3_reg_558                          |   3|   0|    3|          0|
    |j_4_reg_625                          |   3|   0|    3|          0|
    |j_reg_459                            |   7|   0|    7|          0|
    |k_reg_592                            |   7|   0|    7|          0|
    |mul24_i_1_reg_1769                   |  32|   0|   32|          0|
    |mul24_i_2_reg_1789                   |  32|   0|   32|          0|
    |mul24_i_3_reg_1809                   |  32|   0|   32|          0|
    |mul24_i_reg_1744                     |  32|   0|   32|          0|
    |mul33_i_1_reg_1774                   |  32|   0|   32|          0|
    |mul33_i_2_reg_1794                   |  32|   0|   32|          0|
    |mul33_i_3_reg_1814                   |  32|   0|   32|          0|
    |mul33_i_reg_1754                     |  32|   0|   32|          0|
    |mul42_i_1_reg_1779                   |  32|   0|   32|          0|
    |mul42_i_2_reg_1799                   |  32|   0|   32|          0|
    |mul42_i_3_reg_1819                   |  32|   0|   32|          0|
    |mul42_i_reg_1759                     |  32|   0|   32|          0|
    |mul_i_1_reg_1764                     |  32|   0|   32|          0|
    |mul_i_2_reg_1784                     |  32|   0|   32|          0|
    |mul_i_3_reg_1804                     |  32|   0|   32|          0|
    |mul_i_reg_1739                       |  32|   0|   32|          0|
    |reg_656                              |  32|   0|   32|          0|
    |reg_660                              |  32|   0|   32|          0|
    |resultr_0_fu_196                     |  32|   0|   32|          0|
    |resultr_13_fu_188                    |  32|   0|   32|          0|
    |resultr_2_fu_180                     |  32|   0|   32|          0|
    |resultr_3_fu_172                     |  32|   0|   32|          0|
    |select_ln107_1_reg_1493              |   7|   0|    7|          0|
    |select_ln117_1_reg_1609              |   3|   0|    3|          0|
    |select_ln117_2_reg_1615              |   3|   0|    3|          0|
    |select_ln117_reg_1600                |   7|   0|    7|          0|
    |select_ln117_reg_1600_pp4_iter1_reg  |   7|   0|    7|          0|
    |select_ln119_1_reg_1517              |   7|   0|    7|          0|
    |select_ln125_1_reg_1845              |  32|   0|   32|          0|
    |select_ln125_2_reg_1855              |  32|   0|   32|          0|
    |select_ln125_3_reg_1865              |  32|   0|   32|          0|
    |select_ln125_4_reg_1875              |  32|   0|   32|          0|
    |select_ln125_5_reg_1885              |  32|   0|   32|          0|
    |select_ln125_6_reg_1895              |  32|   0|   32|          0|
    |select_ln125_7_reg_1905              |  32|   0|   32|          0|
    |select_ln125_reg_1835                |  32|   0|   32|          0|
    |select_ln162_1_reg_1948              |   4|   0|    4|          0|
    |select_ln84_1_reg_1445               |   3|   0|    3|          0|
    |select_ln95_1_reg_1469               |   3|   0|    3|          0|
    |sub_i_1_reg_1860                     |  32|   0|   32|          0|
    |sub_i_2_reg_1880                     |  32|   0|   32|          0|
    |sub_i_3_reg_1900                     |  32|   0|   32|          0|
    |sub_i_reg_1840                       |  32|   0|   32|          0|
    |temp_sumi_load_0_fu_200              |  32|   0|   32|          0|
    |temp_sumi_load_1_fu_192              |  32|   0|   32|          0|
    |temp_sumi_load_2_fu_184              |  32|   0|   32|          0|
    |temp_sumi_load_3_fu_176              |  32|   0|   32|          0|
    |tmp_3_reg_1630                       |   7|   0|    9|          2|
    |tmp_5_reg_1915                       |   3|   0|    5|          2|
    |tmp_9_reg_1922                       |   3|   0|    5|          2|
    |cmp49_i_reg_1711                     |  64|  32|    1|          0|
    |icmp_ln117_reg_1585                  |  64|  32|    1|          0|
    |select_ln117_1_reg_1609              |  64|  32|    3|          0|
    |select_ln117_2_reg_1615              |  64|  32|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |2195| 128| 1957|         10|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     wrapper_mmult_hw|  return value|
|INPUT_STREAM_TDATA    |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|INPUT_STREAM_TVALID   |   in|    1|        axis|   in_stream_V_data_V|       pointer|
|INPUT_STREAM_TREADY   |  out|    1|        axis|   in_stream_V_dest_V|       pointer|
|INPUT_STREAM_TDEST    |   in|    1|        axis|   in_stream_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP    |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB    |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|INPUT_STREAM_TUSER    |   in|    1|        axis|   in_stream_V_user_V|       pointer|
|INPUT_STREAM_TLAST    |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|INPUT_STREAM_TID      |   in|    1|        axis|     in_stream_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA   |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|OUTPUT_STREAM_TREADY  |   in|    1|        axis|  out_stream_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID  |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST   |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP   |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB   |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER   |  out|    1|        axis|  out_stream_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST   |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|OUTPUT_STREAM_TID     |  out|    1|        axis|    out_stream_V_id_V|       pointer|
+----------------------+-----+-----+------------+---------------------+--------------+

