// Seed: 3091297723
module module_0 (
    input wand id_0
);
  wire id_2;
  tri id_3, id_4;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
  wire id_7;
  pmos (.id_0(1));
endmodule
module module_1 (
    input wand id_0,
    inout supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5
);
  wire id_7, id_8, id_9;
  wire id_10;
  module_0(
      id_1
  );
  wire id_11, id_12;
  generate
    begin
      id_13 :
      assert property (@(1) 1 - id_2) id_1 = 1;
    end
  endgenerate
endmodule
