[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sun Jul 21 14:29:24 2024
[*]
[dumpfile] "/home/pc/Digital/NSCSCC/Testing/nscscc-team-la32r/Core/tests/cache-dummy-v2/build/cache-dummy-v2.fst"
[dumpfile_mtime] "Sun Jul 21 14:11:47 2024"
[dumpfile_size] 50480
[savefile] "/home/pc/Digital/NSCSCC/Testing/nscscc-team-la32r/Core/tests/cache-dummy-v2/cache-dummy-v2.gtkw"
[timestart] 2171
[size] 1920 1016
[pos] -1 -1
*-3.572539 2168 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.cache_test_top.
[sst_width] 344
[signals_width] 260
[sst_expanded] 1
[sst_vpaned_height] 292
@c00200
-icache
@28
TOP.cache_test_top.u_icache.clock
TOP.cache_test_top.u_icache.reset
TOP.cache_test_top.u_icache.state[2:0]
@800200
-cpu
@28
[color] 4
TOP.cache_test_top.u_icache.valid
[color] 4
TOP.cache_test_top.u_icache.ready
[color] 4
TOP.cache_test_top.u_icache.uncached
@22
[color] 4
TOP.cache_test_top.u_icache.araddr[31:0]
@28
[color] 4
TOP.cache_test_top.u_icache.rvalid
@22
[color] 4
TOP.cache_test_top.u_icache.rdata[127:0]
@1000200
-cpu
@800200
-axi_r
@28
[color] 3
TOP.cache_test_top.u_icache.rd_req
[color] 3
TOP.cache_test_top.u_icache.rd_rdy
@22
[color] 3
TOP.cache_test_top.u_icache.rd_addr[31:0]
@1000200
-axi_r
@800200
-axi_ret
@28
[color] 1
TOP.cache_test_top.u_icache.ret_valid
[color] 1
TOP.cache_test_top.u_icache.ret_last
@22
[color] 1
TOP.cache_test_top.u_icache.ret_data[31:0]
@1000200
-axi_ret
@800200
-buffer
@22
[color] 5
TOP.cache_test_top.u_icache.receive_buffer[0][31:0]
[color] 5
TOP.cache_test_top.u_icache.receive_buffer[1][31:0]
[color] 5
TOP.cache_test_top.u_icache.receive_buffer[2][31:0]
@28
[color] 5
TOP.cache_test_top.u_icache.receive_buffer_cnt[1:0]
@1000200
-buffer
@1401200
-icache
@800200
-dcache
@28
TOP.cache_test_top.u_dcache.clock
TOP.cache_test_top.u_dcache.reset
@22
TOP.cache_test_top.u_dcache.state[3:0]
@800200
-cpu
@28
TOP.cache_test_top.u_dcache.valid
TOP.cache_test_top.u_dcache.ready
TOP.cache_test_top.u_dcache.op
TOP.cache_test_top.u_dcache.uncached
@23
TOP.cache_test_top.u_dcache.addr[31:0]
@28
TOP.cache_test_top.u_dcache.rvalid
@22
TOP.cache_test_top.u_dcache.rdata[31:0]
TOP.cache_test_top.u_dcache.awstrb[3:0]
TOP.cache_test_top.u_dcache.wdata[31:0]
@1000200
-cpu
@800200
-request_buffer
@1000200
-request_buffer
@800200
-axi_rd
@28
[color] 3
TOP.cache_test_top.u_dcache.rd_req
[color] 3
TOP.cache_test_top.u_dcache.rd_rdy
@22
[color] 3
TOP.cache_test_top.u_dcache.rd_addr[31:0]
@28
[color] 3
TOP.cache_test_top.u_dcache.rd_type[2:0]
@1000200
-axi_rd
@800200
-axi_ret
@22
[color] 1
TOP.cache_test_top.u_dcache.ret_data[31:0]
@28
[color] 1
TOP.cache_test_top.u_dcache.ret_last
[color] 1
TOP.cache_test_top.u_dcache.ret_valid
@1000200
-axi_ret
@800200
-axi_wr
@28
[color] 2
TOP.cache_test_top.u_dcache.wr_req
[color] 2
TOP.cache_test_top.u_dcache.wr_rdy
@22
[color] 2
TOP.cache_test_top.u_dcache.wr_addr[31:0]
[color] 2
TOP.cache_test_top.u_dcache.wr_data[127:0]
[color] 2
TOP.cache_test_top.u_dcache.wr_wstrb[3:0]
@28
[color] 2
TOP.cache_test_top.u_dcache.wr_type[2:0]
@1000200
-axi_wr
-dcache
@c00200
-axi_bridge
@28
TOP.cache_test_top.u_axi.arvalid
TOP.cache_test_top.u_axi.arready
@22
TOP.cache_test_top.u_axi.araddr[31:0]
@28
TOP.cache_test_top.u_axi.rlast
TOP.cache_test_top.u_axi.rready
TOP.cache_test_top.u_axi.rvalid
@22
TOP.cache_test_top.u_axi.rdata[31:0]
@1401200
-axi_bridge
@800200
-axi_ram
@28
TOP.cache_test_top.u_axi_ram.mem_rd_en
@22
TOP.cache_test_top.u_axi_ram.mem_rd_result[31:0]
@28
TOP.cache_test_top.u_axi_ram.mem_wr_en
@22
TOP.cache_test_top.u_axi_ram.read_addr_reg[15:0]
TOP.cache_test_top.u_axi_ram.read_addr_valid[13:0]
TOP.cache_test_top.u_axi_ram.s_axi_araddr[15:0]
@28
TOP.cache_test_top.u_axi_ram.s_axi_arready
TOP.cache_test_top.u_axi_ram.s_axi_arvalid
@22
TOP.cache_test_top.u_axi_ram.s_axi_awaddr[15:0]
@28
TOP.cache_test_top.u_axi_ram.s_axi_awready
TOP.cache_test_top.u_axi_ram.s_axi_awvalid
@22
TOP.cache_test_top.u_axi_ram.s_axi_rdata[31:0]
TOP.cache_test_top.u_axi_ram.s_axi_rdata_reg[31:0]
@28
TOP.cache_test_top.u_axi_ram.s_axi_rready
TOP.cache_test_top.u_axi_ram.s_axi_rvalid
@22
TOP.cache_test_top.u_axi_ram.s_axi_wdata[31:0]
@28
TOP.cache_test_top.u_axi_ram.s_axi_wlast
TOP.cache_test_top.u_axi_ram.s_axi_wready
TOP.cache_test_top.u_axi_ram.s_axi_wvalid
@22
TOP.cache_test_top.u_axi_ram.write_addr_valid[13:0]
@1000200
-axi_ram
[pattern_trace] 1
[pattern_trace] 0
!000100@@
?01
@23
TOP.cache_test_top.u_dcache.addr[31:0]
!!
