// Seed: 3733568393
module module_0 (
    output uwire id_0,
    output wire module_0,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5
);
  tranif0 (1, id_4);
  assign id_3 = 1;
  id_7(
      .id_0(~id_5 > 1 && 1 == 1), .id_1(), .id_2(id_2++), .id_3(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    input supply0 id_3,
    input wire id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri id_8,
    output tri0 id_9,
    output wor id_10,
    output wire id_11,
    output wire id_12,
    input supply1 id_13,
    output tri0 id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    output wire id_18,
    output tri id_19,
    output uwire id_20
);
  tri0 id_22 = 1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_19,
      id_0,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
