$date
	Fri Jul 25 20:42:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 4 ! out [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 3 % sel [2:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 3 ( sel [2:0] $end
$var reg 1 " carry $end
$var reg 4 ) out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 )
b0 (
b1 '
b11 &
b0 %
b1 $
b11 #
0"
b100 !
$end
#10000
b11 !
b11 )
b1 %
b1 (
b100 #
b100 &
#20000
b1000 !
b1000 )
b10 %
b10 (
b1010 $
b1010 '
b1100 #
b1100 &
#30000
b1110 !
b1110 )
b11 %
b11 (
#40000
b110 !
b110 )
b100 %
b100 (
#50000
b0 !
b0 )
b111 %
b111 (
b0 $
b0 '
b0 #
b0 &
#60000
