# RTL Documentation

This page sum up the documentation generated by [terosHDL](https://github.com/TerosTechnology/terosHDL) about the Single Cicle Core RTL.

- [SingleCycleCore](SingleCycleCore.md)
- [Debouncer](Debouncer.md)
- [SlowClock](SlowClock.md)
- [TextMemory](TextMemory.md)
- [RegisterFile](RegisterFile.md)
- [ImmGen](ImmGen.md)
- [ALUI](ALUI.md)
- [DataMemory](DataMemory.md)
- [MainControl](MainControl.md)
- [ALUControl](ALUControl.md)