
*** Running vivado
    with args -log design_1_conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_conv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_conv_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 473.988 ; gain = 101.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_0_0' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:12]
	Parameter ap_ST_fsm_state1 bound to: 57'b000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 57'b000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 57'b000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 57'b000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 57'b000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 57'b000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 57'b000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 57'b000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 57'b000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 57'b000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 57'b000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 57'b000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 57'b000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 57'b000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 57'b000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 57'b000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 57'b000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 57'b000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 57'b000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 57'b000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 57'b000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 57'b000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 57'b000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 57'b000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 57'b000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 57'b000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 57'b000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 57'b000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 57'b000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 57'b000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 57'b000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 57'b000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 57'b000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 57'b000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 57'b000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 57'b000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 57'b000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 57'b000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 57'b000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 57'b000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 57'b000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 57'b000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 57'b000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 57'b000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 57'b000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 57'b000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 57'b000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 57'b000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 57'b000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 57'b000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 57'b000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 57'b000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 57'b000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 57'b000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 57'b001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 57'b010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 57'b100000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:228]
INFO: [Synth 8-6157] synthesizing module 'conv_AXILiteS_s_axi' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_CHIN_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_CHIN_CTRL bound to: 7'b0010100 
	Parameter ADDR_CHOUT_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_CHOUT_CTRL bound to: 7'b0011100 
	Parameter ADDR_KX_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_KX_CTRL bound to: 7'b0100100 
	Parameter ADDR_KY_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_KY_CTRL bound to: 7'b0101100 
	Parameter ADDR_WIN_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_WIN_CTRL bound to: 7'b0110100 
	Parameter ADDR_HIN_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_HIN_CTRL bound to: 7'b0111100 
	Parameter ADDR_STRIDE_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_STRIDE_CTRL bound to: 7'b1000100 
	Parameter ADDR_PADDING_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_PADDING_CTRL bound to: 7'b1001100 
	Parameter ADDR_FEATURE_IN_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_FEATURE_IN_CTRL bound to: 7'b1010100 
	Parameter ADDR_WEIGHT_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_WEIGHT_CTRL bound to: 7'b1011100 
	Parameter ADDR_FEATURE_OUT_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_FEATURE_OUT_CTRL bound to: 7'b1100100 
	Parameter ADDR_BIAS_DATA_0 bound to: 7'b1101000 
	Parameter ADDR_BIAS_CTRL bound to: 7'b1101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_AXILiteS_s_axi.v:273]
INFO: [Synth 8-6155] done synthesizing module 'conv_AXILiteS_s_axi' (1#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_throttl' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_throttl' (2#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_write' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_fifo' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_fifo' (3#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_reg_slice' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_reg_slice' (4#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_fifo__parameterized0' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_fifo__parameterized0' (4#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_buffer' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_buffer' (5#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_fifo__parameterized1' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_fifo__parameterized1' (5#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_fifo__parameterized2' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_fifo__parameterized2' (5#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_write' (6#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_read' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_buffer__parameterized0' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_buffer__parameterized0' (6#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'conv_gmem_m_axi_reg_slice__parameterized0' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_reg_slice__parameterized0' (6#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi_read' (7#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'conv_gmem_m_axi' (8#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_feature_buffer' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_feature_buffer.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_feature_buffer_ram' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_feature_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_feature_buffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv_feature_buffer_ram' (9#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_feature_buffer.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_feature_buffer' (10#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_feature_buffer.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv_weight_buffer' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_weight_buffer.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_weight_buffer_ram' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_weight_buffer.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_weight_buffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'conv_weight_buffer_ram' (11#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_weight_buffer.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_weight_buffer' (12#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_weight_buffer.v:43]
INFO: [Synth 8-6157] synthesizing module 'multiply' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:56]
INFO: [Synth 8-6157] synthesizing module 'conv_fadd_32ns_32bkb' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fadd_0_full_dsp_32' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fadd_0_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fadd_0_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fadd_0_full_dsp_32' (30#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fadd_0_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'conv_fadd_32ns_32bkb' (31#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_fmul_32ns_32cud' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_fmul_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv_ap_fmul_0_max_dsp_32' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'conv_ap_fmul_0_max_dsp_32' (39#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/ip/conv_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'conv_fmul_32ns_32cud' (40#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_fmul_32ns_32cud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:465]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:545]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:569]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (41#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_feature' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state12 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:1006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:1030]
INFO: [Synth 8-6155] done synthesizing module 'load_feature' (42#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:10]
INFO: [Synth 8-6157] synthesizing module 'load_weight' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:153]
INFO: [Synth 8-6155] done synthesizing module 'load_weight' (43#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_sdiv_32ns_32dEe' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_sdiv_32ns_32dEe_div' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_sdiv_32ns_32dEe_div_u' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_sdiv_32ns_32dEe_div_u' (44#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_sdiv_32ns_32dEe_div' (45#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:90]
INFO: [Synth 8-6155] done synthesizing module 'conv_sdiv_32ns_32dEe' (46#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:181]
INFO: [Synth 8-6155] done synthesizing module 'conv' (47#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_0_0' (48#1) [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ROUND_EXP_INC
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ADD_MANT_MSBS[1]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ADD_MANT_MSBS[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 620.191 ; gain = 247.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 620.191 ; gain = 247.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 620.191 ; gain = 247.422
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 920.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 922.398 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 923.652 ; gain = 3.332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 923.652 ; gain = 550.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 923.652 ; gain = 550.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 923.652 ; gain = 550.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:439]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:962]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:968]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:816]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'c_reg_112_pp0_iter1_reg_reg' and it is trimmed from '31' to '4' bits. [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:284]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 923.652 ; gain = 550.883
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'conv_fadd_32ns_32bkb:/conv_ap_fadd_0_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_multiply_fu_292/conv_fmul_32ns_32cud_U19/conv_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'c_reg_110_reg[30:0]' into 'c_reg_110_reg[30:0]' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:232]
INFO: [Synth 8-4471] merging register 'c_reg_110_reg[30:0]' into 'c_reg_110_reg[30:0]' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:232]
INFO: [Synth 8-4471] merging register 'i_reg_143_reg[30:0]' into 'i_reg_143_reg[30:0]' [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:240]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:429]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/multiply.v:525]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:806]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:988]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:1004]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:966]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_feature.v:980]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:567]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/load_weight.v:555]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_sdiv_32ns_32dEe_div_U/conv_sdiv_32ns_32dEe_div_u_0/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv_sdiv_32ns_32dEe.v:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1723]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1733]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1709]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1719]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1054]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ipshared/eba7/hdl/verilog/conv.v:1719]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-3886] merging instance 'inst/i_3_84' (FDE) to 'inst/cout_1_reg_684_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_23' (FDE) to 'inst/cout_1_reg_684_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_22' (FDE) to 'inst/cout_1_reg_684_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_21' (FDE) to 'inst/cout_1_reg_684_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_20' (FDE) to 'inst/cout_1_reg_684_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_17' (FDE) to 'inst/cout_1_reg_684_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_14' (FDE) to 'inst/cout_1_reg_684_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_11' (FDE) to 'inst/cout_1_reg_684_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_10' (FDE) to 'inst/cout_1_reg_684_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_8' (FDE) to 'inst/cout_1_reg_684_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_7' (FDE) to 'inst/cout_1_reg_684_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_5' (FDE) to 'inst/cout_1_reg_684_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_4' (FDE) to 'inst/cout_1_reg_684_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2' (FDE) to 'inst/cout_1_reg_684_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1' (FDE) to 'inst/i_3_46'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[0]' (FDE) to 'inst/i_3_63'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[1]' (FDE) to 'inst/i_3_62'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[2]' (FDE) to 'inst/i_3_61'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[3]' (FDE) to 'inst/i_3_60'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[4]' (FDE) to 'inst/i_3_59'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[5]' (FDE) to 'inst/i_3_58'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[6]' (FDE) to 'inst/i_3_57'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[7]' (FDE) to 'inst/i_3_56'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[8]' (FDE) to 'inst/i_3_55'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[9]' (FDE) to 'inst/i_3_54'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[10]' (FDE) to 'inst/i_3_53'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[11]' (FDE) to 'inst/i_3_52'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[12]' (FDE) to 'inst/i_3_51'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[13]' (FDE) to 'inst/i_3_50'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[14]' (FDE) to 'inst/i_3_49'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[15]' (FDE) to 'inst/i_3_48'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[16]' (FDE) to 'inst/i_3_47'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[17]' (FDE) to 'inst/i_3_82'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[18]' (FDE) to 'inst/i_3_81'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[19]' (FDE) to 'inst/i_3_80'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[20]' (FDE) to 'inst/i_3_79'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[21]' (FDE) to 'inst/i_3_78'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[22]' (FDE) to 'inst/i_3_77'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[23]' (FDE) to 'inst/i_3_76'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[24]' (FDE) to 'inst/i_3_75'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[25]' (FDE) to 'inst/i_3_74'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[26]' (FDE) to 'inst/i_3_73'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[27]' (FDE) to 'inst/i_3_72'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[28]' (FDE) to 'inst/i_3_71'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[29]' (FDE) to 'inst/i_3_70'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[30]' (FDE) to 'inst/i_3_69'
INFO: [Synth 8-3886] merging instance 'inst/next_mul1_reg_676_reg[31]' (FDE) to 'inst/i_3_64'
INFO: [Synth 8-3886] merging instance 'inst/i_3_45' (FDE) to 'inst/cout_1_reg_684_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_44' (FDE) to 'inst/cout_1_reg_684_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_43' (FDE) to 'inst/cout_1_reg_684_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_42' (FDE) to 'inst/cout_1_reg_684_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_41' (FDE) to 'inst/cout_1_reg_684_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_40' (FDE) to 'inst/cout_1_reg_684_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_39' (FDE) to 'inst/cout_1_reg_684_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_38' (FDE) to 'inst/cout_1_reg_684_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_37' (FDE) to 'inst/cout_1_reg_684_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_33' (FDE) to 'inst/cout_1_reg_684_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_32' (FDE) to 'inst/cout_1_reg_684_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_31' (FDE) to 'inst/cout_1_reg_684_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_30' (FDE) to 'inst/cout_1_reg_684_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_28' (FDE) to 'inst/cout_1_reg_684_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_27' (FDE) to 'inst/cout_1_reg_684_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_26' (FDE) to 'inst/cout_1_reg_684_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_25' (FDE) to 'inst/cout_1_reg_684_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_24' (FDE) to 'inst/i_3_46'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_46)
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/conv_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/conv_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/conv_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/conv_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[47]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[46]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[45]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[44]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[43]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[42]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[41]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[40]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[39]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[38]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[37]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[36]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[35]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[34]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[33]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[32]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[31]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[30]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[29]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[28]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[27]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[26]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[25]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[24]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[23]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[22]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[21]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[20]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[19]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[18]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[17]) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[47]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[46]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[45]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[44]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[43]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[42]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[41]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[40]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[39]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[38]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[37]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[36]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[35]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[34]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[33]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[32]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[31]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[30]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[29]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[28]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[27]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[26]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[25]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[24]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[23]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[22]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[21]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[20]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[19]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[18]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[17]__0) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[47]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[46]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[45]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[44]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[43]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[42]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[41]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[40]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[39]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[38]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[37]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[36]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[35]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[34]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[33]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[32]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[31]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[30]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[29]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[28]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[27]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[26]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[25]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[24]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[23]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[22]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[21]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[20]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[19]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[18]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[17]__1) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[47]__2) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[46]__2) is unused and will be removed from module multiply.
WARNING: [Synth 8-3332] Sequential element (bound4_reg_573_reg[45]__2) is unused and will be removed from module multiply.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 923.652 ; gain = 550.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv_gmem_m_axi_U/i_3_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_gmem_m_axi_U/i_3_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1044.715 ; gain = 671.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /Q[8]
      : inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_multiply_fu_292/\conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/I4 
      : inst/grp_multiply_fu_292/\conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /Q[8]
      : inst/grp_multiply_fu_292/\conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /Q[8]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/grp_multiply_fu_292/\conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\SPEED_OP.DSP.OPi_3_0 /\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1151.633 ; gain = 778.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\conv_fadd_32ns_32bkb_U27/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'inst/\grp_multiply_fu_292/conv_fadd_32ns_32bkb_U18/conv_ap_fadd_0_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/b_exp_largest_del ' with timing assertions on output pin 'O'
INFO: [Synth 8-6837] The timing for the instance inst/conv_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/feature_buffer_U/conv_feature_buffer_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   636|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |    16|
|5     |DSP48E1_11 |     8|
|6     |DSP48E1_12 |     6|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_2  |     1|
|9     |DSP48E1_3  |     1|
|10    |DSP48E1_4  |     1|
|11    |DSP48E1_6  |     2|
|12    |DSP48E1_7  |     5|
|13    |DSP48E1_8  |    11|
|14    |DSP48E1_9  |     4|
|15    |LUT1       |   195|
|16    |LUT2       |  1251|
|17    |LUT3       |  1261|
|18    |LUT4       |   858|
|19    |LUT5       |   577|
|20    |LUT6       |   785|
|21    |MUXCY      |   132|
|22    |MUXF7      |    64|
|23    |MUXF8      |     2|
|24    |RAM16X1S   |    32|
|25    |RAMB18E1   |     2|
|26    |RAMB36E1   |     1|
|27    |SRL16E     |   110|
|28    |XORCY      |    42|
|29    |FDRE       |  4362|
|30    |FDSE       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 975 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1154.395 ; gain = 478.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1154.395 ; gain = 781.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1154.395 ; gain = 793.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1154.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/design_1_conv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_0_0, cache-ID = 0f71d61a6cfdf71e
INFO: [Coretcl 2-1174] Renamed 102 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1154.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/design_1_conv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv_0_0_utilization_synth.rpt -pb design_1_conv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 21:45:06 2024...
