// Seed: 3763967991
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = ~$display(1, 1);
  reg id_2, id_3;
  assign id_2.id_2 = id_1;
  always_latch #1 id_1 = "" & 1'b0;
  nmos (.id_0(""), .id_1(id_1), .id_2(id_2), .id_3(id_4), .id_4(id_1), .id_5(id_2));
  always @(*) id_2 <= 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_1 <= 1;
  module_0(
      id_1
  );
endmodule
