

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Fri Dec  8 11:43:58 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_346_2_U0  |dataflow_in_loop_VITIS_LOOP_346_2  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_346_2  |        ?|        ?|         ?|          -|          -|  0 ~ 127|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     120|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       80|    -|    4040|  16928|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       80|    0|    4176|  16976|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       18|    0|       2|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_346_2_U0  |dataflow_in_loop_VITIS_LOOP_346_2  |       80|   0|  4040|  16928|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+-------+-----+
    |Total                                 |                                   |       80|   0|  4040|  16928|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  40|  10|           8|           1|
    |loop_dataflow_output_count  |         +|   0|  40|  10|           8|           1|
    |bound_minus_1               |         -|   0|  40|  10|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 120|  30|          24|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    8|         16|
    |loop_dataflow_output_count  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   16|         32|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  8|   0|    8|          0|
    |loop_dataflow_output_count  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 16|   0|   16|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|num_chunks                        |   in|    8|     ap_none|                 num_chunks|        scalar|
|m_axi_aximm0_AWVALID              |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWREADY              |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWADDR               |  out|   64|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWID                 |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWLEN                |  out|   32|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWSIZE               |  out|    3|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWBURST              |  out|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWLOCK               |  out|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWCACHE              |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWPROT               |  out|    3|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWQOS                |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWREGION             |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_AWUSER               |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WVALID               |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WREADY               |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WDATA                |  out|   64|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WSTRB                |  out|    8|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WLAST                |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WID                  |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_WUSER                |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARVALID              |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARREADY              |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARADDR               |  out|   64|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARID                 |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARLEN                |  out|   32|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARSIZE               |  out|    3|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARBURST              |  out|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARLOCK               |  out|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARCACHE              |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARPROT               |  out|    3|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARQOS                |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARREGION             |  out|    4|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_ARUSER               |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RVALID               |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RREADY               |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RDATA                |   in|   64|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RLAST                |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RID                  |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RUSER                |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_RRESP                |   in|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_BVALID               |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_BREADY               |  out|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_BRESP                |   in|    2|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_BID                  |   in|    1|       m_axi|                     aximm0|       pointer|
|m_axi_aximm0_BUSER                |   in|    1|       m_axi|                     aximm0|       pointer|
|input_r                           |   in|   64|     ap_none|                    input_r|        scalar|
|input_r_ap_vld                    |   in|    1|     ap_none|                    input_r|        scalar|
|send_data                         |   in|   64|     ap_none|                  send_data|        scalar|
|send_data_ap_vld                  |   in|    1|     ap_none|                  send_data|        scalar|
|output_length                     |   in|   64|     ap_none|              output_length|        scalar|
|output_length_ap_vld              |   in|    1|     ap_none|              output_length|        scalar|
|inStream_in_length_dout           |   in|   16|     ap_fifo|         inStream_in_length|       pointer|
|inStream_in_length_empty_n        |   in|    1|     ap_fifo|         inStream_in_length|       pointer|
|inStream_in_length_read           |  out|    1|     ap_fifo|         inStream_in_length|       pointer|
|input_offset_constprop_i          |   in|   32|     ap_ovld|     input_offset_constprop|       pointer|
|input_offset_constprop_o          |  out|   32|     ap_ovld|     input_offset_constprop|       pointer|
|input_offset_constprop_i_ap_vld   |   in|    1|     ap_ovld|     input_offset_constprop|       pointer|
|input_offset_constprop_o_ap_vld   |  out|    1|     ap_ovld|     input_offset_constprop|       pointer|
|output_offset_constprop_i         |   in|   32|     ap_ovld|    output_offset_constprop|       pointer|
|output_offset_constprop_o         |  out|   32|     ap_ovld|    output_offset_constprop|       pointer|
|output_offset_constprop_i_ap_vld  |   in|    1|     ap_ovld|    output_offset_constprop|       pointer|
|output_offset_constprop_o_ap_vld  |  out|    1|     ap_ovld|    output_offset_constprop|       pointer|
|ap_clk                            |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

