// Seed: 427797369
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1;
  assign id_1 = (1);
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    output supply0 module_2,
    input wire id_7,
    input tri1 id_8
    , id_40,
    output supply1 id_9,
    input tri id_10,
    input wor id_11,
    output wire id_12,
    output tri0 id_13,
    input wire id_14,
    output uwire id_15,
    input tri id_16,
    output tri0 id_17,
    input supply0 id_18,
    input tri id_19,
    output uwire id_20,
    input supply0 id_21,
    output tri id_22,
    input supply0 id_23,
    input wire id_24,
    input wor id_25,
    output tri id_26,
    input tri1 id_27,
    input wand id_28,
    output wor id_29,
    output tri0 id_30,
    input uwire id_31,
    input uwire id_32,
    input supply1 id_33,
    input wire id_34,
    output wor id_35,
    input tri1 id_36,
    input uwire id_37,
    input wire id_38
);
  wire id_41;
  assign id_17 = ~id_3;
endmodule
module module_3 (
    output tri0  id_0,
    input  tri0  id_1,
    output logic id_2,
    input  logic id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wire  id_6
);
  always id_2 <= id_3;
  module_2(
      id_0,
      id_1,
      id_6,
      id_1,
      id_6,
      id_0,
      id_5,
      id_1,
      id_6,
      id_5,
      id_1,
      id_4,
      id_0,
      id_0,
      id_1,
      id_5,
      id_1,
      id_5,
      id_1,
      id_6,
      id_5,
      id_6,
      id_5,
      id_4,
      id_1,
      id_6,
      id_5,
      id_4,
      id_4,
      id_0,
      id_5,
      id_1,
      id_4,
      id_6,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1
  );
endmodule
