#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jan 22 14:26:32 2025
# Process ID         : 148030
# Current directory  : /home/tools/Documents/agfing/aging-study
# Command line       : vivado
# Log file           : /home/tools/Documents/agfing/aging-study/vivado.log
# Journal file       : /home/tools/Documents/agfing/aging-study/vivado.jou
# Running On         : cinova17.lesc.ufc.br
# Platform           : Rocky
# Operating System   : Rocky Linux release 8.10 (Green Obsidian)
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400T
# CPU Frequency      : 1800.000 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16190 MB
# Swap memory        : 8300 MB
# Total Virtual      : 24490 MB
# Available Virtual  : 16007 MB
#-----------------------------------------------------------
start_gui
open_project /home/tools/Documents/agfing/aging-study/aging-study.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_xadc_wiz_0_0 design_1_clk_wiz_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_xadc_wiz_0_0 design_1_clk_wiz_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_clk_wiz_0_0_synth_1 design_1_xadc_wiz_0_0_synth_1 -jobs 12
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_xadc_wiz_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=/home/tools/Documents/agfing/aging-study/aging-study.cache/compile_simlib/modelsim} {questa=/home/tools/Documents/agfing/aging-study/aging-study.cache/compile_simlib/questa} {xcelium=/home/tools/Documents/agfing/aging-study/aging-study.cache/compile_simlib/xcelium} {vcs=/home/tools/Documents/agfing/aging-study/aging-study.cache/compile_simlib/vcs} {riviera=/home/tools/Documents/agfing/aging-study/aging-study.cache/compile_simlib/riviera}] -of_objects [get_files /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tools/Documents/agfing/aging-study/aging-study.ip_user_files/sim_scripts -ip_user_files_dir /home/tools/Documents/agfing/aging-study/aging-study.ip_user_files -ipstatic_source_dir /home/tools/Documents/agfing/aging-study/aging-study.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
startgroup
set_property CONFIG.size {13} [get_bd_cells not_series_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_not_series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
create_dataflow_design
current_design impl_1
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT3_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT5_DRIVES {BUFGCE} \
  CONFIG.CLKOUT6_DRIVES {BUFGCE} \
  CONFIG.CLKOUT7_DRIVES {BUFGCE} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.USE_FREQ_SYNTH {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property STEPS.SYNTH_DESIGN.ARGS.BUFG 16 [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS true [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.NO_LC true [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT true [get_runs synth_1]
set_property STEPS.OPT_DESIGN.ARGS.VERBOSE true [get_runs impl_1]
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property CONFIG.USE_LOCKED {true} [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_ports CLK100MHZ]
create_bd_port -dir I -type clk -freq_hz 100000000 CLK100MHZ
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_en (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BinToBCD_0/clk]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_0_clk_en]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins DisplayController_0/clk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_0/sclk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_1/sclk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_4/sclk]
set_property location {28 302} [get_bd_ports CLK100MHZ]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_2/sclk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_5/sclk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins not_series_0/clk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins sensor_stream_0/clk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins xadc_wiz_0/dclk_in]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins Dff_0/clk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins temp_catcher_0/clk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins clk_wiz_0/clk_in1]
set_property location {-15 522} [get_bd_ports CLK100MHZ]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins modern_sensible_3/sclk]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins uart_tx_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_2/clk_en]
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_5/clk_en]
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_4/clk_en]
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_1/clk_en]
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_0/clk_en]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins BinToBCD_0/clk]
validate_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/clk_en] [get_bd_pins modern_sensible_3/clk_en]
save_bd_design
make_wrapper -files [get_files /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
regenerate_bd_layout
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tools/Documents/agfing/aging-study/aging-study.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
report_timing -from [get_clocks CLK100MHZ] -to [get_clocks CLK100MHZ] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
report_timing -from [::get_clocks_ren CLK100MHZ] -to [::get_clocks_ren CLK100MHZ] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1000 -nworst 7 -input_pins -routable_nets -unique_pins -datasheet -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -nworst 7 -input_pins -routable_nets -unique_pins -datasheet -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -nworst 7 -input_pins -routable_nets -unique_pins -datasheet -name timing_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 276447232 -nworst 7 -input_pins -routable_nets -unique_pins -datasheet -name timing_5
startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
set_property config_mode SPIx4 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs impl_1]
endgroup
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
endgroup
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
endgroup
set_property target_constrs_file /home/tools/Documents/agfing/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/tools/Documents/agfing/aging-study/aging-study.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
endgroup
