INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:53:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.368ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer13/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.394ns (22.082%)  route 4.919ns (77.918%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=3 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X6Y129         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.497     1.259    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X8Y127         LUT5 (Prop_lut5_I2_O)        0.043     1.302 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][10]_i_1/O
                         net (fo=10, routed)          0.154     1.457    buffer0/fifo/load0_dataOut[10]
    SLICE_X8Y127         LUT5 (Prop_lut5_I1_O)        0.043     1.500 r  buffer0/fifo/Memory[0][10]_i_1/O
                         net (fo=5, routed)           0.339     1.838    buffer83/fifo/D[10]
    SLICE_X9Y127         LUT5 (Prop_lut5_I0_O)        0.043     1.881 r  buffer83/fifo/dataReg[10]_i_1__1/O
                         net (fo=2, routed)           0.090     1.971    init16/control/D[10]
    SLICE_X9Y127         LUT3 (Prop_lut3_I0_O)        0.043     2.014 r  init16/control/Memory[0][10]_i_1__0/O
                         net (fo=4, routed)           0.301     2.315    buffer84/fifo/init16_outs[10]
    SLICE_X4Y127         LUT5 (Prop_lut5_I1_O)        0.043     2.358 r  buffer84/fifo/Memory[0][10]_i_1__1/O
                         net (fo=4, routed)           0.176     2.534    buffer85/fifo/init17_outs[10]
    SLICE_X6Y127         LUT5 (Prop_lut5_I1_O)        0.043     2.577 r  buffer85/fifo/Memory[0][10]_i_1__2/O
                         net (fo=4, routed)           0.563     3.140    buffer86/fifo/init18_outs[10]
    SLICE_X7Y138         LUT5 (Prop_lut5_I1_O)        0.043     3.183 r  buffer86/fifo/Memory[0][10]_i_1__3/O
                         net (fo=4, routed)           0.350     3.532    cmpi6/init19_outs[10]
    SLICE_X9Y138         LUT6 (Prop_lut6_I1_O)        0.043     3.575 r  cmpi6/Memory[1][0]_i_22/O
                         net (fo=1, routed)           0.170     3.746    cmpi6/Memory[1][0]_i_22_n_0
    SLICE_X8Y137         LUT5 (Prop_lut5_I4_O)        0.043     3.789 r  cmpi6/Memory[1][0]_i_14/O
                         net (fo=1, routed)           0.000     3.789    cmpi6/Memory[1][0]_i_14_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.962 r  cmpi6/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.962    cmpi6/Memory_reg[1][0]_i_7_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.012 r  cmpi6/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.012    cmpi6/Memory_reg[1][0]_i_3_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.119 r  cmpi6/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.259     4.377    mem_controller4/read_arbiter/data/Head[0]_i_2[0]
    SLICE_X8Y140         LUT2 (Prop_lut2_I0_O)        0.122     4.499 r  mem_controller4/read_arbiter/data/Head[0]_i_3/O
                         net (fo=1, routed)           0.212     4.712    init0/control/Head_reg[0]
    SLICE_X9Y140         LUT6 (Prop_lut6_I1_O)        0.043     4.755 f  init0/control/Head[0]_i_2/O
                         net (fo=6, routed)           0.182     4.937    fork16/control/generateBlocks[1].regblock/buffer71_outs_ready
    SLICE_X11Y140        LUT3 (Prop_lut3_I1_O)        0.043     4.980 r  fork16/control/generateBlocks[1].regblock/transmitValue_i_3__29/O
                         net (fo=4, routed)           0.317     5.296    buffer44/fifo/Empty_i_2__16
    SLICE_X13Y139        LUT5 (Prop_lut5_I2_O)        0.043     5.339 r  buffer44/fifo/Empty_i_3__1/O
                         net (fo=1, routed)           0.338     5.677    fork0/generateBlocks[10].regblock/Full_reg
    SLICE_X15Y135        LUT6 (Prop_lut6_I1_O)        0.043     5.720 f  fork0/generateBlocks[10].regblock/Empty_i_2__16/O
                         net (fo=4, routed)           0.186     5.906    fork6/control/generateBlocks[4].regblock/transmitValue_reg_2
    SLICE_X16Y135        LUT3 (Prop_lut3_I1_O)        0.043     5.949 r  fork6/control/generateBlocks[4].regblock/transmitValue_i_3__38/O
                         net (fo=2, routed)           0.305     6.254    fork6/control/generateBlocks[8].regblock/transmitValue_reg_1
    SLICE_X16Y136        LUT6 (Prop_lut6_I1_O)        0.043     6.297 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__15/O
                         net (fo=28, routed)          0.199     6.497    buffer12/control/cmpi0_result_ready
    SLICE_X16Y135        LUT6 (Prop_lut6_I1_O)        0.043     6.540 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.281     6.821    buffer13/E[0]
    SLICE_X17Y131        FDRE                                         r  buffer13/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1658, unset)         0.483     4.683    buffer13/clk
    SLICE_X17Y131        FDRE                                         r  buffer13/dataReg_reg[12]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer13/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 -2.368    




