module module_0 (
    input [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic [1 : id_5] id_9,
    input logic id_10,
    output [id_7 : id_5] id_11,
    input logic [id_11 : id_5] id_12,
    input logic id_13,
    input [1 : id_12] id_14,
    output logic id_15,
    output id_16,
    output [1 : id_3] id_17,
    input id_18,
    output logic [id_4 : id_5] id_19,
    id_20
);
endmodule
