#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 16 05:31:30 2021
# Process ID: 1799322
# Current directory: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj
# Command line: vivado project_1.xpr
# Log file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/vivado.log
# Journal file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/new/clktestTop.v w ]
add_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/new/clktestTop.v
update_compile_order -fileset sources_1
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/new/freq_meter.v w ]
add_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/new/freq_meter.v
update_compile_order -fileset sources_1
open_bd_design {/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd}
create_bd_cell -type module -reference clktestTop clktestTop_1
set_property location {2 948 571} [get_bd_cells clktestTop_1]
delete_bd_objs [get_bd_nets gth_refClkP_i_0_1] [get_bd_nets gth_refClkN_i_0_1] [get_bd_nets fclkp_0_1] [get_bd_nets fclkn_0_1] [get_bd_nets clkTestTop_0_freq_O1] [get_bd_nets clkTestTop_0_freq_O2] [get_bd_cells clkTestTop_0]
set_property location {3 1195 404} [get_bd_cells clktestTop_1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins clktestTop_1/freq_O1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins clktestTop_1/freq_O2]
startgroup
make_bd_pins_external  [get_bd_pins clktestTop_1/gth_refClkP_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clktestTop_1/gth_refClkN_i]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clktestTop_1/fclkp]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clktestTop_1/fclkn]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_ports fclkn_0]
delete_bd_objs [get_bd_ports fclkp_0]
delete_bd_objs [get_bd_ports gth_refClkN_i_0]
delete_bd_objs [get_bd_ports gth_refClkP_i_0]
export_ip_user_files -of_objects  [get_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/clkTestCostr.xdc
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports {gth_refClkP_i_1[1]} V6
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[0]}]]
place_ports {gth_refClkP_i_1[0]} Y6
set_property is_loc_fixed false [get_ports [list  {gth_refClkP_i_1[1]}]]
set_property is_loc_fixed false [get_ports [list  {gth_refClkP_i_1[0]}]]
set_property is_loc_fixed true [get_ports [list  {gth_refClkP_i_1[1]}]]
set_property is_loc_fixed true [get_ports [list  {gth_refClkP_i_1[0]}]]
set_property IOSTANDARD LVDS [get_ports [list fclkp_1]]
place_ports fclkp_1 AF7
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[0]}]]
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[0]}]]
set_property IOSTANDARD LVDS [get_ports [list {gth_refClkP_i_1[0]}]]
place_ports {gth_refClkP_i_1[0]} Y6
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[0]}]]
startgroup
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[1]}]]
place_ports {gth_refClkP_i_1[1]} V6
endgroup
set_property package_pin "" [get_ports [list  {gth_refClkP_i_1[1]}]]
set_property IOSTANDARD LVDS [get_ports [list {gth_refClkP_i_1[1]}]]
place_ports {gth_refClkP_i_1[1]} V6
place_ports {gth_refClkP_i_1[0]} Y6
close [ open /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/elmXdc.xdc w ]
add_files -fileset constrs_1 /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/elmXdc.xdc
set_property target_constrs_file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/elmXdc.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
close_design
make_wrapper -files [get_files /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ps_block.bd] -top
