Warning (10273): Verilog HDL warning at pipe_arch.v(1217): extended using "x" or "z" File: C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v Line: 1217
