<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_pokey.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aaatop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="aaatop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="aaatop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aaatop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="aaatop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aaatop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aaatop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aaatop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="aaatop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aaatop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="aaatop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="aaatop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="aaatop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aaatop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="aaatop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aaatop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aaatop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="aaatop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="aaatop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="aaatop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aaatop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="aaatop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aaatop.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="aaatop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aaatop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aaatop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aaatop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="aaatop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aaatop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aaatop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="aaatop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="aaatop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aaatop_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="aaatop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="aaatop_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aaatop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aaatop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1300497201" xil_pn:in_ck="-2401824624156087971" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1300497201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aaatop.vhd"/>
      <outfile xil_pn:name="bbfifo_16x8.vhd"/>
      <outfile xil_pn:name="kcuart_rx.vhd"/>
      <outfile xil_pn:name="kcuart_tx.vhd"/>
      <outfile xil_pn:name="pokey.vhd"/>
      <outfile xil_pn:name="pokeyctrl.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="serctrl.vhd"/>
      <outfile xil_pn:name="tb_top.vhd"/>
      <outfile xil_pn:name="uart_rx.vhd"/>
      <outfile xil_pn:name="uart_tx.vhd"/>
      <outfile xil_pn:name="wingbutled.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1300495075" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7706503539676172834" xil_pn:start_ts="1300495075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300495075" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7252977362691111072" xil_pn:start_ts="1300495075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300495075" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1052283409691380393" xil_pn:start_ts="1300495075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300497202" xil_pn:in_ck="-2401824624156087971" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1300497201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aaatop.vhd"/>
      <outfile xil_pn:name="bbfifo_16x8.vhd"/>
      <outfile xil_pn:name="kcuart_rx.vhd"/>
      <outfile xil_pn:name="kcuart_tx.vhd"/>
      <outfile xil_pn:name="pokey.vhd"/>
      <outfile xil_pn:name="pokeyctrl.vhd"/>
      <outfile xil_pn:name="pwm.vhd"/>
      <outfile xil_pn:name="serctrl.vhd"/>
      <outfile xil_pn:name="tb_top.vhd"/>
      <outfile xil_pn:name="uart_rx.vhd"/>
      <outfile xil_pn:name="uart_tx.vhd"/>
      <outfile xil_pn:name="wingbutled.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1300497212" xil_pn:in_ck="-2401824624156087971" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="513286826207587582" xil_pn:start_ts="1300497202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_beh.prj"/>
      <outfile xil_pn:name="tb_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1300497213" xil_pn:in_ck="-7308952277425499241" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1963034128407883078" xil_pn:start_ts="1300497212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7327087876084877925" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1052283409691380393" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7672393007289603239" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300494409" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2297978936017358495" xil_pn:start_ts="1300494409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300497313" xil_pn:in_ck="-1070475532378124567" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8801176179280105848" xil_pn:start_ts="1300497250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aaatop.lso"/>
      <outfile xil_pn:name="aaatop.ngc"/>
      <outfile xil_pn:name="aaatop.ngr"/>
      <outfile xil_pn:name="aaatop.prj"/>
      <outfile xil_pn:name="aaatop.stx"/>
      <outfile xil_pn:name="aaatop.syr"/>
      <outfile xil_pn:name="aaatop.xst"/>
      <outfile xil_pn:name="aaatop_vhdl.prj"/>
      <outfile xil_pn:name="aaatop_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1300494434" xil_pn:in_ck="-4480321233387866732" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6446434479726454418" xil_pn:start_ts="1300494433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1300497332" xil_pn:in_ck="-8415791677918859408" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1116954548340712228" xil_pn:start_ts="1300497313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="aaatop.bld"/>
      <outfile xil_pn:name="aaatop.ngd"/>
      <outfile xil_pn:name="aaatop_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1300497348" xil_pn:in_ck="-8415791677918859407" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1697458369411087007" xil_pn:start_ts="1300497332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="aaatop.pcf"/>
      <outfile xil_pn:name="aaatop_map.map"/>
      <outfile xil_pn:name="aaatop_map.mrp"/>
      <outfile xil_pn:name="aaatop_map.ncd"/>
      <outfile xil_pn:name="aaatop_map.ngm"/>
      <outfile xil_pn:name="aaatop_map.xrpt"/>
      <outfile xil_pn:name="aaatop_summary.xml"/>
      <outfile xil_pn:name="aaatop_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1300497411" xil_pn:in_ck="-775339161647952118" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1300497348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="aaatop.ncd"/>
      <outfile xil_pn:name="aaatop.pad"/>
      <outfile xil_pn:name="aaatop.par"/>
      <outfile xil_pn:name="aaatop.ptwx"/>
      <outfile xil_pn:name="aaatop.unroutes"/>
      <outfile xil_pn:name="aaatop.xpi"/>
      <outfile xil_pn:name="aaatop_pad.csv"/>
      <outfile xil_pn:name="aaatop_pad.txt"/>
      <outfile xil_pn:name="aaatop_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1300497429" xil_pn:in_ck="4642623900840025" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1300497411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="aaatop.bgn"/>
      <outfile xil_pn:name="aaatop.bit"/>
      <outfile xil_pn:name="aaatop.drc"/>
      <outfile xil_pn:name="aaatop.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1300497411" xil_pn:in_ck="-8415791677918859539" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1300497405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="aaatop.twr"/>
      <outfile xil_pn:name="aaatop.twx"/>
    </transform>
  </transforms>

</generated_project>
