# UART Protocol Verification

## 🧠 Objective
Verified UART protocol functionality using SystemVerilog and UVM during undergraduate studies. Built basic test environments to check data transmission, framing, and error conditions.

## ⚙️ Tools Used
- SystemVerilog
- UVM

## ✨ Key Learnings
- Understanding serial communication protocols
- Basic UVM environment construction
- Strengthened my interest in pursuing hardware verification
