/home/murat/Project_Vordt/Digital_Design/FPGA/Vordt_VHDL/Top_level.ngc 1528236181
OK
