GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\clkdiv.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\cntr4max.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\count16.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\drv7seg4.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\mux7seg.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\pwm.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\top.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\ultrasonic_led.sv'
Analyzing Verilog file 'C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\ultrasonic_servo.sv'
Compiling module 'ultrasonic_led'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\ultrasonic_led.sv":1)
Compiling module 'clkdiv'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\clkdiv.sv":1)
Compiling module 'count16'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\count16.sv":1)
Compiling module 'cntr4max'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\cntr4max.sv":1)
Compiling module 'disp_dist'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv":1)
Compiling module 'drv7seg4'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\drv7seg4.sv":1)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'in'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv":25)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'in'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv":26)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'in'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv":27)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 4 for port 'in'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\disp_dist.sv":28)
Compiling module 'mux7seg'("C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\src\mux7seg.sv":1)
NOTE  (EX0101) : Current top module is "ultrasonic_led"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\impl\gwsynthesis\onekiwi_ultrasonic.vg" completed
[100%] Generate report file "C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_ultrasonic\impl\gwsynthesis\onekiwi_ultrasonic_syn.rpt.html" completed
GowinSynthesis finish
