Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Nov  8 17:51:54 2022
| Host              : oppy running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file int_design_wrapper_timing_summary_routed.rpt -pb int_design_wrapper_timing_summary_routed.pb -rpx int_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : int_design_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.141        0.000                      0                  439        0.051        0.000                      0                  439        1.000        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.141        0.000                      0                  439        0.051        0.000                      0                  439        1.000        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.080ns (4.926%)  route 1.544ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.584ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.532ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.922     2.130    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X57Y194        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.210 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][16]/Q
                         net (fo=1, routed)           1.544     3.754    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[3][16]
    SLICE_X63Y209        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.671    11.839    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X63Y209        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][16]/C
                         clock pessimism              0.161    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X63Y209        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.895    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][16]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.584ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.532ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.878     2.086    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X63Y209        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.165 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][30]/Q
                         net (fo=1, routed)           1.416     3.581    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[2][30]
    SLICE_X66Y223        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.567    11.735    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X66Y223        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][30]/C
                         clock pessimism              0.156    11.891    
                         clock uncertainty           -0.130    11.761    
    SLICE_X66Y223        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.786    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][30]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.282ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.081ns (5.301%)  route 1.447ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.584ns, distribution 1.182ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.532ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.766     1.974    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X66Y223        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y223        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.055 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][29]/Q
                         net (fo=1, routed)           1.447     3.502    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[1][29]
    SLICE_X73Y238        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.567    11.735    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X73Y238        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][29]/C
                         clock pessimism              0.153    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X73Y238        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.784    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][29]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  8.282    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.078ns (5.267%)  route 1.403ns (94.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.584ns, distribution 1.338ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.532ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.922     2.130    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X57Y194        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.208 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][18]/Q
                         net (fo=1, routed)           1.403     3.611    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[3][18]
    SLICE_X63Y209        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.671    11.839    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X63Y209        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][18]/C
                         clock pessimism              0.161    12.000    
                         clock uncertainty           -0.130    11.870    
    SLICE_X63Y209        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.895    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][18]
  -------------------------------------------------------------------
                         required time                         11.895    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.310ns  (required time - arrival time)
  Source:                 yAdapter/eIndirect.rData1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.078ns (6.255%)  route 1.169ns (93.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.584ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.532ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.897     2.105    yAdapter/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.rData1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.183 r  yAdapter/eIndirect.rData1_reg[9]/Q
                         net (fo=1, routed)           1.169     3.352    yAdapter/eIndirect.yBufferData/eBits[15].eUltraScale.yOddre1_0[9]
    HDIOLOGIC_S_X1Y16    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.713    11.881    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y16    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/CLK
                         clock pessimism              0.100    11.981    
                         clock uncertainty           -0.130    11.851    
    HDIOLOGIC_S_X1Y16    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_S_CLK_D[4])
                                                     -0.189    11.662    yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                  8.310    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.081ns (5.436%)  route 1.409ns (94.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.584ns, distribution 1.182ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.532ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.766     1.974    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X66Y223        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y223        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.055 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[1][11]/Q
                         net (fo=1, routed)           1.409     3.464    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[1][11]
    SLICE_X73Y238        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.567    11.735    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X73Y238        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][11]/C
                         clock pessimism              0.153    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X73Y238        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.784    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -3.464    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.814ns (56.528%)  route 0.626ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.532ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.934     2.142    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[11])
                                                      0.814     2.956 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[11]
                         net (fo=1, routed)           0.626     3.582    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_i[11]
    SLICE_X48Y133        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.731    11.899    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y133        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]/C
                         clock pessimism              0.114    12.013    
                         clock uncertainty           -0.130    11.883    
    SLICE_X48Y133        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.908    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][11]
  -------------------------------------------------------------------
                         required time                         11.908    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.806ns (56.403%)  route 0.623ns (43.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 11.898 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.532ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.934     2.142    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[30])
                                                      0.806     2.948 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[30]
                         net (fo=1, routed)           0.623     3.571    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_i[30]
    SLICE_X48Y135        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.730    11.898    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y135        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][30]/C
                         clock pessimism              0.114    12.012    
                         clock uncertainty           -0.130    11.882    
    SLICE_X48Y135        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.907    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][30]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.816ns (57.831%)  route 0.595ns (42.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.584ns, distribution 1.350ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.532ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.934     2.142    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    PS8_X0Y0             PS8                                          r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_PLPSTRACECLK_PSPLTRACEDATA[2])
                                                      0.816     2.958 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PSPLTRACEDATA[2]
                         net (fo=1, routed)           0.595     3.553    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_i[2]
    SLICE_X48Y133        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.731    11.899    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X48Y133        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][2]/C
                         clock pessimism              0.114    12.013    
                         clock uncertainty           -0.130    11.883    
    SLICE_X48Y133        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.908    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[7][2]
  -------------------------------------------------------------------
                         required time                         11.908    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.078ns (5.540%)  route 1.330ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 11.840 - 10.000 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.584ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.532ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.923     2.131    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X57Y193        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.209 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[3][8]/Q
                         net (fo=1, routed)           1.330     3.539    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe[3][8]
    SLICE_X63Y208        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.672    11.840    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X63Y208        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][8]/C
                         clock pessimism              0.161    12.001    
                         clock uncertainty           -0.130    11.871    
    SLICE_X63Y208        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.896    int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[2][8]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  8.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.eDetector32.rCounter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.eDetector32.rCounter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.024ns (routing 0.313ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.348ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.024     1.163    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.202 r  yAdapter/eIndirect.eDetector32.rCounter_reg[5]/Q
                         net (fo=2, routed)           0.026     1.228    yAdapter/eIndirect.eDetector32.rCounter_reg[5]
    SLICE_X92Y281        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.250 r  yAdapter/eIndirect.eDetector32.rCounter[5]_i_1/O
                         net (fo=1, routed)           0.016     1.266    yAdapter/minusOp[5]
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.150     1.322    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[5]/C
                         clock pessimism             -0.153     1.169    
    SLICE_X92Y281        FDSE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.215    yAdapter/eIndirect.eDetector32.rCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/ePipeline[1].wrDataPipeline_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.060ns (18.750%)  route 0.260ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      1.566ns (routing 0.532ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.584ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.566     1.734    int_design_i/zynq_ultra_ps_e_0/U0/pl_ps_trace_clk
    SLICE_X73Y238        FDRE                                         r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y238        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.794 r  int_design_i/zynq_ultra_ps_e_0/U0/trace_data_pipe_reg[0][20]/Q
                         net (fo=1, routed)           0.260     2.054    yAdapter/D[20]
    SLICE_X79Y252        FDRE                                         r  yAdapter/ePipeline[1].wrDataPipeline_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.824     2.032    yAdapter/CLK
    SLICE_X79Y252        FDRE                                         r  yAdapter/ePipeline[1].wrDataPipeline_reg[1][20]/C
                         clock pessimism             -0.092     1.940    
    SLICE_X79Y252        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.002    yAdapter/ePipeline[1].wrDataPipeline_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.rData1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.078ns (68.421%)  route 0.036ns (31.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.038ns (routing 0.313ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.348ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.038     1.177    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y286        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.215 r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[15]/Q
                         net (fo=1, routed)           0.028     1.243    yAdapter/eIndirect.yTestPatternGenerator/rData1_reg_n_0_[15]
    SLICE_X94Y286        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.040     1.283 r  yAdapter/eIndirect.yTestPatternGenerator/eIndirect.rData1[15]_i_1/O
                         net (fo=1, routed)           0.008     1.291    yAdapter/eIndirect.yTestPatternGenerator_n_16
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.rData1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.165     1.337    yAdapter/CLK
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.rData1_reg[15]/C
                         clock pessimism             -0.149     1.188    
    SLICE_X94Y286        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.235    yAdapter/eIndirect.rData1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.eDetector32.rCounter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.eDetector32.rCounter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.024ns (routing 0.313ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.348ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.024     1.163    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.202 r  yAdapter/eIndirect.eDetector32.rCounter_reg[1]/Q
                         net (fo=6, routed)           0.032     1.234    yAdapter/eIndirect.eDetector32.rCounter_reg[1]
    SLICE_X92Y281        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.267 r  yAdapter/eIndirect.eDetector32.rCounter[2]_i_1/O
                         net (fo=1, routed)           0.006     1.273    yAdapter/minusOp[2]
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.150     1.322    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[2]/C
                         clock pessimism             -0.153     1.169    
    SLICE_X92Y281        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.216    yAdapter/eIndirect.eDetector32.rCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.eDetector32.rCounter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.eDetector32.rCounter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.024ns (routing 0.313ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.348ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.024     1.163    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.202 r  yAdapter/eIndirect.eDetector32.rCounter_reg[1]/Q
                         net (fo=6, routed)           0.032     1.234    yAdapter/eIndirect.eDetector32.rCounter_reg[1]
    SLICE_X92Y281        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     1.267 r  yAdapter/eIndirect.eDetector32.rCounter[4]_i_1/O
                         net (fo=1, routed)           0.006     1.273    yAdapter/minusOp[4]
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.150     1.322    yAdapter/CLK
    SLICE_X92Y281        FDSE                                         r  yAdapter/eIndirect.eDetector32.rCounter_reg[4]/C
                         clock pessimism             -0.153     1.169    
    SLICE_X92Y281        FDSE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.216    yAdapter/eIndirect.eDetector32.rCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.rData0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.060ns (55.046%)  route 0.049ns (44.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.037ns (routing 0.313ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.348ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.037     1.176    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y286        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.213 r  yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[4]/Q
                         net (fo=1, routed)           0.028     1.241    yAdapter/eIndirect.yTestPatternGenerator/rData0_reg_n_0_[4]
    SLICE_X94Y286        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.264 r  yAdapter/eIndirect.yTestPatternGenerator/eIndirect.rData0[4]_i_1/O
                         net (fo=1, routed)           0.021     1.285    yAdapter/eIndirect.yTestPatternGenerator_n_11
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.rData0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.165     1.337    yAdapter/CLK
    SLICE_X94Y286        FDRE                                         r  yAdapter/eIndirect.rData0_reg[4]/C
                         clock pessimism             -0.155     1.182    
    SLICE_X94Y286        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.228    yAdapter/eIndirect.rData0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.rData1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.060ns (55.046%)  route 0.049ns (44.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.037ns (routing 0.313ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.348ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.037     1.176    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.213 r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[11]/Q
                         net (fo=1, routed)           0.028     1.241    yAdapter/eIndirect.yTestPatternGenerator/rData1_reg_n_0_[11]
    SLICE_X94Y287        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.264 r  yAdapter/eIndirect.yTestPatternGenerator/eIndirect.rData1[11]_i_1/O
                         net (fo=1, routed)           0.021     1.285    yAdapter/eIndirect.yTestPatternGenerator_n_20
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.rData1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.165     1.337    yAdapter/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.rData1_reg[11]/C
                         clock pessimism             -0.155     1.182    
    SLICE_X94Y287        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.228    yAdapter/eIndirect.rData1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.038ns (routing 0.313ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.348ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.038     1.177    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.216 r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/Q
                         net (fo=20, routed)          0.061     1.277    yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg_n_0_[0]
    SLICE_X94Y285        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     1.299 r  yAdapter/eIndirect.yTestPatternGenerator/rData0[14]_i_1/O
                         net (fo=1, routed)           0.008     1.307    yAdapter/eIndirect.yTestPatternGenerator/rData0[14]_i_1_n_0
    SLICE_X94Y285        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.166     1.338    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y285        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[14]/C
                         clock pessimism             -0.143     1.195    
    SLICE_X94Y285        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.242    yAdapter/eIndirect.yTestPatternGenerator/rData0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.rData1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.061ns (50.833%)  route 0.059ns (49.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.037ns (routing 0.313ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.348ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.037     1.176    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.214 r  yAdapter/eIndirect.yTestPatternGenerator/rData1_reg[7]/Q
                         net (fo=1, routed)           0.051     1.265    yAdapter/eIndirect.yTestPatternGenerator/rData1_reg_n_0_[7]
    SLICE_X94Y287        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     1.288 r  yAdapter/eIndirect.yTestPatternGenerator/eIndirect.rData1[7]_i_1/O
                         net (fo=1, routed)           0.008     1.296    yAdapter/eIndirect.yTestPatternGenerator_n_24
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.rData1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.165     1.337    yAdapter/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.rData1_reg[7]/C
                         clock pessimism             -0.155     1.182    
    SLICE_X94Y287        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.229    yAdapter/eIndirect.rData1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.076ns (62.810%)  route 0.045ns (37.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.038ns (routing 0.313ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.348ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.038     1.177    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.216 r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[0]/Q
                         net (fo=20, routed)          0.036     1.252    yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg_n_0_[0]
    SLICE_X94Y287        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.289 r  yAdapter/eIndirect.yTestPatternGenerator/rCounter[1]_i_1/O
                         net (fo=1, routed)           0.009     1.298    yAdapter/eIndirect.yTestPatternGenerator/plusOp[1]
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.167     1.339    yAdapter/eIndirect.yTestPatternGenerator/CLK
    SLICE_X94Y287        FDRE                                         r  yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[1]/C
                         clock pessimism             -0.156     1.183    
    SLICE_X94Y287        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.230    yAdapter/eIndirect.yTestPatternGenerator/rCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     PS8/PLPSTRACECLK  n/a            8.000         10.000      2.000      PS8_X0Y0           int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_S_X1Y15  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_M_X1Y9   yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_M_X1Y17  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_S_X1Y17  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_M_X1Y18  yAdapter/eIndirect.yBufferData/eBits[12].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_S_X1Y18  yAdapter/eIndirect.yBufferData/eBits[13].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_M_X1Y19  yAdapter/eIndirect.yBufferData/eBits[14].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_S_X1Y19  yAdapter/eIndirect.yBufferData/eBits[15].eUltraScale.yOddre1/CLK
Min Period        n/a     OSERDESE3/CLK     n/a            8.000         10.000      2.000      HDIOLOGIC_S_X1Y9   yAdapter/eIndirect.yBufferData/eBits[1].eUltraScale.yOddre1/CLK
Low Pulse Width   Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0           int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Low Pulse Width   Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0           int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
Low Pulse Width   Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y15  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
Low Pulse Width   Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y15  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
Low Pulse Width   Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y9   yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
Low Pulse Width   Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y9   yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
Low Pulse Width   Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y17  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
Low Pulse Width   Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y17  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
Low Pulse Width   Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y17  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
Low Pulse Width   Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y17  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
High Pulse Width  Slow    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0           int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
High Pulse Width  Fast    PS8/PLPSTRACECLK  n/a            4.000         5.000       1.000      PS8_X0Y0           int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLPSTRACECLK
High Pulse Width  Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y15  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
High Pulse Width  Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y15  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
High Pulse Width  Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y9   yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
High Pulse Width  Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y9   yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
High Pulse Width  Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y17  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
High Pulse Width  Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_M_X1Y17  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
High Pulse Width  Slow    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y17  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
High Pulse Width  Fast    OSERDESE3/CLK     n/a            4.000         5.000       1.000      HDIOLOGIC_S_X1Y17  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[7].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.697ns  (logic 3.694ns (99.919%)  route 0.003ns (0.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.584ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.969     7.177    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y14    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[7].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y14    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818     7.995 r  yAdapter/eIndirect.yBufferData/eBits[7].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.998    oTRACE_DATA_OBUF[7]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.876    10.874 r  oTRACE_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.874    oTRACE_DATA[7]
    A3                                                                r  oTRACE_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[6].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.688ns  (logic 3.685ns (99.919%)  route 0.003ns (0.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.584ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.970     7.178    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y13    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[6].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y13    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819     7.997 r  yAdapter/eIndirect.yBufferData/eBits[6].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     8.000    oTRACE_DATA_OBUF[6]
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.866    10.866 r  oTRACE_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.866    oTRACE_DATA[6]
    B1                                                                r  oTRACE_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[5].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.683ns  (logic 3.680ns (99.919%)  route 0.003ns (0.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.584ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.971     7.179    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y13    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[5].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y13    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818     7.997 r  yAdapter/eIndirect.yBufferData/eBits[5].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     8.000    oTRACE_DATA_OBUF[5]
    C1                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.862    10.862 r  oTRACE_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.862    oTRACE_DATA[5]
    C1                                                                r  oTRACE_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[4].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.672ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.584ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.971     7.179    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y12    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[4].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y12    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819     7.998 r  yAdapter/eIndirect.yBufferData/eBits[4].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     8.001    oTRACE_DATA_OBUF[4]
    D1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853    10.854 r  oTRACE_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.854    oTRACE_DATA[4]
    D1                                                                r  oTRACE_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[3].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 3.667ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.584ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.972     7.180    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y12    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[3].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y12    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818     7.998 r  yAdapter/eIndirect.yBufferData/eBits[3].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     8.001    oTRACE_DATA_OBUF[3]
    E1                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.849    10.850 r  oTRACE_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.850    oTRACE_DATA[3]
    E1                                                                r  oTRACE_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.671ns  (logic 3.668ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.584ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.963     7.171    yAdapter/eIndirect.yBufferClk/CLK
    HDIOLOGIC_S_X1Y15    OSERDESE3                                    f  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y15    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819     7.990 r  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.993    oTRACE_CLK_OBUF
    E2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.849    10.842 r  oTRACE_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.842    oTRACE_CLK
    E2                                                                r  oTRACE_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[8].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 3.667ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.584ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.960     7.168    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y16    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[8].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y16    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818     7.986 r  yAdapter/eIndirect.yBufferData/eBits[8].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.989    oTRACE_DATA_OBUF[8]
    D2                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.849    10.838 r  oTRACE_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.838    oTRACE_DATA[8]
    D2                                                                r  oTRACE_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.673ns  (logic 3.670ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.955ns (routing 0.584ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.955     7.163    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y17    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y17    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818     7.981 r  yAdapter/eIndirect.yBufferData/eBits[10].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.984    oTRACE_DATA_OBUF[10]
    C3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.852    10.836 r  oTRACE_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.836    oTRACE_DATA[10]
    C3                                                                r  oTRACE_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 3.667ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.584ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.957     7.165    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y16    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y16    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819     7.984 r  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.987    oTRACE_DATA_OBUF[9]
    C2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.848    10.835 r  oTRACE_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.835    oTRACE_DATA[9]
    C2                                                                r  oTRACE_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.674ns  (logic 3.671ns (99.918%)  route 0.003ns (0.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.584ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     5.180    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.208 f  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.951     7.159    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y17    OSERDESE3                                    f  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y17    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819     7.978 r  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.003     7.981    oTRACE_DATA_OBUF[11]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.852    10.833 r  oTRACE_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.833    oTRACE_DATA[11]
    B3                                                                r  oTRACE_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[2].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 1.636ns (99.878%)  route 0.002ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.313ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.053     1.192    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y10    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[2].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y10    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.175     1.367 r  yAdapter/eIndirect.yBufferData/eBits[2].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.369    oTRACE_DATA_OBUF[2]
    H7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.461     2.830 r  oTRACE_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.830    oTRACE_DATA[2]
    H7                                                                r  oTRACE_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 1.641ns (99.878%)  route 0.002ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.052ns (routing 0.313ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.052     1.191    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y9     OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y9     OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.175     1.366 r  yAdapter/eIndirect.yBufferData/eBits[0].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.368    oTRACE_DATA_OBUF[0]
    H6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.466     2.834 r  oTRACE_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.834    oTRACE_DATA[0]
    H6                                                                r  oTRACE_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[1].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.642ns  (logic 1.640ns (99.878%)  route 0.002ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.053ns (routing 0.313ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.053     1.192    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y9     OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[1].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y9     OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.360 r  yAdapter/eIndirect.yBufferData/eBits[1].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.362    oTRACE_DATA_OBUF[1]
    G6                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.472     2.834 r  oTRACE_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.834    oTRACE_DATA[1]
    G6                                                                r  oTRACE_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[15].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.654ns (99.879%)  route 0.002ns (0.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.313ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.061     1.200    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y19    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[15].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y19    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.368 r  yAdapter/eIndirect.yBufferData/eBits[15].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.370    oTRACE_DATA_OBUF[15]
    D4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.486     2.856 r  oTRACE_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.856    oTRACE_DATA[15]
    D4                                                                r  oTRACE_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[14].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.661ns (99.880%)  route 0.002ns (0.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.060ns (routing 0.313ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.060     1.199    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y19    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[14].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y19    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.175     1.374 r  yAdapter/eIndirect.yBufferData/eBits[14].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.376    oTRACE_DATA_OBUF[14]
    E4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.486     2.862 r  oTRACE_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.862    oTRACE_DATA[14]
    E4                                                                r  oTRACE_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[13].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.673ns (99.881%)  route 0.002ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.059     1.198    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y18    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[13].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y18    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.366 r  yAdapter/eIndirect.yBufferData/eBits[13].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.368    oTRACE_DATA_OBUF[13]
    B4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.505     2.873 r  oTRACE_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.873    oTRACE_DATA[13]
    B4                                                                r  oTRACE_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.671ns (99.880%)  route 0.002ns (0.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.062ns (routing 0.313ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.062     1.201    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y16    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y16    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.369 r  yAdapter/eIndirect.yBufferData/eBits[9].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.371    oTRACE_DATA_OBUF[9]
    C2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.503     2.874 r  oTRACE_DATA_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.874    oTRACE_DATA[9]
    C2                                                                r  oTRACE_DATA[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.675ns (99.881%)  route 0.002ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.059ns (routing 0.313ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.059     1.198    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_S_X1Y17    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y17    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.366 r  yAdapter/eIndirect.yBufferData/eBits[11].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.368    oTRACE_DATA_OBUF[11]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.507     2.875 r  oTRACE_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.875    oTRACE_DATA[11]
    B3                                                                r  oTRACE_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferData/eBits[12].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.679ns (99.881%)  route 0.002ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.313ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.057     1.196    yAdapter/eIndirect.yBufferData/CLK
    HDIOLOGIC_M_X1Y18    OSERDESE3                                    r  yAdapter/eIndirect.yBufferData/eBits[12].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X1Y18    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.175     1.371 r  yAdapter/eIndirect.yBufferData/eBits[12].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.373    oTRACE_DATA_OBUF[12]
    C4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.504     2.877 r  oTRACE_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.877    oTRACE_DATA[12]
    C4                                                                r  oTRACE_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oTRACE_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.673ns (99.881%)  route 0.002ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.313ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  int_design_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    int_design_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  int_design_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=409, routed)         1.065     1.204    yAdapter/eIndirect.yBufferClk/CLK
    HDIOLOGIC_S_X1Y15    OSERDESE3                                    r  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X1Y15    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.168     1.372 r  yAdapter/eIndirect.yBufferClk/eBits[0].eUltraScale.yOddre1/OQ
                         net (fo=1, routed)           0.002     1.374    oTRACE_CLK_OBUF
    E2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.505     2.879 r  oTRACE_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.879    oTRACE_CLK
    E2                                                                r  oTRACE_CLK (OUT)
  -------------------------------------------------------------------    -------------------





