# FPGA_SAP_CPU
 An 8 bit cpu that is as simple as possible written in VHDL for use with FPGA.
 
# Objectives
 1) Construct a ALU

# Tasks
## half adder
:: half adder (unsigned numbers) ::
- [X] Design
- [ ] Test
- [ ] Debug

:: half adder (signed numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

:: half adder (mixed sign numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

## full adder
:: full adder (unsigned numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

:: full adder (signed numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

:: full adder (mixed sign numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

## 8-bit adder
:: 8-bit adder (unsigned numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

:: 8-bit adder (signed numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

:: 8-bit adder (mixed sign numbers) ::
- [ ] Design
- [ ] Test
- [ ] Debug

## incrementer
### :: 8-bit incrementer ::
- [ ] Design
- [ ] Test
- [ ] Debug
