Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Feb 22 07:00:09 2019
| Host             : fabricant running 64-bit Linux Mint 18 Sarah
| Command          : report_power -file microblaze_wrapper_power_routed.rpt -pb microblaze_wrapper_power_summary_routed.pb -rpx microblaze_wrapper_power_routed.rpx
| Design           : microblaze_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.534        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.397        |
| Device Static (W)        | 0.137        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.3         |
| Junction Temperature (C) | 42.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        7 |       --- |             --- |
| Slice Logic              |     0.004 |    10274 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3557 |     53200 |            6.69 |
|   LUT as Distributed RAM |    <0.001 |      128 |     17400 |            0.74 |
|   Register               |    <0.001 |     4543 |    106400 |            4.27 |
|   CARRY4                 |    <0.001 |      152 |     13300 |            1.14 |
|   F7/F8 Muxes            |    <0.001 |      167 |     53200 |            0.31 |
|   LUT as Shift Register  |    <0.001 |      191 |     17400 |            1.10 |
|   Others                 |     0.000 |      776 |       --- |             --- |
| Signals                  |     0.006 |     7752 |       --- |             --- |
| Block RAM                |     0.009 |       16 |       140 |           11.43 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.001 |        3 |       220 |            1.36 |
| I/O                      |     0.000 |        4 |       125 |            3.20 |
| PS7                      |     1.262 |        1 |       --- |             --- |
| Static Power             |     0.137 |          |           |                 |
| Total                    |     1.534 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.029 |      0.014 |
| Vccaux    |       1.800 |     0.073 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.681 |       0.653 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                                            | Constraint (ns) |
+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                             | microblaze_i/processing_system7_0/inst/FCLK_CLK0                                                  |            20.0 |
| clk_fpga_0                             | microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                     |            20.0 |
| clk_fpga_1                             | microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                     |            20.0 |
| clk_out1_microblaze_softProcessorClk_0 | microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0 |            20.0 |
| clkfbout_microblaze_softProcessorClk_0 | microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_microblaze_softProcessorClk_0 |            20.0 |
+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| microblaze_wrapper                                                                             |     1.397 |
|   microblaze_i                                                                                 |     1.397 |
|     irqAxiInterconnect                                                                         |     0.003 |
|       s00_couplers                                                                             |     0.002 |
|         auto_pc                                                                                |     0.002 |
|           inst                                                                                 |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.002 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |    <0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |    <0.001 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       s01_couplers                                                                             |    <0.001 |
|         auto_cc                                                                                |    <0.001 |
|           inst                                                                                 |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                    |    <0.001 |
|               handshake                                                                        |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                   |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                   |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                    |    <0.001 |
|               handshake                                                                        |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                   |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                   |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                     |    <0.001 |
|               handshake                                                                        |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                   |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                   |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                     |    <0.001 |
|               handshake                                                                        |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                   |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                   |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                     |    <0.001 |
|               handshake                                                                        |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                   |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                   |    <0.001 |
|       xbar                                                                                     |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                             |    <0.001 |
|             addr_arbiter_inst                                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|             reg_slice_r                                                                        |    <0.001 |
|             splitter_ar                                                                        |    <0.001 |
|             splitter_aw                                                                        |    <0.001 |
|     irqConcat                                                                                  |     0.000 |
|     microblazeLmbProcessor                                                                     |     0.017 |
|       psBramController                                                                         |     0.001 |
|         U0                                                                                     |     0.001 |
|           gext_inst.abcv4_0_ext_inst                                                           |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                                                |     0.001 |
|               GEN_ARB.I_SNG_PORT                                                               |    <0.001 |
|               I_RD_CHNL                                                                        |    <0.001 |
|                 I_WRAP_BRST                                                                    |    <0.001 |
|               I_WR_CHNL                                                                        |    <0.001 |
|                 BID_FIFO                                                                       |    <0.001 |
|                 I_WRAP_BRST                                                                    |    <0.001 |
|       softProcessorBram                                                                        |     0.009 |
|         U0                                                                                     |     0.009 |
|           inst_blk_mem_gen                                                                     |     0.009 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                              |     0.009 |
|               valid.cstr                                                                       |     0.009 |
|                 ramloop[0].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[10].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[11].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[12].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[13].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[14].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[15].ram.r                                                              |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[1].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[2].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[3].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[4].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[5].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[6].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[7].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[8].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|                 ramloop[9].ram.r                                                               |    <0.001 |
|                   prim_noinit.ram                                                              |    <0.001 |
|       softProcessorLmbCtrl                                                                     |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           lmb_mux_I                                                                            |    <0.001 |
|       softProcessorReset                                                                       |    <0.001 |
|         U0                                                                                     |    <0.001 |
|           EXT_LPF                                                                              |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|           SEQ                                                                                  |    <0.001 |
|             SEQ_COUNTER                                                                        |    <0.001 |
|       ublaze                                                                                   |     0.006 |
|         U0                                                                                     |     0.006 |
|           MicroBlaze_Core_I                                                                    |     0.006 |
|             Area.Core                                                                          |     0.006 |
|               Byte_Doublet_Handle_I                                                            |    <0.001 |
|                 BYTE_0_1_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 BYTE_2_3_I                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                   GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                   GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                     Using_FPGA.Native                                                          |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                 Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|                 byte_selects_i_INST                                                            |    <0.001 |
|                   Using_FPGA.Native                                                            |    <0.001 |
|               Data_Flow_I                                                                      |     0.005 |
|                 ALU_I                                                                          |    <0.001 |
|                   No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                   No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                            |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                       |     0.000 |
|                     Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                           |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                            |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                 MSR_Reg_I                                                                      |    <0.001 |
|                   MSR_Bits[25].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                   MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                     MSR_I                                                                      |    <0.001 |
|                 Operand_Select_I                                                               |    <0.001 |
|                   OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                     Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                   OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                     Only_PC.Op1_LUT6                                                           |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     Op1_DFF                                                                    |    <0.001 |
|                     Op1_Reg_DFF                                                                |    <0.001 |
|                     Op2_DFF                                                                    |    <0.001 |
|                 PC_Module_I                                                                    |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |    <0.001 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                   All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                      |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     Reset_DFF.PC_IF_DFF                                                        |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                   All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |    <0.001 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                   All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                       |    <0.001 |
|                     MUXCY_XOR_I                                                                |     0.000 |
|                     NewPC_Mux                                                                  |    <0.001 |
|                     PC_OF_Buffer                                                               |    <0.001 |
|                     SUM_I                                                                      |     0.000 |
|                     Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                 Register_File_I                                                                |    <0.001 |
|                   Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                   Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                     RegFile_X1                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                     RegFile_X2                                                                 |    <0.001 |
|                       Using_FPGA.Native                                                        |    <0.001 |
|                 Result_Mux_I                                                                   |    <0.001 |
|                   Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                   Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                     Data_Shift_Mux                                                             |    <0.001 |
|                     Mul_ALU_Mux                                                                |    <0.001 |
|                 Shift_Logic_Module_I                                                           |    <0.001 |
|                   Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                   Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                     Logic_LUT                                                                  |    <0.001 |
|                     Shift_LUT                                                                  |    <0.001 |
|                     Shift_Logic_Mux                                                            |    <0.001 |
|                 Using_Div_Unit.Div_unit_I1                                                     |    <0.001 |
|                   D_Handle[0].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[10].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[11].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[12].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[13].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[14].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[15].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[16].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[17].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[18].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[19].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[1].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[20].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[21].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[22].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[23].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[24].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[25].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[26].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[27].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[28].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[29].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[2].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[30].MUXCY_XOR_I                                                     |     0.000 |
|                   D_Handle[31].MUXCY_XOR_I                                                     |    <0.001 |
|                   D_Handle[3].MUXCY_XOR_I                                                      |    <0.001 |
|                   D_Handle[4].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[5].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[6].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[7].MUXCY_XOR_I                                                      |    <0.001 |
|                   D_Handle[8].MUXCY_XOR_I                                                      |     0.000 |
|                   D_Handle[9].MUXCY_XOR_I                                                      |     0.000 |
|                   Diff_AddSub[0].MUXCY_XOR_I                                                   |    <0.001 |
|                   Diff_AddSub[10].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[11].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[12].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[13].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[14].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[15].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[16].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[17].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[18].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[19].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[1].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[20].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[21].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[22].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[23].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[24].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[25].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[26].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[27].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[28].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[29].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[2].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[30].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[31].MUXCY_XOR_I                                                  |     0.000 |
|                   Diff_AddSub[32].MUXCY_XOR_I                                                  |    <0.001 |
|                   Diff_AddSub[3].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[4].MUXCY_XOR_I                                                   |    <0.001 |
|                   Diff_AddSub[5].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[6].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[7].MUXCY_XOR_I                                                   |     0.000 |
|                   Diff_AddSub[8].MUXCY_XOR_I                                                   |    <0.001 |
|                   Diff_AddSub[9].MUXCY_XOR_I                                                   |     0.000 |
|                   New_Q_Handle[0].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[0].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[10].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[10].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[11].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[11].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[12].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[12].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[13].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[13].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[14].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[14].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[15].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[15].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[16].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[16].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[17].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[17].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[18].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[18].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[19].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[19].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[1].MUXCY_XOR_I                                                  |    <0.001 |
|                   New_Q_Handle[1].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[20].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[20].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[21].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[21].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[22].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[22].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[23].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[23].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[24].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[24].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[25].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[25].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[26].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[26].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[27].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[27].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[28].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[28].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[29].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[29].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[2].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[2].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[30].MUXCY_XOR_I                                                 |     0.000 |
|                   New_Q_Handle[30].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[31].MUXCY_XOR_I                                                 |    <0.001 |
|                   New_Q_Handle[31].New_Q_LUT4                                                  |    <0.001 |
|                   New_Q_Handle[3].MUXCY_XOR_I                                                  |    <0.001 |
|                   New_Q_Handle[3].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[4].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[4].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[5].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[5].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[6].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[6].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[7].MUXCY_XOR_I                                                  |    <0.001 |
|                   New_Q_Handle[7].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[8].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[8].New_Q_LUT4                                                   |    <0.001 |
|                   New_Q_Handle[9].MUXCY_XOR_I                                                  |     0.000 |
|                   New_Q_Handle[9].New_Q_LUT4                                                   |    <0.001 |
|                   Start_Div_SRL16E_1                                                           |    <0.001 |
|                   Start_Div_SRL16E_2                                                           |    <0.001 |
|                 Zero_Detect_I                                                                  |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                      |     0.000 |
|                 mul_unit_I                                                                     |     0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                  |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                   |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                  |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                   |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                   |    <0.001 |
|               Decode_I                                                                         |    <0.001 |
|                 PreFetch_Buffer_I                                                              |    <0.001 |
|                   Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                   Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                   Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                   Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                   PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                   PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                   PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                   of_valid_FDR_I                                                               |    <0.001 |
|                 Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                 Using_FPGA.ALU_Carry_MUXCY                                                     |    <0.001 |
|                 Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                 Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                 Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                 Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                 Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                 Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                 Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                 Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                 Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                 Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                 Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                 Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                 Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                 Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                 Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                 Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                 Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                 Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                 Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                 Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                 Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                 Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                 Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                 Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                 Using_FPGA.of_PipeRun_Select_LUT5                                              |    <0.001 |
|                 Using_FPGA.of_PipeRun_without_dready_LUT5                                      |    <0.001 |
|                 write_Reg_I_LUT                                                                |    <0.001 |
|               Using_Ext_Databus.DAXI_Interface_I1                                              |    <0.001 |
|             Reset_DFF                                                                          |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                    |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                    |    <0.001 |
|     porReset                                                                                   |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         EXT_LPF                                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|         SEQ                                                                                    |    <0.001 |
|           SEQ_COUNTER                                                                          |    <0.001 |
|     processing_system7_0                                                                       |     1.263 |
|       inst                                                                                     |     1.263 |
|     psAxiInterconnect                                                                          |     0.005 |
|       m00_couplers                                                                             |     0.003 |
|         auto_pc                                                                                |     0.003 |
|           inst                                                                                 |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.003 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |    <0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |    <0.001 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       s00_couplers                                                                             |     0.000 |
|         auto_pc                                                                                |     0.000 |
|           inst                                                                                 |     0.000 |
|       xbar                                                                                     |     0.002 |
|         inst                                                                                   |     0.002 |
|           gen_samd.crossbar_samd                                                               |     0.002 |
|             addr_arbiter_ar                                                                    |    <0.001 |
|             addr_arbiter_aw                                                                    |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                 |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                   |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                   |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                   |    <0.001 |
|               b.b_pipe                                                                         |    <0.001 |
|               r.r_pipe                                                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                    |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                   |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                     |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                     |    <0.001 |
|               wrouter_aw_fifo                                                                  |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                 |    <0.001 |
|             splitter_aw_mi                                                                     |    <0.001 |
|     psInterruptController                                                                      |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         INTC_CORE_I                                                                            |    <0.001 |
|     softProcessorClk                                                                           |     0.108 |
|       inst                                                                                     |     0.108 |
|         AXI_LITE_IPIF_I                                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                   |    <0.001 |
|             I_DECODER                                                                          |    <0.001 |
|         CLK_CORE_DRP_I                                                                         |     0.108 |
|           clk_inst                                                                             |     0.105 |
|           mmcm_drp_inst                                                                        |    <0.001 |
|         SOFT_RESET_I                                                                           |    <0.001 |
|     softProcessorResetSlice                                                                    |     0.000 |
+------------------------------------------------------------------------------------------------+-----------+


