/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 * Author: Benjamin Chao <benjamin.chao@mediatek.com>
 */

#ifndef _DT_BINDINGS_POWER_MT6897_POWER_H
#define _DT_BINDINGS_POWER_MT6897_POWER_H

/* GPU_EB_RPC */
#define MT6897_POWER_DOMAIN_MFG1			0
#define MT6897_POWER_DOMAIN_MFG2			1
#define MT6897_POWER_DOMAIN_MFG3			2
#define MT6897_POWER_DOMAIN_MFG4			3
#define MT6897_POWER_DOMAIN_MFG6			4
#define MT6897_POWER_DOMAIN_MFG7			5
#define MT6897_POWER_DOMAIN_MFG9			6
#define MT6897_POWER_DOMAIN_MFG10			7
#define MT6897_POWER_DOMAIN_MFG11			8
#define MT6897_POWER_DOMAIN_MFG12			9
#define MT6897_POWER_DOMAIN_MFG13			10
#define MT6897_POWER_DOMAIN_MFG14			11
#define MT6897_GPU_EB_RPC_POWER_DOMAIN_NR		12

/* SPM */
#define MT6897_POWER_DOMAIN_MD				0
#define MT6897_POWER_DOMAIN_CONN			1
#define MT6897_POWER_DOMAIN_PEXTP_MAC0			2
#define MT6897_POWER_DOMAIN_PEXTP_PHY0			3
#define MT6897_POWER_DOMAIN_AUDIO			4
#define MT6897_POWER_DOMAIN_ADSP_AO			5
#define MT6897_POWER_DOMAIN_ADSP_TOP_DORMANT		6
#define MT6897_POWER_DOMAIN_MM_INFRA			7
#define MT6897_POWER_DOMAIN_MM_PROC_DORMANT		8
#define MT6897_POWER_DOMAIN_ISP_VCORE			9
#define MT6897_POWER_DOMAIN_ISP_MAIN			10
#define MT6897_POWER_DOMAIN_ISP_DIP1			11
#define MT6897_POWER_DOMAIN_VDE0			12
#define MT6897_POWER_DOMAIN_VDE1			13
#define MT6897_POWER_DOMAIN_VEN0			14
#define MT6897_POWER_DOMAIN_VEN1			15
#define MT6897_POWER_DOMAIN_CAM_VCORE			16
#define MT6897_POWER_DOMAIN_CAM_MAIN			17
#define MT6897_POWER_DOMAIN_CAM_MRAW			18
#define MT6897_POWER_DOMAIN_CAM_SUBA			19
#define MT6897_POWER_DOMAIN_CAM_SUBB			20
#define MT6897_POWER_DOMAIN_CAM_SUBC			21
#define MT6897_POWER_DOMAIN_CAM_CCU			22
#define MT6897_POWER_DOMAIN_CAM_CCU_AO			23
#define MT6897_POWER_DOMAIN_MDP0_SHUTDOWN		24
#define MT6897_POWER_DOMAIN_MDP1_SHUTDOWN		25
#define MT6897_POWER_DOMAIN_DIS0_SHUTDOWN		26
#define MT6897_POWER_DOMAIN_DIS1_SHUTDOWN		27
#define MT6897_POWER_DOMAIN_OVL0_SHUTDOWN		28
#define MT6897_POWER_DOMAIN_OVL1_SHUTDOWN		29
#define MT6897_POWER_DOMAIN_CSI_RX			30
#define MT6897_POWER_DOMAIN_DP_TX			31
#define MT6897_POWER_DOMAIN_APU				32
#define MT6897_SPM_POWER_DOMAIN_NR			33


#endif /* _DT_BINDINGS_POWER_MT6897_POWER_H */
