# RISC-V-Assembler-and-Simulator
Built an assembler and simulator for a subset of RV32I instructions. Parsed assembly code into 32-bit binaries and executed cycle-by-cycle simulation. Supported R-, I-, S-, B-, J- type instructions with custom halt and reset operations.

to run assembler :  python assembler.py input.txt output.txt  
to run simuator : python simulator.py output.txt sim_output.txt