[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 81
LIB: work
FILE: ${SURELOG_DIR}/tests/PoundDelay/dut.sv
n<> u<80> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<80> s<79> l<1:1>
  n<> u<79> t<Source_text> p<80> c<78> l<1:1> el<5:10>
    n<> u<78> t<Description> p<79> c<77> l<1:1> el<5:10>
      n<> u<77> t<Module_declaration> p<78> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_ansi_header> p<77> c<2> s<75> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<75> t<Non_port_module_item> p<77> c<74> s<76> l<2:1> el<4:12>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<2:1> el<4:12>
            n<> u<73> t<Module_common_item> p<74> c<72> l<2:1> el<4:12>
              n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<2:1> el<4:12>
                n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<2:1> el<4:12>
                  n<> u<70> t<Assertion_item_declaration> p<71> c<69> l<2:1> el<4:12>
                    n<> u<69> t<Property_declaration> p<70> c<6> l<2:1> el<4:12>
                      n<inq2> u<6> t<STRING_CONST> p<69> s<17> l<2:10> el<2:14>
                      n<> u<17> t<Property_port_list> p<69> c<11> s<67> l<2:15> el<2:20>
                        n<> u<11> t<Property_port_item> p<17> c<9> s<16> l<2:15> el<2:17>
                          n<> u<9> t<Property_formal_type> p<11> c<8> s<10> l<2:15> el<2:15>
                            n<> u<8> t<SeqFormatType_Data> p<9> c<7> l<2:15> el<2:15>
                              n<> u<7> t<Data_type_or_implicit> p<8> l<2:15> el<2:15>
                          n<r1> u<10> t<STRING_CONST> p<11> l<2:15> el<2:17>
                        n<> u<16> t<Property_port_item> p<17> c<14> l<2:18> el<2:20>
                          n<> u<14> t<Property_formal_type> p<16> c<13> s<15> l<2:18> el<2:18>
                            n<> u<13> t<SeqFormatType_Data> p<14> c<12> l<2:18> el<2:18>
                              n<> u<12> t<Data_type_or_implicit> p<13> l<2:18> el<2:18>
                          n<r2> u<15> t<STRING_CONST> p<16> l<2:18> el<2:20>
                      n<> u<67> t<Property_spec> p<69> c<24> s<68> l<3:1> el<3:44>
                        n<> u<24> t<Clocking_event> p<67> c<23> s<66> l<3:1> el<3:15>
                          n<> u<23> t<Event_expression> p<24> c<18> l<3:3> el<3:14>
                            n<> u<18> t<Edge_Posedge> p<23> s<22> l<3:3> el<3:10>
                            n<> u<22> t<Expression> p<23> c<21> l<3:11> el<3:14>
                              n<> u<21> t<Primary> p<22> c<20> l<3:11> el<3:14>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<3:11> el<3:14>
                                  n<clk> u<19> t<STRING_CONST> p<20> l<3:11> el<3:14>
                        n<> u<66> t<Property_expr> p<67> c<57> l<3:16> el<3:44>
                          n<> u<57> t<Sequence_expr> p<66> c<30> s<65> l<3:16> el<3:38>
                            n<> u<30> t<Sequence_expr> p<57> c<29> s<41> l<3:16> el<3:17>
                              n<> u<29> t<Expression_or_dist> p<30> c<28> l<3:16> el<3:17>
                                n<> u<28> t<Expression> p<29> c<27> l<3:16> el<3:17>
                                  n<> u<27> t<Primary> p<28> c<26> l<3:16> el<3:17>
                                    n<> u<26> t<Primary_literal> p<27> c<25> l<3:16> el<3:17>
                                      n<a> u<25> t<STRING_CONST> p<26> l<3:16> el<3:17>
                            n<> u<41> t<Cycle_delay_range> p<57> c<40> s<56> l<3:18> el<3:27>
                              n<##> u<40> t<POUND_POUND_DELAY> p<41> s<39> l<3:18> el<3:20>
                              n<> u<39> t<Cycle_delay_const_range_expression> p<41> c<34> l<3:21> el<3:26>
                                n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<3:21> el<3:23>
                                  n<> u<33> t<Constant_primary> p<34> c<32> l<3:21> el<3:23>
                                    n<> u<32> t<Primary_literal> p<33> c<31> l<3:21> el<3:23>
                                      n<r1> u<31> t<STRING_CONST> p<32> l<3:21> el<3:23>
                                n<> u<38> t<Constant_expression> p<39> c<37> l<3:24> el<3:26>
                                  n<> u<37> t<Constant_primary> p<38> c<36> l<3:24> el<3:26>
                                    n<> u<36> t<Primary_literal> p<37> c<35> l<3:24> el<3:26>
                                      n<r2> u<35> t<STRING_CONST> p<36> l<3:24> el<3:26>
                            n<> u<56> t<Sequence_expr> p<57> c<47> l<3:28> el<3:38>
                              n<> u<47> t<Sequence_expr> p<56> c<46> s<49> l<3:28> el<3:29>
                                n<> u<46> t<Expression_or_dist> p<47> c<45> l<3:28> el<3:29>
                                  n<> u<45> t<Expression> p<46> c<44> l<3:28> el<3:29>
                                    n<> u<44> t<Primary> p<45> c<43> l<3:28> el<3:29>
                                      n<> u<43> t<Primary_literal> p<44> c<42> l<3:28> el<3:29>
                                        n<b> u<42> t<STRING_CONST> p<43> l<3:28> el<3:29>
                              n<> u<49> t<Cycle_delay_range> p<56> c<48> s<55> l<3:30> el<3:33>
                                n<##2> u<48> t<POUND_POUND_DELAY> p<49> l<3:30> el<3:33>
                              n<> u<55> t<Sequence_expr> p<56> c<54> l<3:34> el<3:38>
                                n<> u<54> t<Expression_or_dist> p<55> c<53> l<3:34> el<3:38>
                                  n<> u<53> t<Expression> p<54> c<52> l<3:34> el<3:38>
                                    n<> u<52> t<Primary> p<53> c<51> l<3:34> el<3:38>
                                      n<> u<51> t<Primary_literal> p<52> c<50> l<3:34> el<3:38>
                                        n<> u<50> t<Number_1Tickb1> p<51> l<3:34> el<3:38>
                          n<> u<65> t<NON_OVERLAP_IMPLY> p<66> s<64> l<3:39> el<3:42>
                          n<> u<64> t<Property_expr> p<66> c<63> l<3:43> el<3:44>
                            n<> u<63> t<Sequence_expr> p<64> c<62> l<3:43> el<3:44>
                              n<> u<62> t<Expression_or_dist> p<63> c<61> l<3:43> el<3:44>
                                n<> u<61> t<Expression> p<62> c<60> l<3:43> el<3:44>
                                  n<> u<60> t<Primary> p<61> c<59> l<3:43> el<3:44>
                                    n<> u<59> t<Primary_literal> p<60> c<58> l<3:43> el<3:44>
                                      n<d> u<58> t<STRING_CONST> p<59> l<3:43> el<3:44>
                      n<> u<68> t<ENDPROPERTY> p<69> l<4:1> el<4:12>
        n<> u<76> t<ENDMODULE> p<77> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PoundDelay/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PoundDelay/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             1
Module                                                 1
Operation                                              4
PropFormalDecl                                         2
PropertyDecl                                           1
PropertySpec                                           1
Range                                                  1
RefObj                                                 6
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PoundDelay/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PoundDelay/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiName:work@top
  |vpiPropertyDecl:
  \_PropertyDecl: (work@top.inq2), line:2:1, endln:4:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:inq2
    |vpiFullName:work@top.inq2
    |vpiPropFormalDecl:
    \_PropFormalDecl: (r1), line:2:15, endln:2:17
      |vpiParent:
      \_PropertyDecl: (work@top.inq2), line:2:1, endln:4:12
      |vpiName:r1
    |vpiPropFormalDecl:
    \_PropFormalDecl: (r2), line:2:18, endln:2:20
      |vpiParent:
      \_PropertyDecl: (work@top.inq2), line:2:1, endln:4:12
      |vpiName:r2
    |vpiPropertySpec:
    \_PropertySpec: , line:3:1, endln:3:44
      |vpiParent:
      \_PropertyDecl: (work@top.inq2), line:2:1, endln:4:12
      |vpiClockingEvent:
      \_Operation: , line:3:3, endln:3:14
        |vpiParent:
        \_PropertySpec: , line:3:1, endln:3:44
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.inq2.clk), line:3:11, endln:3:14
          |vpiParent:
          \_Operation: , line:3:3, endln:3:14
          |vpiName:clk
          |vpiFullName:work@top.inq2.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:3:11, endln:3:14
      |vpiPropertyExpr:
      \_Operation: , line:3:16, endln:3:44
        |vpiParent:
        \_PropertySpec: , line:3:1, endln:3:44
        |vpiOpType:51
        |vpiOperand:
        \_Operation: , line:3:16, endln:3:38
          |vpiParent:
          \_Operation: , line:3:16, endln:3:44
          |vpiOpType:54
          |vpiOperand:
          \_RefObj: (work@top.inq2.a), line:3:16, endln:3:17
            |vpiParent:
            \_Operation: , line:3:16, endln:3:38
            |vpiName:a
            |vpiFullName:work@top.inq2.a
            |vpiActual:
            \_LogicNet: (work@top.a), line:3:16, endln:3:17
          |vpiOperand:
          \_Range: , line:3:21, endln:3:26
            |vpiParent:
            \_Operation: , line:3:16, endln:3:38
            |vpiLeftRange:
            \_RefObj: (work@top.inq2.r1), line:3:21, endln:3:23
              |vpiParent:
              \_Range: , line:3:21, endln:3:26
              |vpiName:r1
              |vpiFullName:work@top.inq2.r1
              |vpiActual:
              \_LogicNet: (work@top.r1), line:3:21, endln:3:23
            |vpiRightRange:
            \_RefObj: (work@top.inq2.r2), line:3:24, endln:3:26
              |vpiParent:
              \_Range: , line:3:21, endln:3:26
              |vpiName:r2
              |vpiFullName:work@top.inq2.r2
              |vpiActual:
              \_LogicNet: (work@top.r2), line:3:24, endln:3:26
          |vpiOperand:
          \_Operation: , line:3:28, endln:3:38
            |vpiParent:
            \_Operation: , line:3:16, endln:3:38
            |vpiOpType:54
            |vpiOperand:
            \_RefObj: (work@top.inq2.b), line:3:28, endln:3:29
              |vpiParent:
              \_Operation: , line:3:28, endln:3:38
              |vpiName:b
              |vpiFullName:work@top.inq2.b
              |vpiActual:
              \_LogicNet: (work@top.b), line:3:28, endln:3:29
            |vpiOperand:
            \_Constant: , line:3:30, endln:3:33
              |vpiParent:
              \_Operation: , line:3:28, endln:3:38
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:3:34, endln:3:38
              |vpiParent:
              \_Operation: , line:3:28, endln:3:38
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
        |vpiOperand:
        \_RefObj: (work@top.inq2.d), line:3:43, endln:3:44
          |vpiParent:
          \_Operation: , line:3:16, endln:3:44
          |vpiName:d
          |vpiFullName:work@top.inq2.d
          |vpiActual:
          \_LogicNet: (work@top.d), line:3:43, endln:3:44
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:3:11, endln:3:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:3:16, endln:3:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.r1), line:3:21, endln:3:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:r1
    |vpiFullName:work@top.r1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.r2), line:3:24, endln:3:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:r2
    |vpiFullName:work@top.r2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:3:28, endln:3:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@top.d), line:3:43, endln:3:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PoundDelay/dut.sv, line:1:1, endln:5:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.clk), line:3:11, endln:3:14
  |vpiNet:
  \_LogicNet: (work@top.a), line:3:16, endln:3:17
  |vpiNet:
  \_LogicNet: (work@top.r1), line:3:21, endln:3:23
  |vpiNet:
  \_LogicNet: (work@top.r2), line:3:24, endln:3:26
  |vpiNet:
  \_LogicNet: (work@top.b), line:3:28, endln:3:29
  |vpiNet:
  \_LogicNet: (work@top.d), line:3:43, endln:3:44
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
