Design of Atmel ATMega USART in SystemVerilog. This design is tested using an UVM testbench
Tool Used: Synopsys VCS simulator for simulation and DC (Design Compiler) for synthesis
