# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Full Version
# Date created = 17:52:04  May 21, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		clock1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5T144C8
set_global_assignment -name TOP_LEVEL_ENTITY clock1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:52:04  MAY 21, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name BDF_FILE cnt.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE cnt_test.vwf
set_global_assignment -name SIMULATION_MODE TIMING
set_global_assignment -name BDF_FILE sm.bdf
set_global_assignment -name BDF_FILE fraq.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE fraq_test.vwf
set_global_assignment -name BDF_FILE clock1.bdf
set_global_assignment -name MISC_FILE "E:/wjj/clock1/clock1.dpf"
set_location_assignment PIN_60 -to A
set_location_assignment PIN_59 -to B
set_location_assignment PIN_58 -to C
set_location_assignment PIN_57 -to D
set_location_assignment PIN_55 -to E
set_location_assignment PIN_53 -to F
set_location_assignment PIN_52 -to G
set_location_assignment PIN_72 -to clk
set_location_assignment PIN_26 -to com0
set_location_assignment PIN_27 -to com1
set_location_assignment PIN_28 -to com2
set_location_assignment PIN_30 -to com3
set_location_assignment PIN_31 -to com4
set_location_assignment PIN_32 -to com5
set_location_assignment PIN_71 -to switch
set_location_assignment PIN_70 -to speed
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE fraq_test.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"