\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}{I\+S\+ER}} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}31\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}{I\+C\+ER}} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}{R\+S\+E\+R\+V\+E\+D1}} \mbox{[}31\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}{I\+S\+PR}} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}31\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}{I\+C\+PR}} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}31\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}64\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}{IP}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}{I\+A\+BR}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{IP}} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}{R\+E\+S\+E\+R\+V\+E\+D5}} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{S\+T\+IR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}\label{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}\label{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}\label{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}\label{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IP}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}\label{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t IP\mbox{[}240\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}\label{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}\label{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}\label{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}\label{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

\mbox{\Hypertarget{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}\label{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

\mbox{\Hypertarget{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}\label{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

\mbox{\Hypertarget{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}\label{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}} 
\index{NVIC\_Type@{NVIC\_Type}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

\mbox{\Hypertarget{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}\label{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}} 
\index{NVIC\_Type@{NVIC\_Type}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{RSERVED1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+S\+E\+R\+V\+E\+D1}

\mbox{\Hypertarget{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}\label{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
