
---------- Begin Simulation Statistics ----------
final_tick                                 3750390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712484                       # Number of bytes of host memory used
host_op_rate                                   246145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.80                       # Real time elapsed on the host
host_tick_rate                               49477528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13083906                       # Number of instructions simulated
sim_ops                                      18657782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003750                       # Number of seconds simulated
sim_ticks                                  3750390500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               814252                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37125                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            807303                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             722763                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          814252                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            91489                       # Number of indirect misses.
system.cpu.branchPred.lookups                  909335                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9067                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3498509                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5657531                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37125                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     685354                       # Number of branches committed
system.cpu.commit.bw_lim_events               1626843                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1990924                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             13083906                       # Number of instructions committed
system.cpu.commit.committedOps               18657782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7082180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.634469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.307810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3171450     44.78%     44.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1001513     14.14%     58.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       625552      8.83%     67.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       142787      2.02%     69.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117562      1.66%     71.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57151      0.81%     72.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       169197      2.39%     74.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       170125      2.40%     77.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1626843     22.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7082180                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    4392337                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30473                       # Number of function calls committed.
system.cpu.commit.int_insts                  16132650                       # Number of committed integer instructions.
system.cpu.commit.loads                       6224295                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3867      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9209707     49.36%     49.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5247      0.03%     49.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9888      0.05%     49.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         901521      4.83%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1268      0.01%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14680      0.08%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              44      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2280      0.01%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          29888      0.16%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           538      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       438682      2.35%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        33382      0.18%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          160      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       429270      2.30%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4848569     25.99%     85.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         887148      4.75%     90.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1375726      7.37%     97.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       465885      2.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18657782                       # Class of committed instruction
system.cpu.commit.refs                        7577328                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    13083906                       # Number of Instructions Simulated
system.cpu.committedOps                      18657782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.573283                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.573283                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3355383                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               21127589                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   994326                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2560272                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37842                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                412781                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     6647359                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           355                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1448419                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.fetch.Branches                      909335                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1366361                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5880129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15028160                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           45                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                   75684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.121232                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1442438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             773818                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.003546                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7360604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.963772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.504600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3970032     53.94%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   106626      1.45%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   179937      2.44%     57.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   160353      2.18%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    88924      1.21%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   445477      6.05%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   440510      5.98%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   108509      1.47%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1860236     25.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7360604                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4641364                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3966911                       # number of floating regfile writes
system.cpu.idleCycles                          140178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40962                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   756691                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.659176                       # Inst execution rate
system.cpu.iew.exec_refs                      8072285                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1448403                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  265290                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6813042                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                246                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1220                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1554333                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20647775                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6623882                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             79323                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19945903                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    452                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                101638                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37842                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                102338                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           236                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2898274                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1472                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          903                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        19425                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       588747                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       201300                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            903                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21578                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          19384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  20587811                       # num instructions consuming a value
system.cpu.iew.wb_count                      19868999                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.789615                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16256439                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.648924                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19897199                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30846679                       # number of integer regfile reads
system.cpu.int_regfile_writes                13739946                       # number of integer regfile writes
system.cpu.ipc                               1.744339                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.744339                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7879      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9981887     49.85%     49.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5363      0.03%     49.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10135      0.05%     49.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              944429      4.72%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  74      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1625      0.01%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18439      0.09%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     54.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3406      0.02%     54.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               30506      0.15%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                974      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          439268      2.19%     57.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           34385      0.17%     57.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             267      0.00%     57.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         430426      2.15%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5228940     26.11%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              985920      4.92%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1433186      7.16%     97.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         468073      2.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20025226                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4555986                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9066993                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4467490                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4802815                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      557348                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027832                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27340      4.91%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.01%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    160      0.03%      4.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    18      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    9      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 461787     82.85%     87.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22782      4.09%     91.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             44943      8.06%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              252      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16018709                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38919692                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15401509                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17835805                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20647275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20025226                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 500                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1989992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            432                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2449814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7360604                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.720595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.494188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2635081     35.80%     35.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              428612      5.82%     41.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              489617      6.65%     48.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              793169     10.78%     59.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              720317      9.79%     68.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              878766     11.94%     80.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1025781     13.94%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              305999      4.16%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               83262      1.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7360604                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.669752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1366361                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           188                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2911394                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           663800                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6813042                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1554333                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9656163                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          7500782                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  508445                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22049181                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents            21319                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  95374                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1191232                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2578156                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1568                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              51500254                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20891023                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24478884                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2769581                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  42978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37842                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2848764                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2429703                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4844382                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         32569791                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4740                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                142                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2337286                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            132                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     26104043                       # The number of ROB reads
system.cpu.rob.rob_writes                    41577047                       # The number of ROB writes
system.cpu.timesIdled                            1495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19449                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1955                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4613                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4756                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4756                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20330                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        74250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        74250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       283072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       283072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2850240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2850240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3133312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               16                       # Total snoops (count)
system.membus.snoopTraffic                       1024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27586                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003444                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.058584                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27491     99.66%     99.66% # Request fanout histogram
system.membus.snoop_fanout::1                      95      0.34%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27586                       # Request fanout histogram
system.membus.reqLayer2.occupancy           145482500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13175000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          132196749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         157952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1605504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1763456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       157952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1244736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1244736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42116148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         428089822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             470205969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42116148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42116148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      331895039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            331895039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      331895039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42116148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        428089822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            802101008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398731750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1287                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1288                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21393                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    257688250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  130640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               747588250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9862.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28612.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    22880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.495457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   331.089210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.513535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1174     20.13%     20.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          964     16.53%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          568      9.74%     46.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          389      6.67%     53.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          334      5.73%     58.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          260      4.46%     63.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      3.82%     67.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          223      3.82%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1698     29.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.285714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.503161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.453830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1178     91.46%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            82      6.37%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      1.16%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      0.39%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.16%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1288                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.442890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.418780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1025     79.64%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.40%     81.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192     14.92%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      3.26%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.62%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1287                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1672192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   91264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1354816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1763456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1369152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    470.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3750384000                       # Total gap between requests
system.mem_ctrls.avgGap                      76621.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       149248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1522944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1354816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39795322.647068351507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 406076113.940668344498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 361246648.848966538906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     79633500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    667954750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  91684286000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32266.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26626.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4285714.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             24818640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13164855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           114547020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           69514740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1311896610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        335395200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2164978905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.267595                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    858551500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    125060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2766779000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16928940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8967585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            72006900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           40961340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     295641840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1158118590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        464892480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2057517675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.614251                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1196276000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    125060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2429054500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1363149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1363149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1363149                       # number of overall hits
system.cpu.icache.overall_hits::total         1363149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3211                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3211                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3211                       # number of overall misses
system.cpu.icache.overall_misses::total          3211                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193058497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193058497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193058497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193058497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1366360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1366360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002350                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002350                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002350                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002350                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60124.103706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60124.103706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60124.103706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60124.103706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.526316                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1955                       # number of writebacks
system.cpu.icache.writebacks::total              1955                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          727                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          727                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158674000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158674000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001818                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001818                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001818                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001818                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63878.421900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63878.421900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63878.421900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63878.421900                       # average overall mshr miss latency
system.cpu.icache.replacements                   1955                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1363149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1363149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3211                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3211                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193058497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193058497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1366360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002350                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002350                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60124.103706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60124.103706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158674000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158674000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001818                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63878.421900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63878.421900                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.703752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              238936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            121.164300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.703752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2735204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2735204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5024479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5024479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5024479                       # number of overall hits
system.cpu.dcache.overall_hits::total         5024479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46093                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46093                       # number of overall misses
system.cpu.dcache.overall_misses::total         46093                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2574280997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2574280997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2574280997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2574280997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5070572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5070572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5070572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5070572                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009090                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009090                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009090                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009090                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55849.716812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55849.716812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55849.716812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55849.716812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               357                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.834734                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    40.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19449                       # number of writebacks
system.cpu.dcache.writebacks::total             19449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20991                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20991                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20991                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25102                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1447710497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1447710497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1447710497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1447710497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004951                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57673.113577                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57673.113577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57673.113577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57673.113577                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3676217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3676217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        41311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         41311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2289736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2289736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3717528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3717528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55426.799158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55426.799158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20981                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1168313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1168313500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57467.461879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57467.461879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1348262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1348262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    284544497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    284544497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1353044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1353044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59503.240694                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59503.240694                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    279396997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    279396997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58549.244971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58549.244971                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3750390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.942463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1884352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.312360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.942463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          557                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10166230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10166230                       # Number of data accesses

---------- End Simulation Statistics   ----------
