import chisel3._
import chisel3.Bool
import chisel3.util._
import chisel3.stage.ChiselStage

class %%MODULE%%() extends Module {
  val io = IO(new Bundle {
    // val in = Input(UInt(4.W))
    // val out = Output(UInt(4.W))
  })
}

object %%MODULE%%Driver extends App {
  (new ChiselStage).emitVerilog(new %%MODULE%%)
  (new ChiselStage).emitFirrtl(new %%MODULE%%)
}
