Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 17 17:49:02 2023
| Host         : eda running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xcvu19p
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    91 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    91 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             194 |           71 |
| No           | No                    | Yes                    |              30 |           10 |
| No           | Yes                   | No                     |             264 |          100 |
| Yes          | No                    | No                     |             226 |           56 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |             624 |          158 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                              Enable Signal                                                                                              |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENB_I_5                                 | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[17]                                                                                                    |                1 |              1 |         1.00 |
| ~top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                            | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                        | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
| ~top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                         | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                       |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                         | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS                                                                                                  |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA_I_1                                 | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[17]                                                                                                    |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_A.casdoa_mux_reg_top_dly_i_1__0_n_0 |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg | top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_no_mem_regs_B.casdob_mux_reg_top_dly_i_1__0_n_0 |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS                                                                            |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                    |                1 |              1 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                            |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                  |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                            | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                           | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                     | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                                                                  |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                         |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                 | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                           | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                            |                2 |              3 |         1.50 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                           | top_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                          |                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                      | top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                        | top_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
| ~top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    |                                                                                                                                                                                                         | top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                   | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                         |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                 | top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                        | top_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                             | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                1 |              6 |         6.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                      |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                              | top_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                         | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                              |                1 |              7 |         7.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0   |                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                  |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                            | top_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                2 |              8 |         4.00 |
| ~top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE    | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                       |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | top_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                            |                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                  | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             16 |         1.33 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                           | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                7 |             20 |         2.86 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                           | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |               11 |             28 |         2.55 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                         | top_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                      | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                           | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                           |                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                     | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                  | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                            | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                        |                                                                                                                                                                                                                                                                              |               12 |             47 |         3.92 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                          | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               22 |             54 |         2.45 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                              |                                                                                                                                                                                                                                                                              |                6 |             75 |        12.50 |
|  top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               26 |             78 |         3.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                             |                                                                                                                                                                                                                                                                              |                8 |            128 |        16.00 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               48 |            131 |         2.73 |
|  top_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               54 |            145 |         2.69 |
|  top_i/clk_wiz_1/inst/clk_out1                        | top_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                         | top_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                           |               74 |            218 |         2.95 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


