# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 92
set hasByteEnable 0
set MemName Add_Char1_letter
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 16
set AddrRange 864
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111000000000111" "1110000010000111" "1110011111111111" "1100011111111111" "1100011111111111" "1100000000011111" "1100000000000111" "1100011111000011" "1100011111100011" "1100011111110011" "1100000111100011" "1100000000000011" "1100010000000111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111000000100011" "1110000000000011" "1100011110000011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100011111100011" "1110001111100011" "1111000000000011" "1111100000000111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1110000000111111" "1110000000001111" "1111111110000111" "1111111111000111" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111000111" "1111111110000111" "1110000000001111" "1110000000111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1100000000011111" "1100000000000111" "1100011111100111" "1100011111100011" "1100011111110011" "1100011111110011" "1100011111110011" "1100011111110011" "1100011111110011" "1100001111100011" "1100000111100011" "1100010000000111" "1100011000001111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111000000011111" "1110000110000111" "1100011111100111" "1100011111100011" "1100111111110011" "1100000000000011" "1100000000000011" "1111111111110011" "1111111111110011" "1111111111100011" "1111111111000111" "1100000000000111" "1100000000011111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1000000111111111" "1000000001111111" "1111110000111111" "1111111000111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1100000000000001" "1100000000000001" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111100111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1000000000001111" "1000000111000111" "1110001111100111" "1110011111100011" "1110011111100011" "1110001111100011" "1110000111000111" "1111000000000111" "1111111000100011" "1111111111110011" "1111111111100011" "1110000000000111" "1100000000000111" "1000111111110011" "1000111111110001" "1100111111110001" "1100001111000011" "1110000000000111" "1111111001111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111000000100011" "1110000000000011" "1110011111000011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111001111111" "1111110000111111" "1111110000111111" "1111111001111111" "1111111111111111" "1111111111111111" "1111110000000111" "1111110000000111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1100000000000011" "1100000000000011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111100111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111111111111111" "1111111111111111" "1111000000000011" "1111000000000011" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111000111111111" "1111100111111111" "1111100001100011" "1111110000000011" "1111111110011111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1100011111100111" "1110001111100111" "1111000111100111" "1111100001100111" "1111110000100111" "1111111100000111" "1111111000100111" "1111110001100111" "1111100001100111" "1111000011100111" "1110000111100111" "1100001111100111" "1000011111100111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111110000000111" "1111110000000111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1111110001111111" "1100000000000011" "1100000000000011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1100001100001001" "1100100000001001" "1000110001100001" "1000110001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1000111001110001" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111000000110011" "1110000000000011" "1110011111000011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111000000001111" "1110000000000111" "1100011111100011" "1100111111110011" "1100111111110011" "1000111111110001" "1000111111110001" "1000111111110001" "1100111111110011" "1100011111100011" "1110001111100011" "1110000000000111" "1111100000001111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111000000100011" "1110000000000011" "1100011110000011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100111111100011" "1100011111100011" "1110001111100011" "1111000000000011" "1111100000000011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111100011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1100000000011111" "1100000100000111" "1100011111100111" "1100011111100011" "1100011111110011" "1100011111110011" "1100011111110011" "1100011111110011" "1100011111110011" "1100001111100011" "1100000111100011" "1100010000000111" "1100011000001111" "1100011111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1100011111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1110000001100111" "1100000000100111" "1100111110000111" "1100111111000111" "1000111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111100111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1110000000001111" "1110001110000111" "1111111111100111" "1111111111100111" "1111111111000111" "1111111000001111" "1111000000011111" "1110000011111111" "1110001111111111" "1100011111111111" "1110011111111111" "1110000000000111" "1111100000000111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1100000000000001" "1100000000000001" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111110011111" "1111111100011111" "1100000000111111" "1100000001111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100011111100011" "1100001111100011" "1100000111100111" "1100000000000111" "1100011000001111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1000111111110001" "1100111111110011" "1100011111100011" "1110011111100111" "1110001111000111" "1111001111000111" "1111001111001111" "1111000110001111" "1111100110011111" "1111100000011111" "1111110000011111" "1111110000111111" "1111110000111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1001111111111001" "1001111111111001" "1001111111111001" "1001111001111001" "1000111001110001" "1000110000110001" "1100110000110011" "1100100010110011" "1100100110010011" "1100100110010011" "1100000111000011" "1100001111000011" "1110001111000111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1100011111100011" "1110011111000111" "1110001111000111" "1111000110001111" "1111100000011111" "1111110000111111" "1111110000111111" "1111110000111111" "1111100000011111" "1111000110001111" "1110001111000111" "1100011111100011" "1000011111100001" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1000111111110001" "1100111111110011" "1100011111100011" "1110011111100111" "1110001111000111" "1110001111000111" "1111001110001111" "1111000110001111" "1111100110011111" "1111100000011111" "1111100000111111" "1111110000111111" "1111110000111111" "1111111000111111" "1111111000111111" "1111111100011111" "1111111110000001" "1111111111000001" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1110000000000111" "1110000000000111" "1110001111111111" "1111000111111111" "1111100011111111" "1111110001111111" "1111111000111111" "1111111100111111" "1111111100011111" "1111111110001111" "1111111111000111" "1100000000000011" "1100000000000011" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "1111111111111111" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" "0000000000000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.352
set ClkPeriod 4
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name src_data_stream_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_data_stream_0_V \
    op interface \
    ports { src_data_stream_0_V_dout { I 8 vector } src_data_stream_0_V_empty_n { I 1 bit } src_data_stream_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name src_data_stream_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_data_stream_1_V \
    op interface \
    ports { src_data_stream_1_V_dout { I 8 vector } src_data_stream_1_V_empty_n { I 1 bit } src_data_stream_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name src_data_stream_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_data_stream_2_V \
    op interface \
    ports { src_data_stream_2_V_dout { I 8 vector } src_data_stream_2_V_empty_n { I 1 bit } src_data_stream_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name src_data_stream_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_src_data_stream_3_V \
    op interface \
    ports { src_data_stream_3_V_dout { I 8 vector } src_data_stream_3_V_empty_n { I 1 bit } src_data_stream_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name dst_data_stream_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_data_stream_0_V \
    op interface \
    ports { dst_data_stream_0_V_din { O 8 vector } dst_data_stream_0_V_full_n { I 1 bit } dst_data_stream_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name dst_data_stream_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_data_stream_1_V \
    op interface \
    ports { dst_data_stream_1_V_din { O 8 vector } dst_data_stream_1_V_full_n { I 1 bit } dst_data_stream_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name dst_data_stream_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_data_stream_2_V \
    op interface \
    ports { dst_data_stream_2_V_din { O 8 vector } dst_data_stream_2_V_full_n { I 1 bit } dst_data_stream_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name dst_data_stream_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dst_data_stream_3_V \
    op interface \
    ports { dst_data_stream_3_V_din { O 8 vector } dst_data_stream_3_V_full_n { I 1 bit } dst_data_stream_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name x \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x \
    op interface \
    ports { x_dout { I 16 vector } x_empty_n { I 1 bit } x_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name y \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y \
    op interface \
    ports { y_dout { I 16 vector } y_empty_n { I 1 bit } y_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name chr \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_chr \
    op interface \
    ports { chr_dout { I 8 vector } chr_empty_n { I 1 bit } chr_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name color1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_color1 \
    op interface \
    ports { color1_dout { I 8 vector } color1_empty_n { I 1 bit } color1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name color2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_color2 \
    op interface \
    ports { color2_dout { I 8 vector } color2_empty_n { I 1 bit } color2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name color3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_color3 \
    op interface \
    ports { color3_dout { I 8 vector } color3_empty_n { I 1 bit } color3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name y_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_y_out \
    op interface \
    ports { y_out_din { O 16 vector } y_out_full_n { I 1 bit } y_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name color1_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_color1_out \
    op interface \
    ports { color1_out_din { O 8 vector } color1_out_full_n { I 1 bit } color1_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name color2_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_color2_out \
    op interface \
    ports { color2_out_din { O 8 vector } color2_out_full_n { I 1 bit } color2_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name color3_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_color3_out \
    op interface \
    ports { color3_out_din { O 8 vector } color3_out_full_n { I 1 bit } color3_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


