{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "de30180d-092e-4c64-a37a-8b12a1f522ba",
   "metadata": {},
   "source": [
    "# 使用base overlay的leds"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "6755d33e-8156-4f80-bfda-30b7e068082b",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "bcfad6d9-640d-468d-9ff7-ad190bb11dca",
   "metadata": {},
   "outputs": [],
   "source": [
    "base = Overlay(\"base.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "0420eadf-0227-410b-b6af-f2f0cc2a7055",
   "metadata": {
    "collapsed": true,
    "jupyter": {
     "outputs_hidden": true
    },
    "tags": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Help on Overlay in module pynq.overlay object:\n",
      "\n",
      "class Overlay(pynq.bitstream.Bitstream)\n",
      " |  Overlay(bitfile_name, dtbo=None, download=True, ignore_version=False, device=None)\n",
      " |  \n",
      " |  This class keeps track of a single bitstream's state and contents.\n",
      " |  \n",
      " |  The overlay class holds the state of the bitstream and enables run-time\n",
      " |  protection of bindings.\n",
      " |  \n",
      " |  Our definition of overlay is: \"post-bitstream configurable design\".\n",
      " |  Hence, this class must expose configurability through content discovery\n",
      " |  and runtime protection.\n",
      " |  \n",
      " |  The overlay class exposes the IP and hierarchies as attributes in the\n",
      " |  overlay. If no other drivers are available the `DefaultIP` is constructed\n",
      " |  for IP cores at top level and `DefaultHierarchy` for any hierarchies that\n",
      " |  contain addressable IP. Custom drivers can be bound to IP and hierarchies\n",
      " |  by subclassing `DefaultIP` and `DefaultHierarchy`. See the help entries\n",
      " |  for those class for more details.\n",
      " |  \n",
      " |  This class stores four dictionaries: IP, GPIO, interrupt controller\n",
      " |  and interrupt pin dictionaries.\n",
      " |  \n",
      " |  Each entry of the IP dictionary is a mapping:\n",
      " |  'name' -> {phys_addr, addr_range, type, config, state}, where\n",
      " |  name (str) is the key of the entry.\n",
      " |  phys_addr (int) is the physical address of the IP.\n",
      " |  addr_range (int) is the address range of the IP.\n",
      " |  type (str) is the type of the IP.\n",
      " |  config (dict) is a dictionary of the configuration parameters.\n",
      " |  state (str) is the state information about the IP.\n",
      " |  \n",
      " |  Each entry of the GPIO dictionary is a mapping:\n",
      " |  'name' -> {pin, state}, where\n",
      " |  name (str) is the key of the entry.\n",
      " |  pin (int) is the user index of the GPIO, starting from 0.\n",
      " |  state (str) is the state information about the GPIO.\n",
      " |  \n",
      " |  Each entry in the interrupt controller dictionary is a mapping:\n",
      " |  'name' -> {parent, index}, where\n",
      " |  name (str) is the name of the interrupt controller.\n",
      " |  parent (str) is the name of the parent controller or '' if attached\n",
      " |  directly to the PS.\n",
      " |  index (int) is the index of the interrupt attached to.\n",
      " |  \n",
      " |  Each entry in the interrupt pin dictionary is a mapping:\n",
      " |  'name' -> {controller, index}, where\n",
      " |  name (str) is the name of the pin.\n",
      " |  controller (str) is the name of the interrupt controller.\n",
      " |  index (int) is the line index.\n",
      " |  \n",
      " |  Attributes\n",
      " |  ----------\n",
      " |  bitfile_name : str\n",
      " |      The absolute path of the bitstream.\n",
      " |  dtbo : str\n",
      " |      The absolute path of the dtbo file for the full bitstream.\n",
      " |  ip_dict : dict\n",
      " |      All the addressable IPs from PS. Key is the name of the IP; value is\n",
      " |      a dictionary mapping the physical address, address range, IP type,\n",
      " |      parameters, registers, and the state associated with that IP:\n",
      " |      {str: {'phys_addr' : int, 'addr_range' : int,                'type' : str, 'parameters' : dict, 'registers': dict,                'state' : str}}.\n",
      " |  gpio_dict : dict\n",
      " |      All the GPIO pins controlled by PS. Key is the name of the GPIO pin;\n",
      " |      value is a dictionary mapping user index (starting from 0),\n",
      " |      and the state associated with that GPIO pin:\n",
      " |      {str: {'index' : int, 'state' : str}}.\n",
      " |  interrupt_controllers : dict\n",
      " |      All AXI interrupt controllers in the system attached to\n",
      " |      a PS interrupt line. Key is the name of the controller;\n",
      " |      value is a dictionary mapping parent interrupt controller and the\n",
      " |      line index of this interrupt:\n",
      " |      {str: {'parent': str, 'index' : int}}.\n",
      " |      The PS is the root of the hierarchy and is unnamed.\n",
      " |  interrupt_pins : dict\n",
      " |      All pins in the design attached to an interrupt controller.\n",
      " |      Key is the name of the pin; value is a dictionary\n",
      " |      mapping the interrupt controller and the line index used:\n",
      " |      {str: {'controller' : str, 'index' : int}}.\n",
      " |  pr_dict : dict\n",
      " |      Dictionary mapping from the name of the partial-reconfigurable\n",
      " |      hierarchical blocks to the loaded partial bitstreams:\n",
      " |      {str: {'loaded': str, 'dtbo': str}}.\n",
      " |  device : pynq.Device\n",
      " |      The device that the overlay is loaded on\n",
      " |  \n",
      " |  Method resolution order:\n",
      " |      Overlay\n",
      " |      pynq.bitstream.Bitstream\n",
      " |      builtins.object\n",
      " |  \n",
      " |  Methods defined here:\n",
      " |  \n",
      " |  __dir__(self)\n",
      " |      Default dir() implementation.\n",
      " |  \n",
      " |  __getattr__(self, key)\n",
      " |      Overload of __getattr__ to return a driver for an IP or\n",
      " |      hierarchy. Throws an `RuntimeError` if the overlay is not loaded.\n",
      " |  \n",
      " |  __init__(self, bitfile_name, dtbo=None, download=True, ignore_version=False, device=None)\n",
      " |      Return a new Overlay object.\n",
      " |      \n",
      " |      An overlay instantiates a bitstream object as a member initially.\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      bitfile_name : str\n",
      " |          The bitstream name or absolute path as a string.\n",
      " |      dtbo : str\n",
      " |          The dtbo file name or absolute path as a string.\n",
      " |      download : bool\n",
      " |          Whether the overlay should be downloaded.\n",
      " |      ignore_version : bool\n",
      " |          Indicate whether or not to ignore the driver versions.\n",
      " |      device : pynq.Device\n",
      " |          Device on which to load the Overlay. Defaults to\n",
      " |          pynq.Device.active_device\n",
      " |      \n",
      " |      Note\n",
      " |      ----\n",
      " |      This class requires a HWH file to be next to bitstream file\n",
      " |      with same name (e.g. `base.bit` and `base.hwh`).\n",
      " |  \n",
      " |  download(self, dtbo=None)\n",
      " |      The method to download a full bitstream onto PL.\n",
      " |      \n",
      " |      After the bitstream has been downloaded, the \"timestamp\" in PL will be\n",
      " |      updated. In addition, all the dictionaries on PL will\n",
      " |      be reset automatically.\n",
      " |      \n",
      " |      This method will use parameter `dtbo` or `self.dtbo` to configure the\n",
      " |      device tree.\n",
      " |      \n",
      " |      The download method will also configure some of the PS registers\n",
      " |      based on the metadata file provided, e.g. PL clocks,\n",
      " |      AXI master port width.\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      dtbo : str\n",
      " |          The path of the dtbo file.\n",
      " |  \n",
      " |  free(self)\n",
      " |  \n",
      " |  is_loaded(self)\n",
      " |      This method checks whether a bitstream is loaded.\n",
      " |      \n",
      " |      This method returns true if the loaded PL bitstream is same\n",
      " |      as this Overlay's member bitstream.\n",
      " |      \n",
      " |      Returns\n",
      " |      -------\n",
      " |      bool\n",
      " |          True if bitstream is loaded.\n",
      " |  \n",
      " |  load_ip_data(self, ip_name, data)\n",
      " |      This method loads the data to the addressable IP.\n",
      " |      \n",
      " |      Calls the method in the super class to load the data. This method can\n",
      " |      be used to program the IP. For example, users can use this method to\n",
      " |      load the program to the Microblaze processors on PL.\n",
      " |      \n",
      " |      Note\n",
      " |      ----\n",
      " |      The data is assumed to be in binary format (.bin). The data name will\n",
      " |      be stored as a state information in the IP dictionary.\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      ip_name : str\n",
      " |          The name of the addressable IP.\n",
      " |      data : str\n",
      " |          The absolute path of the data to be loaded.\n",
      " |      \n",
      " |      Returns\n",
      " |      -------\n",
      " |      None\n",
      " |  \n",
      " |  pr_download(self, partial_region, partial_bit, dtbo=None)\n",
      " |      The method to download a partial bitstream onto PL.\n",
      " |      \n",
      " |      In this method, the corresponding parser will only be\n",
      " |      added once the `download()` method of the hierarchical block is called.\n",
      " |      \n",
      " |      This method always uses the parameter `dtbo` to configure the device\n",
      " |      tree.\n",
      " |      \n",
      " |      Note\n",
      " |      ----\n",
      " |      There is no check on whether the partial region specified by users\n",
      " |      is really partial-reconfigurable. So users have to make sure the\n",
      " |      `partial_region` provided is correct.\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      partial_region : str\n",
      " |          The name of the hierarchical block corresponding to the PR region.\n",
      " |      partial_bit : str\n",
      " |          The name of the partial bitstream.\n",
      " |      dtbo : str\n",
      " |          The path of the dtbo file.\n",
      " |  \n",
      " |  reset(self)\n",
      " |      This function resets all the dictionaries kept in the overlay.\n",
      " |      \n",
      " |      This function should be used with caution. In most cases, only those\n",
      " |      dictionaries keeping track of states need to be updated.\n",
      " |      \n",
      " |      Returns\n",
      " |      -------\n",
      " |      None\n",
      " |  \n",
      " |  ----------------------------------------------------------------------\n",
      " |  Methods inherited from pynq.bitstream.Bitstream:\n",
      " |  \n",
      " |  insert_dtbo(self, dtbo=None)\n",
      " |      Insert dtbo file into the system.\n",
      " |      \n",
      " |      A simple wrapper of the corresponding method in the PL class. If\n",
      " |      `dtbo` is None, `self.dtbo` will be used to insert the dtbo\n",
      " |      file. In most cases, users should just ignore the parameter\n",
      " |      `dtbo`.\n",
      " |      \n",
      " |      Parameters\n",
      " |      ----------\n",
      " |      dtbo : str\n",
      " |          The relative or absolute path to the device tree segment.\n",
      " |  \n",
      " |  remove_dtbo(self)\n",
      " |      Remove dtbo file from the system.\n",
      " |      \n",
      " |      A simple wrapper of the corresponding method in the PL class. This is\n",
      " |      very useful for partial bitstream downloading, where loading the\n",
      " |      new device tree blob will overwrites the existing device tree blob\n",
      " |      in the same partial region.\n",
      " |  \n",
      " |  ----------------------------------------------------------------------\n",
      " |  Data descriptors inherited from pynq.bitstream.Bitstream:\n",
      " |  \n",
      " |  __dict__\n",
      " |      dictionary for instance variables (if defined)\n",
      " |  \n",
      " |  __weakref__\n",
      " |      list of weak references to the object (if defined)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "help(base)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "d2ebbc2c-00f4-419a-a8b4-2f577fbf92ae",
   "metadata": {
    "collapsed": true,
    "jupyter": {
     "outputs_hidden": true
    },
    "tags": []
   },
   "outputs": [
    {
     "data": {
      "application/json": {
       "audio_codec_ctrl_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.audio.AudioADAU1761'>",
        "fullpath": "audio_codec_ctrl_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x43C00000",
         "C_CODEC_ADDRESS": "\"11\"",
         "C_DPHASE_TIMEOUT": "8",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x43C0FFFF",
         "C_NUM_MEM": "1",
         "C_NUM_REG": "1",
         "C_SLV_AWIDTH": "32",
         "C_SLV_DWIDTH": "32",
         "C_S_AXI_ADDR_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_S_AXI_MIN_SIZE": "0x000001FF",
         "C_USE_WSTRB": "0",
         "Component_Name": "base_audio_codec_ctrl_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136656384,
        "registers": {},
        "state": null,
        "type": "xilinx.com:user:audio_codec_ctrl:1.0"
       },
       "btns_gpio": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "btns_gpio",
        "gpio": {},
        "interrupts": {
         "ip2intc_irpt": {
          "controller": "system_interrupts",
          "fullpath": "btns_gpio/ip2intc_irpt",
          "index": 13
         }
        },
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "1",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "0",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41210000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "4",
         "C_HIGHADDR": "0x4121FFFF",
         "C_INTERRUPT_PRESENT": "1",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_btns_gpio_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092681728,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 4
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 4
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "leds_gpio": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "leds_gpio",
        "gpio": {},
        "interrupts": {
         "ip2intc_irpt": {
          "controller": "system_interrupts",
          "fullpath": "leds_gpio/ip2intc_irpt",
          "index": 8
         }
        },
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41250000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "4",
         "C_HIGHADDR": "0x4125FFFF",
         "C_INTERRUPT_PRESENT": "1",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_leds_gpio_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092943872,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 4
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 4
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "ps7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x10000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "10",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "TRUE",
         "C_FCLK_CLK2_BUF": "TRUE",
         "C_FCLK_CLK3_BUF": "TRUE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "16",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "1",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "1",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "base_ps7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "142.857132",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "142857132",
         "PCW_CLK2_FREQ": "200000000",
         "PCW_CLK3_FREQ": "100000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "1",
         "PCW_EN_CLK2_PORT": "1",
         "PCW_EN_CLK3_PORT": "1",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "1",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "1",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "1",
         "PCW_EN_I2C1": "1",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "7",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "TRUE",
         "PCW_FCLK_CLK2_BUF": "TRUE",
         "PCW_FCLK_CLK3_BUF": "TRUE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "142",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "200",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "1",
         "PCW_FPGA_FCLK2_ENABLE": "1",
         "PCW_FPGA_FCLK3_ENABLE": "1",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "1",
         "PCW_GPIO_EMIO_GPIO_IO": "10",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "10",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "1",
         "PCW_I2C0_GRP_INT_IO": "EMIO",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "MIO 50 .. 51",
         "PCW_I2C0_PERIPHERAL_ENABLE": "1",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "1",
         "PCW_I2C1_GRP_INT_IO": "EMIO",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "EMIO",
         "PCW_I2C1_PERIPHERAL_ENABLE": "1",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "1",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#unassigned#unassigned#I2C 0#I2C 0#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#scl#sda#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "100",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "100",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "16",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.223",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.212",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "0.040",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.058",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "100",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "142",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "100",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.223",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.212",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "25.8",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "25.8",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "15.6",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "18.8",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.040",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.058",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.000",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.000",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "16.5",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "18",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "Custom",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "50.625",
         "PCW_UIPARAM_DDR_T_RCD": "13.125",
         "PCW_UIPARAM_DDR_T_RP": "13.125",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "1",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "1",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "1",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       },
       "rgbleds_gpio": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "rgbleds_gpio",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41240000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "6",
         "C_HIGHADDR": "0x4124FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_rgbleds_gpio_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092878336,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 6,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 6
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 6,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 6
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "switches_gpio": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "switches_gpio",
        "gpio": {},
        "interrupts": {
         "ip2intc_irpt": {
          "controller": "system_interrupts",
          "fullpath": "switches_gpio/ip2intc_irpt",
          "index": 14
         }
        },
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "1",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "0",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41200000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "2",
         "C_HIGHADDR": "0x4120FFFF",
         "C_INTERRUPT_PRESENT": "1",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_switches_gpio_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092616192,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 2,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 2
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 2,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 2
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "system_interrupts": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "system_interrupts",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi",
        "memtype": "REGISTER",
        "parameters": {
         "C_ADDR_WIDTH": "32",
         "C_ASYNC_INTR": "0xFFFF9EFF",
         "C_BASEADDR": "0x41800000",
         "C_CASCADE_MASTER": "0",
         "C_DISABLE_SYNCHRONIZERS": "0",
         "C_ENABLE_ASYNC": "0",
         "C_EN_CASCADE_MODE": "0",
         "C_FAMILY": "zynq",
         "C_HAS_CIE": "1",
         "C_HAS_FAST": "0",
         "C_HAS_ILR": "0",
         "C_HAS_IPR": "1",
         "C_HAS_IVR": "1",
         "C_HAS_SIE": "1",
         "C_HIGHADDR": "0x4180FFFF",
         "C_INSTANCE": "base_system_interrupts_0",
         "C_IRQ_ACTIVE": "0x1",
         "C_IRQ_CONNECTION": "0",
         "C_IRQ_IS_LEVEL": "1",
         "C_IVAR_RESET_VALUE": "0x0000000000000010",
         "C_KIND_OF_EDGE": "0xFFFFFFFF",
         "C_KIND_OF_INTR": "0xFFFFFFFF",
         "C_KIND_OF_LVL": "0xFFFFFFFF",
         "C_MB_CLK_NOT_CONNECTED": "1",
         "C_NUM_INTR_INPUTS": "15",
         "C_NUM_SW_INTR": "0",
         "C_NUM_SYNC_FF": "2",
         "C_PROCESSOR_CLK_FREQ_MHZ": "100.0",
         "C_S_AXI_ACLK_FREQ_MHZ": "100.0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "Component_Name": "base_system_interrupts_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "INTR_CTRL",
         "Sense_of_IRQ_Edge_Type": "Rising",
         "Sense_of_IRQ_Level_Type": "Active_High"
        },
        "phys_addr": 1098907648,
        "registers": {
         "CIE": {
          "access": "read-write",
          "address_offset": 20,
          "description": "Clear Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Clear Interrupt Enables"
           }
          },
          "size": 15
         },
         "IAR": {
          "access": "write-only",
          "address_offset": 12,
          "description": "Interrupt Acknowledge Register",
          "fields": {
           "INT": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Interrupt Acknowledge Register"
           }
          },
          "size": 15
         },
         "IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Interrupt Enable Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Interrupt Enable Register"
           }
          },
          "size": 15
         },
         "ILR": {
          "access": "read-write",
          "address_offset": 36,
          "description": "Interrupt Level Register",
          "fields": {
           "ILN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Level Register"
           }
          },
          "size": 5
         },
         "IMR": {
          "access": "read-write",
          "address_offset": 32,
          "description": "Interrupt Mode Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Interrupt Mode Register"
           }
          },
          "size": 15
         },
         "IPR": {
          "access": "read-only",
          "address_offset": 4,
          "description": "Interrupt Pending Register",
          "fields": {
           "INT": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Interrupt Pending Register"
           }
          },
          "size": 15
         },
         "ISR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Interrupt Status Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Interrupt Status Register"
           }
          },
          "size": 15
         },
         "IVAR[0]": {
          "access": "read-write",
          "address_offset": 256,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 0"
           }
          },
          "size": 32
         },
         "IVAR[10]": {
          "access": "read-write",
          "address_offset": 296,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 10"
           }
          },
          "size": 32
         },
         "IVAR[11]": {
          "access": "read-write",
          "address_offset": 300,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 11"
           }
          },
          "size": 32
         },
         "IVAR[12]": {
          "access": "read-write",
          "address_offset": 304,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 12"
           }
          },
          "size": 32
         },
         "IVAR[13]": {
          "access": "read-write",
          "address_offset": 308,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 13"
           }
          },
          "size": 32
         },
         "IVAR[14]": {
          "access": "read-write",
          "address_offset": 312,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 14"
           }
          },
          "size": 32
         },
         "IVAR[15]": {
          "access": "read-write",
          "address_offset": 316,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 15"
           }
          },
          "size": 32
         },
         "IVAR[16]": {
          "access": "read-write",
          "address_offset": 320,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 16"
           }
          },
          "size": 32
         },
         "IVAR[17]": {
          "access": "read-write",
          "address_offset": 324,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 17"
           }
          },
          "size": 32
         },
         "IVAR[18]": {
          "access": "read-write",
          "address_offset": 328,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 18"
           }
          },
          "size": 32
         },
         "IVAR[19]": {
          "access": "read-write",
          "address_offset": 332,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 19"
           }
          },
          "size": 32
         },
         "IVAR[1]": {
          "access": "read-write",
          "address_offset": 260,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 1"
           }
          },
          "size": 32
         },
         "IVAR[20]": {
          "access": "read-write",
          "address_offset": 336,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 20"
           }
          },
          "size": 32
         },
         "IVAR[21]": {
          "access": "read-write",
          "address_offset": 340,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 21"
           }
          },
          "size": 32
         },
         "IVAR[22]": {
          "access": "read-write",
          "address_offset": 344,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 22"
           }
          },
          "size": 32
         },
         "IVAR[23]": {
          "access": "read-write",
          "address_offset": 348,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 23"
           }
          },
          "size": 32
         },
         "IVAR[24]": {
          "access": "read-write",
          "address_offset": 352,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 24"
           }
          },
          "size": 32
         },
         "IVAR[25]": {
          "access": "read-write",
          "address_offset": 356,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 25"
           }
          },
          "size": 32
         },
         "IVAR[26]": {
          "access": "read-write",
          "address_offset": 360,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 26"
           }
          },
          "size": 32
         },
         "IVAR[27]": {
          "access": "read-write",
          "address_offset": 364,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 27"
           }
          },
          "size": 32
         },
         "IVAR[28]": {
          "access": "read-write",
          "address_offset": 368,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 28"
           }
          },
          "size": 32
         },
         "IVAR[29]": {
          "access": "read-write",
          "address_offset": 372,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 29"
           }
          },
          "size": 32
         },
         "IVAR[2]": {
          "access": "read-write",
          "address_offset": 264,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 2"
           }
          },
          "size": 32
         },
         "IVAR[30]": {
          "access": "read-write",
          "address_offset": 376,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 30"
           }
          },
          "size": 32
         },
         "IVAR[31]": {
          "access": "read-write",
          "address_offset": 380,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 31"
           }
          },
          "size": 32
         },
         "IVAR[3]": {
          "access": "read-write",
          "address_offset": 268,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 3"
           }
          },
          "size": 32
         },
         "IVAR[4]": {
          "access": "read-write",
          "address_offset": 272,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 4"
           }
          },
          "size": 32
         },
         "IVAR[5]": {
          "access": "read-write",
          "address_offset": 276,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 5"
           }
          },
          "size": 32
         },
         "IVAR[6]": {
          "access": "read-write",
          "address_offset": 280,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 6"
           }
          },
          "size": 32
         },
         "IVAR[7]": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 7"
           }
          },
          "size": 32
         },
         "IVAR[8]": {
          "access": "read-write",
          "address_offset": 288,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 8"
           }
          },
          "size": 32
         },
         "IVAR[9]": {
          "access": "read-write",
          "address_offset": 292,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 9"
           }
          },
          "size": 32
         },
         "IVEAR[0]": {
          "access": "read-write",
          "address_offset": 512,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 0"
           }
          },
          "size": 32
         },
         "IVEAR[10]": {
          "access": "read-write",
          "address_offset": 592,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 10"
           }
          },
          "size": 32
         },
         "IVEAR[11]": {
          "access": "read-write",
          "address_offset": 600,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 11"
           }
          },
          "size": 32
         },
         "IVEAR[12]": {
          "access": "read-write",
          "address_offset": 608,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 12"
           }
          },
          "size": 32
         },
         "IVEAR[13]": {
          "access": "read-write",
          "address_offset": 616,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 13"
           }
          },
          "size": 32
         },
         "IVEAR[14]": {
          "access": "read-write",
          "address_offset": 624,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 14"
           }
          },
          "size": 32
         },
         "IVEAR[15]": {
          "access": "read-write",
          "address_offset": 632,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 15"
           }
          },
          "size": 32
         },
         "IVEAR[16]": {
          "access": "read-write",
          "address_offset": 640,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 16"
           }
          },
          "size": 32
         },
         "IVEAR[17]": {
          "access": "read-write",
          "address_offset": 648,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 17"
           }
          },
          "size": 32
         },
         "IVEAR[18]": {
          "access": "read-write",
          "address_offset": 656,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 18"
           }
          },
          "size": 32
         },
         "IVEAR[19]": {
          "access": "read-write",
          "address_offset": 664,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 19"
           }
          },
          "size": 32
         },
         "IVEAR[1]": {
          "access": "read-write",
          "address_offset": 520,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 1"
           }
          },
          "size": 32
         },
         "IVEAR[20]": {
          "access": "read-write",
          "address_offset": 672,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 20"
           }
          },
          "size": 32
         },
         "IVEAR[21]": {
          "access": "read-write",
          "address_offset": 680,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 21"
           }
          },
          "size": 32
         },
         "IVEAR[22]": {
          "access": "read-write",
          "address_offset": 688,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 22"
           }
          },
          "size": 32
         },
         "IVEAR[23]": {
          "access": "read-write",
          "address_offset": 696,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 23"
           }
          },
          "size": 32
         },
         "IVEAR[24]": {
          "access": "read-write",
          "address_offset": 704,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 24"
           }
          },
          "size": 32
         },
         "IVEAR[25]": {
          "access": "read-write",
          "address_offset": 712,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 25"
           }
          },
          "size": 32
         },
         "IVEAR[26]": {
          "access": "read-write",
          "address_offset": 720,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 26"
           }
          },
          "size": 32
         },
         "IVEAR[27]": {
          "access": "read-write",
          "address_offset": 728,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 27"
           }
          },
          "size": 32
         },
         "IVEAR[28]": {
          "access": "read-write",
          "address_offset": 736,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 28"
           }
          },
          "size": 32
         },
         "IVEAR[29]": {
          "access": "read-write",
          "address_offset": 744,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 29"
           }
          },
          "size": 32
         },
         "IVEAR[2]": {
          "access": "read-write",
          "address_offset": 528,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 2"
           }
          },
          "size": 32
         },
         "IVEAR[30]": {
          "access": "read-write",
          "address_offset": 752,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 30"
           }
          },
          "size": 32
         },
         "IVEAR[31]": {
          "access": "read-write",
          "address_offset": 760,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 31"
           }
          },
          "size": 32
         },
         "IVEAR[3]": {
          "access": "read-write",
          "address_offset": 536,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 3"
           }
          },
          "size": 32
         },
         "IVEAR[4]": {
          "access": "read-write",
          "address_offset": 544,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 4"
           }
          },
          "size": 32
         },
         "IVEAR[5]": {
          "access": "read-write",
          "address_offset": 552,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 5"
           }
          },
          "size": 32
         },
         "IVEAR[6]": {
          "access": "read-write",
          "address_offset": 560,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 6"
           }
          },
          "size": 32
         },
         "IVEAR[7]": {
          "access": "read-write",
          "address_offset": 568,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 7"
           }
          },
          "size": 32
         },
         "IVEAR[8]": {
          "access": "read-write",
          "address_offset": 576,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 8"
           }
          },
          "size": 32
         },
         "IVEAR[9]": {
          "access": "read-write",
          "address_offset": 584,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 9"
           }
          },
          "size": 32
         },
         "IVR": {
          "access": "read-only",
          "address_offset": 24,
          "description": "Interrupt Vector Register",
          "fields": {
           "IVN": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Vector Register"
           }
          },
          "size": 5
         },
         "MER": {
          "access": "read-write",
          "address_offset": 28,
          "description": "Master Enable Register",
          "fields": {
           "HIE": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Master Enable Register"
           },
           "ME": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master Enable Register"
           }
          },
          "size": 2
         },
         "SIE": {
          "access": "read-write",
          "address_offset": 16,
          "description": "Set Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 15,
            "description": "Set Interrupt Enables"
           }
          },
          "size": 15
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_intc:4.1"
       },
       "trace_analyzer_pi/axi_dma_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "trace_analyzer_pi/axi_dma_0",
        "gpio": {},
        "interrupts": {
         "s2mm_introut": {
          "controller": "system_interrupts",
          "fullpath": "trace_analyzer_pi/axi_dma_0/s2mm_introut",
          "index": 7
         }
        },
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x80430000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x8043FFFF",
         "C_INCLUDE_MM2S": "0",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "64",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "64",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "23",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "64",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "base_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "0",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "64",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "64",
         "c_s_axis_s2mm_tdata_width": "64",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "23",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 2151874560,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "trace_analyzer_pi/trace_cntrl_64_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "trace_analyzer_pi/trace_cntrl_64_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_trace_cntrl",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_TRACE_CNTRL_ADDR_WIDTH": "6",
         "C_S_AXI_TRACE_CNTRL_BASEADDR": "0x83C10000",
         "C_S_AXI_TRACE_CNTRL_DATA_WIDTH": "32",
         "C_S_AXI_TRACE_CNTRL_HIGHADDR": "0x83C1FFFF",
         "Component_Name": "base_trace_cntrl_64_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 2210463744,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 24,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "length_r": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of length_r",
          "fields": {
           "length_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of length_r"
           }
          },
          "size": 32
         },
         "trigger_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of trigger",
          "fields": {
           "trigger": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of trigger"
           }
          },
          "size": 32
         },
         "trigger_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of trigger",
          "fields": {
           "trigger": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of trigger"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:trace_cntrl_64:1.4"
       },
       "trace_analyzer_pmodb/axi_dma_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "trace_analyzer_pmodb/axi_dma_0",
        "gpio": {},
        "interrupts": {
         "s2mm_introut": {
          "controller": "system_interrupts",
          "fullpath": "trace_analyzer_pmodb/axi_dma_0/s2mm_introut",
          "index": 6
         }
        },
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x80420000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x8042FFFF",
         "C_INCLUDE_MM2S": "0",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "64",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "23",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "base_axi_dma_0_1",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "0",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "64",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "23",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 2151809024,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "trace_analyzer_pmodb/trace_cntrl_32_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "trace_analyzer_pmodb/trace_cntrl_32_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_trace_cntrl",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_TRACE_CNTRL_ADDR_WIDTH": "5",
         "C_S_AXI_TRACE_CNTRL_BASEADDR": "0x83C20000",
         "C_S_AXI_TRACE_CNTRL_DATA_WIDTH": "32",
         "C_S_AXI_TRACE_CNTRL_HIGHADDR": "0x83C2FFFF",
         "Component_Name": "base_trace_cntrl_32_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 2210529280,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 24,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "length_r": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of length_r",
          "fields": {
           "length_r": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of length_r"
           }
          },
          "size": 32
         },
         "trigger": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of trigger",
          "fields": {
           "trigger": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of trigger"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:trace_cntrl_32:1.4"
       },
       "video/axi_vdma": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.video.dma.AxiVDMA'>",
        "fullpath": "video/axi_vdma",
        "gpio": {},
        "interrupts": {
         "mm2s_introut": {
          "controller": "system_interrupts",
          "fullpath": "video/axi_vdma/mm2s_introut",
          "index": 1
         },
         "s2mm_introut": {
          "controller": "system_interrupts",
          "fullpath": "video/axi_vdma/s2mm_introut",
          "index": 0
         }
        },
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x43000000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_DYNAMIC_RESOLUTION": "1",
         "C_ENABLE_DEBUG_ALL": "0",
         "C_ENABLE_DEBUG_INFO_0": "0",
         "C_ENABLE_DEBUG_INFO_1": "0",
         "C_ENABLE_DEBUG_INFO_10": "0",
         "C_ENABLE_DEBUG_INFO_11": "0",
         "C_ENABLE_DEBUG_INFO_12": "0",
         "C_ENABLE_DEBUG_INFO_13": "0",
         "C_ENABLE_DEBUG_INFO_14": "1",
         "C_ENABLE_DEBUG_INFO_15": "1",
         "C_ENABLE_DEBUG_INFO_2": "0",
         "C_ENABLE_DEBUG_INFO_3": "0",
         "C_ENABLE_DEBUG_INFO_4": "0",
         "C_ENABLE_DEBUG_INFO_5": "0",
         "C_ENABLE_DEBUG_INFO_6": "1",
         "C_ENABLE_DEBUG_INFO_7": "1",
         "C_ENABLE_DEBUG_INFO_8": "0",
         "C_ENABLE_DEBUG_INFO_9": "0",
         "C_ENABLE_VERT_FLIP": "0",
         "C_ENABLE_VIDPRMTR_READS": "1",
         "C_FAMILY": "zynq",
         "C_FLUSH_ON_FSYNC": "1",
         "C_HIGHADDR": "0x4300FFFF",
         "C_INCLUDE_INTERNAL_GENLOCK": "1",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "0",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INSTANCE": "axi_vdma",
         "C_MM2S_GENLOCK_MODE": "1",
         "C_MM2S_GENLOCK_NUM_MASTERS": "1",
         "C_MM2S_GENLOCK_REPEAT_EN": "0",
         "C_MM2S_LINEBUFFER_DEPTH": "512",
         "C_MM2S_LINEBUFFER_THRESH": "4",
         "C_MM2S_MAX_BURST_LENGTH": "32",
         "C_MM2S_SOF_ENABLE": "1",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TUSER_BITS": "1",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "64",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_FSTORES": "4",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_GENLOCK_MODE": "0",
         "C_S2MM_GENLOCK_NUM_MASTERS": "1",
         "C_S2MM_GENLOCK_REPEAT_EN": "1",
         "C_S2MM_LINEBUFFER_DEPTH": "4096",
         "C_S2MM_LINEBUFFER_THRESH": "4",
         "C_S2MM_MAX_BURST_LENGTH": "32",
         "C_S2MM_SOF_ENABLE": "1",
         "C_SELECT_XPM": "0",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TUSER_BITS": "1",
         "C_S_AXI_LITE_ADDR_WIDTH": "9",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "C_USE_FSYNC": "1",
         "C_USE_MM2S_FSYNC": "0",
         "C_USE_S2MM_FSYNC": "2",
         "Component_Name": "base_axi_vdma_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_dynamic_resolution": "1",
         "c_enable_all": "0",
         "c_enable_mm2s_buf_empty": "0",
         "c_enable_mm2s_delay_counter": "1",
         "c_enable_mm2s_frm_counter": "1",
         "c_enable_mm2s_frmstr_reg": "0",
         "c_enable_mm2s_fsync_out": "0",
         "c_enable_mm2s_param_updt": "0",
         "c_enable_mm2s_rst_out": "0",
         "c_enable_s2mm_buf_full": "0",
         "c_enable_s2mm_delay_counter": "1",
         "c_enable_s2mm_frm_counter": "1",
         "c_enable_s2mm_frmstr_reg": "0",
         "c_enable_s2mm_fsync_out": "0",
         "c_enable_s2mm_param_updt": "0",
         "c_enable_s2mm_rst_out": "0",
         "c_enable_s2mm_sts_reg": "0",
         "c_enable_tstvec": "0",
         "c_enable_vert_flip": "0",
         "c_enable_vidprmtr_reads": "1",
         "c_flush_on_fsync": "1",
         "c_include_internal_genlock": "1",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "0",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "64",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_mm2s_genlock_mode": "1",
         "c_mm2s_genlock_num_masters": "1",
         "c_mm2s_genlock_repeat_en": "0",
         "c_mm2s_linebuffer_depth": "512",
         "c_mm2s_linebuffer_thresh": "4",
         "c_mm2s_max_burst_length": "32",
         "c_mm2s_sof_enable": "1",
         "c_num_fstores": "4",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_genlock_mode": "0",
         "c_s2mm_genlock_num_masters": "1",
         "c_s2mm_genlock_repeat_en": "1",
         "c_s2mm_linebuffer_depth": "4096",
         "c_s2mm_linebuffer_thresh": "4",
         "c_s2mm_max_burst_length": "32",
         "c_s2mm_sof_enable": "1",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_single_interface": "0",
         "c_use_fsync": "1",
         "c_use_mm2s_fsync": "0",
         "c_use_s2mm_fsync": "2"
        },
        "phys_addr": 1124073472,
        "registers": {
         "MM2S_FRMDLY_STRIDE": {
          "access": "read-write",
          "address_offset": 88,
          "description": "MM2S Frame Delay and Stride",
          "fields": {
           "Frame_Delay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 5,
            "description": "MM2S Frame Delay and Stride"
           },
           "Stride": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 16,
            "description": "MM2S Frame Delay and Stride"
           }
          },
          "size": 32
         },
         "MM2S_HSIZE": {
          "access": "read-write",
          "address_offset": 84,
          "description": "MM2S Horizontal Size",
          "fields": {
           "Horizontal_Size": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 16,
            "description": "MM2S Horizontal Size"
           }
          },
          "size": 32
         },
         "MM2S_REG_INDEX": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S Register Index",
          "fields": {
           "MM2S_Reg_Index": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S Register Index"
           }
          },
          "size": 32
         },
         "MM2S_SA1": {
          "access": "read-write",
          "address_offset": 92,
          "description": "MM2S Start Address Register 1",
          "fields": {
           "Start_Address1": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 1"
           }
          },
          "size": 32
         },
         "MM2S_SA10": {
          "access": "read-write",
          "address_offset": 128,
          "description": "MM2S Start Address Register 10",
          "fields": {
           "Start_Address10": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 10"
           }
          },
          "size": 32
         },
         "MM2S_SA11": {
          "access": "read-write",
          "address_offset": 132,
          "description": "MM2S Start Address Register 11",
          "fields": {
           "Start_Address11": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 11"
           }
          },
          "size": 32
         },
         "MM2S_SA12": {
          "access": "read-write",
          "address_offset": 136,
          "description": "MM2S Start Address Register 12",
          "fields": {
           "Start_Address12": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 12"
           }
          },
          "size": 32
         },
         "MM2S_SA13": {
          "access": "read-write",
          "address_offset": 140,
          "description": "MM2S Start Address Register 13",
          "fields": {
           "Start_Address13": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 13"
           }
          },
          "size": 32
         },
         "MM2S_SA14": {
          "access": "read-write",
          "address_offset": 144,
          "description": "MM2S Start Address Register 14",
          "fields": {
           "Start_Address14": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 14"
           }
          },
          "size": 32
         },
         "MM2S_SA15": {
          "access": "read-write",
          "address_offset": 148,
          "description": "MM2S Start Address Register 15",
          "fields": {
           "Start_Address15": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 15"
           }
          },
          "size": 32
         },
         "MM2S_SA16": {
          "access": "read-write",
          "address_offset": 152,
          "description": "MM2S Start Address Register 16",
          "fields": {
           "Start_Address16": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 16"
           }
          },
          "size": 32
         },
         "MM2S_SA2": {
          "access": "read-write",
          "address_offset": 96,
          "description": "MM2S Start Address Register 2",
          "fields": {
           "Start_Address2": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 2"
           }
          },
          "size": 32
         },
         "MM2S_SA3": {
          "access": "read-write",
          "address_offset": 100,
          "description": "MM2S Start Address Register 3",
          "fields": {
           "Start_Address3": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 3"
           }
          },
          "size": 32
         },
         "MM2S_SA4": {
          "access": "read-write",
          "address_offset": 104,
          "description": "MM2S Start Address Register 4",
          "fields": {
           "Start_Address4": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 4"
           }
          },
          "size": 32
         },
         "MM2S_SA5": {
          "access": "read-write",
          "address_offset": 108,
          "description": "MM2S Start Address Register 5",
          "fields": {
           "Start_Address5": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 5"
           }
          },
          "size": 32
         },
         "MM2S_SA6": {
          "access": "read-write",
          "address_offset": 112,
          "description": "MM2S Start Address Register 6",
          "fields": {
           "Start_Address6": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 6"
           }
          },
          "size": 32
         },
         "MM2S_SA7": {
          "access": "read-write",
          "address_offset": 116,
          "description": "MM2S Start Address Register 7",
          "fields": {
           "Start_Address7": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 7"
           }
          },
          "size": 32
         },
         "MM2S_SA8": {
          "access": "read-write",
          "address_offset": 120,
          "description": "MM2S Start Address Register 8",
          "fields": {
           "Start_Address8": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 8"
           }
          },
          "size": 32
         },
         "MM2S_SA9": {
          "access": "read-write",
          "address_offset": 124,
          "description": "MM2S Start Address Register 9",
          "fields": {
           "Start_Address9": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Start Address Register 9"
           }
          },
          "size": 32
         },
         "MM2S_VDMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S VDMA Control Register",
          "fields": {
           "Circular_Park": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "DlyCnt_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "FrameCntEn": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "FrmCnt_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "GenlockEn": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "GenlockSrc": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "IRQDelayCount": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S VDMA Control Register"
           },
           "IRQFrameCount": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S VDMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "RdPntrNum": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "MM2S VDMA Control Register"
           },
           "Repeat_En": {
            "access": "read-write",
            "bit_offset": 15,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S VDMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_VDMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S VDMA Status Register",
          "fields": {
           "DlyCnt_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "FrmCnt_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "IRQDelayCntSts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S VDMA Status Register"
           },
           "IRQFrameCntSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S VDMA Status Register"
           },
           "SOFEarlyErr": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "VDMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "VDMAIntErr": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           },
           "VDMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S VDMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_VSIZE": {
          "access": "read-write",
          "address_offset": 80,
          "description": "MM2S Vertical Size",
          "fields": {
           "Vertical_Size": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 13,
            "description": "MM2S Vertical Size"
           }
          },
          "size": 32
         },
         "PARK_PTR_REG": {
          "access": "read-write",
          "address_offset": 40,
          "description": "Park Pointer Register",
          "fields": {
           "RdFrmPtrRef": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Park Pointer Register"
           },
           "RdFrmStore": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 5,
            "description": "Park Pointer Register"
           },
           "WrFrmPtrRef": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 5,
            "description": "Park Pointer Register"
           },
           "WrFrmStore": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 5,
            "description": "Park Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_FRMDLY_STRIDE": {
          "access": "read-write",
          "address_offset": 168,
          "description": "S2MM Frame Delay and Stride",
          "fields": {
           "Frame_Delay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 5,
            "description": "S2MM Frame Delay and Stride"
           },
           "Stride": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 16,
            "description": "S2MM Frame Delay and Stride"
           }
          },
          "size": 32
         },
         "S2MM_HSIZE": {
          "access": "read-write",
          "address_offset": 164,
          "description": "S2MM Horizontal Size",
          "fields": {
           "Horizontal_Size": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 16,
            "description": "S2MM Horizontal Size"
           }
          },
          "size": 32
         },
         "S2MM_REG_INDEX": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM Register Index",
          "fields": {
           "S2MM_Reg_Index": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM Register Index"
           }
          },
          "size": 32
         },
         "S2MM_SA1": {
          "access": "read-write",
          "address_offset": 172,
          "description": "S2MM Start Address Register 1",
          "fields": {
           "Start_Address1": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 1"
           }
          },
          "size": 32
         },
         "S2MM_SA10": {
          "access": "read-write",
          "address_offset": 208,
          "description": "S2MM Start Address Register 10",
          "fields": {
           "Start_Address10": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 10"
           }
          },
          "size": 32
         },
         "S2MM_SA11": {
          "access": "read-write",
          "address_offset": 212,
          "description": "S2MM Start Address Register 11",
          "fields": {
           "Start_Address11": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 11"
           }
          },
          "size": 32
         },
         "S2MM_SA12": {
          "access": "read-write",
          "address_offset": 216,
          "description": "S2MM Start Address Register 12",
          "fields": {
           "Start_Address12": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 12"
           }
          },
          "size": 32
         },
         "S2MM_SA13": {
          "access": "read-write",
          "address_offset": 220,
          "description": "S2MM Start Address Register 13",
          "fields": {
           "Start_Address13": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 13"
           }
          },
          "size": 32
         },
         "S2MM_SA14": {
          "access": "read-write",
          "address_offset": 224,
          "description": "S2MM Start Address Register 14",
          "fields": {
           "Start_Address14": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 14"
           }
          },
          "size": 32
         },
         "S2MM_SA15": {
          "access": "read-write",
          "address_offset": 228,
          "description": "S2MM Start Address Register 15",
          "fields": {
           "Start_Address15": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 15"
           }
          },
          "size": 32
         },
         "S2MM_SA16": {
          "access": "read-write",
          "address_offset": 232,
          "description": "S2MM Start Address Register 16",
          "fields": {
           "Start_Address16": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 16"
           }
          },
          "size": 32
         },
         "S2MM_SA2": {
          "access": "read-write",
          "address_offset": 176,
          "description": "S2MM Start Address Register 2",
          "fields": {
           "Start_Address2": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 2"
           }
          },
          "size": 32
         },
         "S2MM_SA3": {
          "access": "read-write",
          "address_offset": 180,
          "description": "S2MM Start Address Register 3",
          "fields": {
           "Start_Address3": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 3"
           }
          },
          "size": 32
         },
         "S2MM_SA4": {
          "access": "read-write",
          "address_offset": 184,
          "description": "S2MM Start Address Register 4",
          "fields": {
           "Start_Address4": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 4"
           }
          },
          "size": 32
         },
         "S2MM_SA5": {
          "access": "read-write",
          "address_offset": 188,
          "description": "S2MM Start Address Register 5",
          "fields": {
           "Start_Address5": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 5"
           }
          },
          "size": 32
         },
         "S2MM_SA6": {
          "access": "read-write",
          "address_offset": 192,
          "description": "S2MM Start Address Register 6",
          "fields": {
           "Start_Address6": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 6"
           }
          },
          "size": 32
         },
         "S2MM_SA7": {
          "access": "read-write",
          "address_offset": 196,
          "description": "S2MM Start Address Register 7",
          "fields": {
           "Start_Address7": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 7"
           }
          },
          "size": 32
         },
         "S2MM_SA8": {
          "access": "read-write",
          "address_offset": 200,
          "description": "S2MM Start Address Register 8",
          "fields": {
           "Start_Address8": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 8"
           }
          },
          "size": 32
         },
         "S2MM_SA9": {
          "access": "read-write",
          "address_offset": 204,
          "description": "S2MM Start Address Register 9",
          "fields": {
           "Start_Address9": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Start Address Register 9"
           }
          },
          "size": 32
         },
         "S2MM_VDMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM VDMA Control Register",
          "fields": {
           "Circular_Park": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "DlyCnt_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "FrameCntEn": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "FrmCnt_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "GenlockEn": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "GenlockSrc": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "IRQDelayCount": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM VDMA Control Register"
           },
           "IRQFrameCount": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM VDMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "RdPntrNum": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "S2MM VDMA Control Register"
           },
           "Repeat_En": {
            "access": "read-write",
            "bit_offset": 15,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM VDMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_VDMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM VDMA Status Register",
          "fields": {
           "DlyCnt_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "EOLEarlyErr": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "EOLLateErr": {
            "access": "read-write",
            "bit_offset": 15,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "FrmCnt_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "IRQDelayCntSts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM VDMA Status Register"
           },
           "IRQFrameCntSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM VDMA Status Register"
           },
           "SOFEarlyErr": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "SOFLateErr": {
            "access": "read-write",
            "bit_offset": 11,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "VDMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "VDMAIntErr": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           },
           "VDMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM VDMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_VDMA_IRQ_MASK": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM Error Interrupt Mask Register",
          "fields": {
           "IRQMaskEOLEarlyErr": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM Error Interrupt Mask Register"
           },
           "IRQMaskEOLLateErr": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM Error Interrupt Mask Register"
           },
           "IRQMaskSOFEarlyErr": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM Error Interrupt Mask Register"
           },
           "IRQMaskSOFLateErr": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM Error Interrupt Mask Register"
           }
          },
          "size": 32
         },
         "S2MM_VSIZE": {
          "access": "read-write",
          "address_offset": 160,
          "description": "S2MM Vertical Size",
          "fields": {
           "Vertical_Size": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 13,
            "description": "S2MM Vertical Size"
           }
          },
          "size": 32
         },
         "VDMA_VERSION": {
          "access": "read-write",
          "address_offset": 44,
          "description": "AXI VDMA Version Register",
          "fields": {
           "Major_Version": {
            "access": "read-only",
            "bit_offset": 28,
            "bit_width": 4,
            "description": "AXI VDMA Version Register"
           },
           "Minor_Version": {
            "access": "read-only",
            "bit_offset": 20,
            "bit_width": 8,
            "description": "AXI VDMA Version Register"
           },
           "Xilinx_Internal": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 16,
            "description": "AXI VDMA Version Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_vdma:6.3"
       },
       "video/hdmi_in/color_convert": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.video.pipeline.ColorConverter'>",
        "fullpath": "video/hdmi_in/color_convert",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_CONTROL_ADDR_WIDTH": "7",
         "C_S_AXI_CONTROL_BASEADDR": "0x43C50000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x43C5FFFF",
         "Component_Name": "base_color_convert_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "1",
         "clk_period": "7",
         "combinational": "0",
         "latency": "5",
         "machine": "64"
        },
        "phys_addr": 1136984064,
        "registers": {
         "bias_0": {
          "access": "write-only",
          "address_offset": 88,
          "description": "Data signal of bias_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_0"
           },
           "bias_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_0"
           }
          },
          "size": 32
         },
         "bias_1": {
          "access": "write-only",
          "address_offset": 96,
          "description": "Data signal of bias_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_1"
           },
           "bias_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_1"
           }
          },
          "size": 32
         },
         "bias_2": {
          "access": "write-only",
          "address_offset": 104,
          "description": "Data signal of bias_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_2"
           },
           "bias_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_2"
           }
          },
          "size": 32
         },
         "c1_0": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of c1_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_0"
           },
           "c1_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_0"
           }
          },
          "size": 32
         },
         "c1_1": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of c1_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_1"
           },
           "c1_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_1"
           }
          },
          "size": 32
         },
         "c1_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of c1_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_2"
           },
           "c1_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_2"
           }
          },
          "size": 32
         },
         "c2_0": {
          "access": "write-only",
          "address_offset": 40,
          "description": "Data signal of c2_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_0"
           },
           "c2_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_0"
           }
          },
          "size": 32
         },
         "c2_1": {
          "access": "write-only",
          "address_offset": 48,
          "description": "Data signal of c2_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_1"
           },
           "c2_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_1"
           }
          },
          "size": 32
         },
         "c2_2": {
          "access": "write-only",
          "address_offset": 56,
          "description": "Data signal of c2_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_2"
           },
           "c2_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_2"
           }
          },
          "size": 32
         },
         "c3_0": {
          "access": "write-only",
          "address_offset": 64,
          "description": "Data signal of c3_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_0"
           },
           "c3_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_0"
           }
          },
          "size": 32
         },
         "c3_1": {
          "access": "write-only",
          "address_offset": 72,
          "description": "Data signal of c3_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_1"
           },
           "c3_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_1"
           }
          },
          "size": 32
         },
         "c3_2": {
          "access": "write-only",
          "address_offset": 80,
          "description": "Data signal of c3_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_2"
           },
           "c3_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_2"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:color_convert:1.0"
       },
       "video/hdmi_in/frontend/axi_gpio_hdmiin": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "video/hdmi_in/frontend/axi_gpio_hdmiin",
        "gpio": {},
        "interrupts": {
         "ip2intc_irpt": {
          "controller": "system_interrupts",
          "fullpath": "video/hdmi_in/frontend/axi_gpio_hdmiin/ip2intc_irpt",
          "index": 4
         }
        },
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "1",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41220000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "1",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0x4122FFFF",
         "C_INTERRUPT_PRESENT": "1",
         "C_IS_DUAL": "1",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_axi_gpio_hdmiin_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092747264,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "video/hdmi_in/frontend/vtc_in": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "video/hdmi_in/frontend/vtc_in",
        "gpio": {},
        "interrupts": {
         "irq": {
          "controller": "system_interrupts",
          "fullpath": "video/hdmi_in/frontend/vtc_in/irq",
          "index": 3
         }
        },
        "mem_id": "ctrl",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x43C30000",
         "C_DETECT_EN": "1",
         "C_DET_ACHROMA_EN": "0",
         "C_DET_AVIDEO_EN": "1",
         "C_DET_FIELDID_EN": "0",
         "C_DET_HBLANK_EN": "0",
         "C_DET_HSYNC_EN": "1",
         "C_DET_VBLANK_EN": "0",
         "C_DET_VSYNC_EN": "1",
         "C_FAMILY": "virtex7",
         "C_FSYNC_HSTART0": "0",
         "C_FSYNC_HSTART1": "0",
         "C_FSYNC_HSTART10": "0",
         "C_FSYNC_HSTART11": "0",
         "C_FSYNC_HSTART12": "0",
         "C_FSYNC_HSTART13": "0",
         "C_FSYNC_HSTART14": "0",
         "C_FSYNC_HSTART15": "0",
         "C_FSYNC_HSTART2": "0",
         "C_FSYNC_HSTART3": "0",
         "C_FSYNC_HSTART4": "0",
         "C_FSYNC_HSTART5": "0",
         "C_FSYNC_HSTART6": "0",
         "C_FSYNC_HSTART7": "0",
         "C_FSYNC_HSTART8": "0",
         "C_FSYNC_HSTART9": "0",
         "C_FSYNC_VSTART0": "0",
         "C_FSYNC_VSTART1": "0",
         "C_FSYNC_VSTART10": "0",
         "C_FSYNC_VSTART11": "0",
         "C_FSYNC_VSTART12": "0",
         "C_FSYNC_VSTART13": "0",
         "C_FSYNC_VSTART14": "0",
         "C_FSYNC_VSTART15": "0",
         "C_FSYNC_VSTART2": "0",
         "C_FSYNC_VSTART3": "0",
         "C_FSYNC_VSTART4": "0",
         "C_FSYNC_VSTART5": "0",
         "C_FSYNC_VSTART6": "0",
         "C_FSYNC_VSTART7": "0",
         "C_FSYNC_VSTART8": "0",
         "C_FSYNC_VSTART9": "0",
         "C_GENERATE_EN": "0",
         "C_GEN_ACHROMA_EN": "0",
         "C_GEN_ACHROMA_POLARITY": "1",
         "C_GEN_AUTO_SWITCH": "0",
         "C_GEN_AVIDEO_EN": "1",
         "C_GEN_AVIDEO_POLARITY": "1",
         "C_GEN_CPARITY": "0",
         "C_GEN_F0_VBLANK_HEND": "640",
         "C_GEN_F0_VBLANK_HSTART": "640",
         "C_GEN_F0_VFRAME_SIZE": "750",
         "C_GEN_F0_VSYNC_HEND": "695",
         "C_GEN_F0_VSYNC_HSTART": "695",
         "C_GEN_F0_VSYNC_VEND": "729",
         "C_GEN_F0_VSYNC_VSTART": "724",
         "C_GEN_F1_VBLANK_HEND": "640",
         "C_GEN_F1_VBLANK_HSTART": "640",
         "C_GEN_F1_VFRAME_SIZE": "750",
         "C_GEN_F1_VSYNC_HEND": "695",
         "C_GEN_F1_VSYNC_HSTART": "695",
         "C_GEN_F1_VSYNC_VEND": "729",
         "C_GEN_F1_VSYNC_VSTART": "724",
         "C_GEN_FIELDID_EN": "0",
         "C_GEN_FIELDID_POLARITY": "1",
         "C_GEN_HACTIVE_SIZE": "1280",
         "C_GEN_HBLANK_EN": "1",
         "C_GEN_HBLANK_POLARITY": "1",
         "C_GEN_HFRAME_SIZE": "1650",
         "C_GEN_HSYNC_EN": "1",
         "C_GEN_HSYNC_END": "1430",
         "C_GEN_HSYNC_POLARITY": "1",
         "C_GEN_HSYNC_START": "1390",
         "C_GEN_INTERLACED": "0",
         "C_GEN_VACTIVE_SIZE": "720",
         "C_GEN_VBLANK_EN": "1",
         "C_GEN_VBLANK_POLARITY": "1",
         "C_GEN_VIDEO_FORMAT": "2",
         "C_GEN_VSYNC_EN": "1",
         "C_GEN_VSYNC_POLARITY": "1",
         "C_HAS_AXI4_LITE": "1",
         "C_HAS_INTC_IF": "1",
         "C_HIGHADDR": "0x43C3FFFF",
         "C_INTERLACE_EN": "0",
         "C_MAX_LINES": "2048",
         "C_MAX_PIXELS": "4096",
         "C_NUM_FSYNCS": "1",
         "C_SYNC_EN": "0",
         "Component_Name": "base_vtc_in_0",
         "DET_FIELDID_EN": "false",
         "EDK_IPTYPE": "PERIPHERAL",
         "FSYNC_HSTART0": "0",
         "FSYNC_HSTART1": "0",
         "FSYNC_HSTART10": "0",
         "FSYNC_HSTART11": "0",
         "FSYNC_HSTART12": "0",
         "FSYNC_HSTART13": "0",
         "FSYNC_HSTART14": "0",
         "FSYNC_HSTART15": "0",
         "FSYNC_HSTART2": "0",
         "FSYNC_HSTART3": "0",
         "FSYNC_HSTART4": "0",
         "FSYNC_HSTART5": "0",
         "FSYNC_HSTART6": "0",
         "FSYNC_HSTART7": "0",
         "FSYNC_HSTART8": "0",
         "FSYNC_HSTART9": "0",
         "FSYNC_VSTART0": "0",
         "FSYNC_VSTART1": "0",
         "FSYNC_VSTART10": "0",
         "FSYNC_VSTART11": "0",
         "FSYNC_VSTART12": "0",
         "FSYNC_VSTART13": "0",
         "FSYNC_VSTART14": "0",
         "FSYNC_VSTART15": "0",
         "FSYNC_VSTART2": "0",
         "FSYNC_VSTART3": "0",
         "FSYNC_VSTART4": "0",
         "FSYNC_VSTART5": "0",
         "FSYNC_VSTART6": "0",
         "FSYNC_VSTART7": "0",
         "FSYNC_VSTART8": "0",
         "FSYNC_VSTART9": "0",
         "GEN_ACHROMA_POLARITY": "High",
         "GEN_AVIDEO_POLARITY": "High",
         "GEN_CPARITY": "0",
         "GEN_F0_VBLANK_HEND": "640",
         "GEN_F0_VBLANK_HSTART": "640",
         "GEN_F0_VFRAME_SIZE": "750",
         "GEN_F0_VSYNC_HEND": "695",
         "GEN_F0_VSYNC_HSTART": "695",
         "GEN_F0_VSYNC_VEND": "729",
         "GEN_F0_VSYNC_VSTART": "724",
         "GEN_F1_VBLANK_HEND": "640",
         "GEN_F1_VBLANK_HSTART": "640",
         "GEN_F1_VFRAME_SIZE": "750",
         "GEN_F1_VSYNC_HEND": "695",
         "GEN_F1_VSYNC_HSTART": "695",
         "GEN_F1_VSYNC_VEND": "729",
         "GEN_F1_VSYNC_VSTART": "724",
         "GEN_FIELDID_EN": "false",
         "GEN_FIELDID_POLARITY": "High",
         "GEN_HACTIVE_SIZE": "1280",
         "GEN_HBLANK_POLARITY": "High",
         "GEN_HFRAME_SIZE": "1650",
         "GEN_HSYNC_END": "1430",
         "GEN_HSYNC_POLARITY": "High",
         "GEN_HSYNC_START": "1390",
         "GEN_INTERLACED": "false",
         "GEN_VACTIVE_SIZE": "720",
         "GEN_VBLANK_POLARITY": "High",
         "GEN_VIDEO_FORMAT": "RGB",
         "GEN_VSYNC_POLARITY": "High",
         "HAS_AXI4_LITE": "true",
         "HAS_INTC_IF": "true",
         "INTERLACE_EN": "false",
         "SYNC_EN": "false",
         "VIDEO_MODE": "720p",
         "active_chroma_detection": "false",
         "active_chroma_generation": "false",
         "active_video_detection": "true",
         "active_video_generation": "true",
         "auto_generation_mode": "false",
         "enable_detection": "true",
         "enable_generation": "false",
         "frame_syncs": "1",
         "horizontal_blank_detection": "false",
         "horizontal_blank_generation": "true",
         "horizontal_sync_detection": "true",
         "horizontal_sync_generation": "true",
         "max_clocks_per_line": "4096",
         "max_lines_per_frame": "2048",
         "vertical_blank_detection": "false",
         "vertical_blank_generation": "true",
         "vertical_sync_detection": "true",
         "vertical_sync_generation": "true"
        },
        "phys_addr": 1136852992,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:v_tc:6.2"
       },
       "video/hdmi_in/pixel_pack": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.video.pipeline.PixelPacker'>",
        "fullpath": "video/hdmi_in/pixel_pack",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_CONTROL_ADDR_WIDTH": "5",
         "C_S_AXI_CONTROL_BASEADDR": "0x43C40000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x43C4FFFF",
         "Component_Name": "base_pixel_pack_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "7",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 1136918528,
        "registers": {
         "alpha": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of alpha",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 24,
            "description": "Data signal of alpha"
           },
           "alpha": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Data signal of alpha"
           }
          },
          "size": 32
         },
         "mode": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of mode",
          "fields": {
           "mode": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of mode"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:pixel_pack:1.0"
       },
       "video/hdmi_out/color_convert": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.video.pipeline.ColorConverter'>",
        "fullpath": "video/hdmi_out/color_convert",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_CONTROL_ADDR_WIDTH": "7",
         "C_S_AXI_CONTROL_BASEADDR": "0x43C60000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x43C6FFFF",
         "Component_Name": "base_color_convert_1",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "1",
         "clk_period": "7",
         "combinational": "0",
         "latency": "5",
         "machine": "64"
        },
        "phys_addr": 1137049600,
        "registers": {
         "bias_0": {
          "access": "write-only",
          "address_offset": 88,
          "description": "Data signal of bias_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_0"
           },
           "bias_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_0"
           }
          },
          "size": 32
         },
         "bias_1": {
          "access": "write-only",
          "address_offset": 96,
          "description": "Data signal of bias_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_1"
           },
           "bias_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_1"
           }
          },
          "size": 32
         },
         "bias_2": {
          "access": "write-only",
          "address_offset": 104,
          "description": "Data signal of bias_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of bias_2"
           },
           "bias_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of bias_2"
           }
          },
          "size": 32
         },
         "c1_0": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of c1_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_0"
           },
           "c1_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_0"
           }
          },
          "size": 32
         },
         "c1_1": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of c1_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_1"
           },
           "c1_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_1"
           }
          },
          "size": 32
         },
         "c1_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of c1_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c1_2"
           },
           "c1_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c1_2"
           }
          },
          "size": 32
         },
         "c2_0": {
          "access": "write-only",
          "address_offset": 40,
          "description": "Data signal of c2_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_0"
           },
           "c2_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_0"
           }
          },
          "size": 32
         },
         "c2_1": {
          "access": "write-only",
          "address_offset": 48,
          "description": "Data signal of c2_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_1"
           },
           "c2_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_1"
           }
          },
          "size": 32
         },
         "c2_2": {
          "access": "write-only",
          "address_offset": 56,
          "description": "Data signal of c2_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c2_2"
           },
           "c2_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c2_2"
           }
          },
          "size": 32
         },
         "c3_0": {
          "access": "write-only",
          "address_offset": 64,
          "description": "Data signal of c3_0",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_0"
           },
           "c3_0": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_0"
           }
          },
          "size": 32
         },
         "c3_1": {
          "access": "write-only",
          "address_offset": 72,
          "description": "Data signal of c3_1",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_1"
           },
           "c3_1": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_1"
           }
          },
          "size": 32
         },
         "c3_2": {
          "access": "write-only",
          "address_offset": 80,
          "description": "Data signal of c3_2",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Data signal of c3_2"
           },
           "c3_2": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 10,
            "description": "Data signal of c3_2"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:color_convert:1.0"
       },
       "video/hdmi_out/frontend/axi_dynclk": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "video/hdmi_out/frontend/axi_dynclk",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s00_axi",
        "memtype": "REGISTER",
        "parameters": {
         "ADD_BUFMR": "false",
         "C_BASEADDR": "0x43C10000",
         "C_HIGHADDR": "0x43C1FFFF",
         "C_S00_AXI_ADDR_WIDTH": "5",
         "C_S00_AXI_DATA_WIDTH": "32",
         "Component_Name": "base_axi_dynclk_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136721920,
        "registers": {},
        "state": null,
        "type": "digilentinc.com:ip:axi_dynclk:1.0"
       },
       "video/hdmi_out/frontend/hdmi_out_hpd_video": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "video/hdmi_out/frontend/hdmi_out_hpd_video",
        "gpio": {},
        "interrupts": {
         "ip2intc_irpt": {
          "controller": "system_interrupts",
          "fullpath": "video/hdmi_out/frontend/hdmi_out_hpd_video/ip2intc_irpt",
          "index": 5
         }
        },
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x41230000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynq",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0x4123FFFF",
         "C_INTERRUPT_PRESENT": "1",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "base_hdmi_out_hpd_video_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "USE_BOARD_FLOW": "false"
        },
        "phys_addr": 1092812800,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Global_Interrupt_Enable register"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO Data register"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Channel-2 AXI GPIO 3-State Control register"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO Data register"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel-1 AXI GPIO 3-State Control register"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "video/hdmi_out/frontend/vtc_out": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "video/hdmi_out/frontend/vtc_out",
        "gpio": {},
        "interrupts": {
         "irq": {
          "controller": "system_interrupts",
          "fullpath": "video/hdmi_out/frontend/vtc_out/irq",
          "index": 2
         }
        },
        "mem_id": "ctrl",
        "memtype": "REGISTER",
        "parameters": {
         "C_BASEADDR": "0x43C20000",
         "C_DETECT_EN": "0",
         "C_DET_ACHROMA_EN": "0",
         "C_DET_AVIDEO_EN": "1",
         "C_DET_FIELDID_EN": "0",
         "C_DET_HBLANK_EN": "1",
         "C_DET_HSYNC_EN": "1",
         "C_DET_VBLANK_EN": "1",
         "C_DET_VSYNC_EN": "1",
         "C_FAMILY": "virtex7",
         "C_FSYNC_HSTART0": "0",
         "C_FSYNC_HSTART1": "0",
         "C_FSYNC_HSTART10": "0",
         "C_FSYNC_HSTART11": "0",
         "C_FSYNC_HSTART12": "0",
         "C_FSYNC_HSTART13": "0",
         "C_FSYNC_HSTART14": "0",
         "C_FSYNC_HSTART15": "0",
         "C_FSYNC_HSTART2": "0",
         "C_FSYNC_HSTART3": "0",
         "C_FSYNC_HSTART4": "0",
         "C_FSYNC_HSTART5": "0",
         "C_FSYNC_HSTART6": "0",
         "C_FSYNC_HSTART7": "0",
         "C_FSYNC_HSTART8": "0",
         "C_FSYNC_HSTART9": "0",
         "C_FSYNC_VSTART0": "0",
         "C_FSYNC_VSTART1": "0",
         "C_FSYNC_VSTART10": "0",
         "C_FSYNC_VSTART11": "0",
         "C_FSYNC_VSTART12": "0",
         "C_FSYNC_VSTART13": "0",
         "C_FSYNC_VSTART14": "0",
         "C_FSYNC_VSTART15": "0",
         "C_FSYNC_VSTART2": "0",
         "C_FSYNC_VSTART3": "0",
         "C_FSYNC_VSTART4": "0",
         "C_FSYNC_VSTART5": "0",
         "C_FSYNC_VSTART6": "0",
         "C_FSYNC_VSTART7": "0",
         "C_FSYNC_VSTART8": "0",
         "C_FSYNC_VSTART9": "0",
         "C_GENERATE_EN": "1",
         "C_GEN_ACHROMA_EN": "0",
         "C_GEN_ACHROMA_POLARITY": "1",
         "C_GEN_AUTO_SWITCH": "0",
         "C_GEN_AVIDEO_EN": "1",
         "C_GEN_AVIDEO_POLARITY": "1",
         "C_GEN_CPARITY": "0",
         "C_GEN_F0_VBLANK_HEND": "1280",
         "C_GEN_F0_VBLANK_HSTART": "1280",
         "C_GEN_F0_VFRAME_SIZE": "750",
         "C_GEN_F0_VSYNC_HEND": "1280",
         "C_GEN_F0_VSYNC_HSTART": "1280",
         "C_GEN_F0_VSYNC_VEND": "729",
         "C_GEN_F0_VSYNC_VSTART": "724",
         "C_GEN_F1_VBLANK_HEND": "1280",
         "C_GEN_F1_VBLANK_HSTART": "1280",
         "C_GEN_F1_VFRAME_SIZE": "750",
         "C_GEN_F1_VSYNC_HEND": "1280",
         "C_GEN_F1_VSYNC_HSTART": "1280",
         "C_GEN_F1_VSYNC_VEND": "729",
         "C_GEN_F1_VSYNC_VSTART": "724",
         "C_GEN_FIELDID_EN": "0",
         "C_GEN_FIELDID_POLARITY": "1",
         "C_GEN_HACTIVE_SIZE": "1280",
         "C_GEN_HBLANK_EN": "1",
         "C_GEN_HBLANK_POLARITY": "1",
         "C_GEN_HFRAME_SIZE": "1650",
         "C_GEN_HSYNC_EN": "1",
         "C_GEN_HSYNC_END": "1430",
         "C_GEN_HSYNC_POLARITY": "1",
         "C_GEN_HSYNC_START": "1390",
         "C_GEN_INTERLACED": "0",
         "C_GEN_VACTIVE_SIZE": "720",
         "C_GEN_VBLANK_EN": "1",
         "C_GEN_VBLANK_POLARITY": "1",
         "C_GEN_VIDEO_FORMAT": "2",
         "C_GEN_VSYNC_EN": "1",
         "C_GEN_VSYNC_POLARITY": "1",
         "C_HAS_AXI4_LITE": "1",
         "C_HAS_INTC_IF": "0",
         "C_HIGHADDR": "0x43C2FFFF",
         "C_INTERLACE_EN": "0",
         "C_MAX_LINES": "4096",
         "C_MAX_PIXELS": "4096",
         "C_NUM_FSYNCS": "1",
         "C_SYNC_EN": "0",
         "Component_Name": "base_vtc_out_0",
         "DET_FIELDID_EN": "false",
         "EDK_IPTYPE": "PERIPHERAL",
         "FSYNC_HSTART0": "0",
         "FSYNC_HSTART1": "0",
         "FSYNC_HSTART10": "0",
         "FSYNC_HSTART11": "0",
         "FSYNC_HSTART12": "0",
         "FSYNC_HSTART13": "0",
         "FSYNC_HSTART14": "0",
         "FSYNC_HSTART15": "0",
         "FSYNC_HSTART2": "0",
         "FSYNC_HSTART3": "0",
         "FSYNC_HSTART4": "0",
         "FSYNC_HSTART5": "0",
         "FSYNC_HSTART6": "0",
         "FSYNC_HSTART7": "0",
         "FSYNC_HSTART8": "0",
         "FSYNC_HSTART9": "0",
         "FSYNC_VSTART0": "0",
         "FSYNC_VSTART1": "0",
         "FSYNC_VSTART10": "0",
         "FSYNC_VSTART11": "0",
         "FSYNC_VSTART12": "0",
         "FSYNC_VSTART13": "0",
         "FSYNC_VSTART14": "0",
         "FSYNC_VSTART15": "0",
         "FSYNC_VSTART2": "0",
         "FSYNC_VSTART3": "0",
         "FSYNC_VSTART4": "0",
         "FSYNC_VSTART5": "0",
         "FSYNC_VSTART6": "0",
         "FSYNC_VSTART7": "0",
         "FSYNC_VSTART8": "0",
         "FSYNC_VSTART9": "0",
         "GEN_ACHROMA_POLARITY": "High",
         "GEN_AVIDEO_POLARITY": "High",
         "GEN_CPARITY": "0",
         "GEN_F0_VBLANK_HEND": "640",
         "GEN_F0_VBLANK_HSTART": "640",
         "GEN_F0_VFRAME_SIZE": "750",
         "GEN_F0_VSYNC_HEND": "695",
         "GEN_F0_VSYNC_HSTART": "640",
         "GEN_F0_VSYNC_VEND": "729",
         "GEN_F0_VSYNC_VSTART": "724",
         "GEN_F1_VBLANK_HEND": "640",
         "GEN_F1_VBLANK_HSTART": "640",
         "GEN_F1_VFRAME_SIZE": "750",
         "GEN_F1_VSYNC_HEND": "695",
         "GEN_F1_VSYNC_HSTART": "695",
         "GEN_F1_VSYNC_VEND": "729",
         "GEN_F1_VSYNC_VSTART": "724",
         "GEN_FIELDID_EN": "false",
         "GEN_FIELDID_POLARITY": "High",
         "GEN_HACTIVE_SIZE": "1280",
         "GEN_HBLANK_POLARITY": "High",
         "GEN_HFRAME_SIZE": "1650",
         "GEN_HSYNC_END": "1430",
         "GEN_HSYNC_POLARITY": "High",
         "GEN_HSYNC_START": "1390",
         "GEN_INTERLACED": "false",
         "GEN_VACTIVE_SIZE": "720",
         "GEN_VBLANK_POLARITY": "High",
         "GEN_VIDEO_FORMAT": "RGB",
         "GEN_VSYNC_POLARITY": "High",
         "HAS_AXI4_LITE": "true",
         "HAS_INTC_IF": "false",
         "INTERLACE_EN": "false",
         "SYNC_EN": "false",
         "VIDEO_MODE": "720p",
         "active_chroma_detection": "false",
         "active_chroma_generation": "false",
         "active_video_detection": "true",
         "active_video_generation": "true",
         "auto_generation_mode": "false",
         "enable_detection": "false",
         "enable_generation": "true",
         "frame_syncs": "1",
         "horizontal_blank_detection": "true",
         "horizontal_blank_generation": "true",
         "horizontal_sync_detection": "true",
         "horizontal_sync_generation": "true",
         "max_clocks_per_line": "4096",
         "max_lines_per_frame": "4096",
         "vertical_blank_detection": "true",
         "vertical_blank_generation": "true",
         "vertical_sync_detection": "true",
         "vertical_sync_generation": "true"
        },
        "phys_addr": 1136787456,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:v_tc:6.2"
       },
       "video/hdmi_out/pixel_unpack": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf34df58>",
        "driver": "<class 'pynq.lib.video.pipeline.PixelPacker'>",
        "fullpath": "video/hdmi_out/pixel_unpack",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_S_AXI_CONTROL_ADDR_WIDTH": "5",
         "C_S_AXI_CONTROL_BASEADDR": "0x43C70000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x43C7FFFF",
         "Component_Name": "base_pixel_unpack_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "7",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 1137115136,
        "registers": {
         "mode": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of mode",
          "fields": {
           "mode": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of mode"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:pixel_unpack:1.0"
       }
      },
      "text/plain": [
       "{'switches_gpio': {'fullpath': 'switches_gpio',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092616192,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 14,\n",
       "    'fullpath': 'switches_gpio/ip2intc_irpt'}},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '2',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '1',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_switches_gpio_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41200000',\n",
       "   'C_HIGHADDR': '0x4120FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 2,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 2,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 2,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'btns_gpio': {'fullpath': 'btns_gpio',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092681728,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 13,\n",
       "    'fullpath': 'btns_gpio/ip2intc_irpt'}},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '1',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '0',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '1',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_btns_gpio_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41210000',\n",
       "   'C_HIGHADDR': '0x4121FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 4,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 4,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'video/hdmi_in/frontend/axi_gpio_hdmiin': {'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092747264,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 4,\n",
       "    'fullpath': 'video/hdmi_in/frontend/axi_gpio_hdmiin/ip2intc_irpt'}},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_GPIO2_WIDTH': '1',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '1',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '1',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '1',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_axi_gpio_hdmiin_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41220000',\n",
       "   'C_HIGHADDR': '0x4122FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'video/hdmi_out/frontend/hdmi_out_hpd_video': {'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092812800,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 5,\n",
       "    'fullpath': 'video/hdmi_out/frontend/hdmi_out_hpd_video/ip2intc_irpt'}},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '1',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_hdmi_out_hpd_video_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41230000',\n",
       "   'C_HIGHADDR': '0x4123FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'rgbleds_gpio': {'fullpath': 'rgbleds_gpio',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092878336,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '6',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_rgbleds_gpio_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41240000',\n",
       "   'C_HIGHADDR': '0x4124FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 6,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 6,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 6,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 6,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'leds_gpio': {'fullpath': 'leds_gpio',\n",
       "  'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1092943872,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'ip2intc_irpt': {'controller': 'system_interrupts',\n",
       "    'index': 8,\n",
       "    'fullpath': 'leds_gpio/ip2intc_irpt'}},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '4',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '1',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'base_leds_gpio_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x41250000',\n",
       "   'C_HIGHADDR': '0x4125FFFF'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 4,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 4,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO Data register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "      'access': 'read-write'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global_Interrupt_Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO},\n",
       " 'system_interrupts': {'fullpath': 'system_interrupts',\n",
       "  'type': 'xilinx.com:ip:axi_intc:4.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1098907648,\n",
       "  'mem_id': 's_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynq',\n",
       "   'C_INSTANCE': 'base_system_interrupts_0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_NUM_INTR_INPUTS': '15',\n",
       "   'C_NUM_SW_INTR': '0',\n",
       "   'C_KIND_OF_INTR': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_EDGE': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_LVL': '0xFFFFFFFF',\n",
       "   'C_ASYNC_INTR': '0xFFFF9EFF',\n",
       "   'C_NUM_SYNC_FF': '2',\n",
       "   'C_ADDR_WIDTH': '32',\n",
       "   'C_IVAR_RESET_VALUE': '0x0000000000000010',\n",
       "   'C_ENABLE_ASYNC': '0',\n",
       "   'C_HAS_IPR': '1',\n",
       "   'C_HAS_SIE': '1',\n",
       "   'C_HAS_CIE': '1',\n",
       "   'C_HAS_IVR': '1',\n",
       "   'C_HAS_ILR': '0',\n",
       "   'C_IRQ_IS_LEVEL': '1',\n",
       "   'C_IRQ_ACTIVE': '0x1',\n",
       "   'C_DISABLE_SYNCHRONIZERS': '0',\n",
       "   'C_MB_CLK_NOT_CONNECTED': '1',\n",
       "   'C_HAS_FAST': '0',\n",
       "   'C_EN_CASCADE_MODE': '0',\n",
       "   'C_CASCADE_MASTER': '0',\n",
       "   'Component_Name': 'base_system_interrupts_0',\n",
       "   'Sense_of_IRQ_Level_Type': 'Active_High',\n",
       "   'Sense_of_IRQ_Edge_Type': 'Rising',\n",
       "   'C_S_AXI_ACLK_FREQ_MHZ': '100.0',\n",
       "   'C_PROCESSOR_CLK_FREQ_MHZ': '100.0',\n",
       "   'C_IRQ_CONNECTION': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'INTR_CTRL',\n",
       "   'C_BASEADDR': '0x41800000',\n",
       "   'C_HIGHADDR': '0x4180FFFF'},\n",
       "  'registers': {'ISR': {'address_offset': 0,\n",
       "    'size': 15,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Interrupt Status Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IPR': {'address_offset': 4,\n",
       "    'size': 15,\n",
       "    'access': 'read-only',\n",
       "    'description': 'Interrupt Pending Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Interrupt Pending Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IER': {'address_offset': 8,\n",
       "    'size': 15,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Interrupt Enable Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IAR': {'address_offset': 12,\n",
       "    'size': 15,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Interrupt Acknowledge Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Interrupt Acknowledge Register',\n",
       "      'access': 'write-only'}}},\n",
       "   'SIE': {'address_offset': 16,\n",
       "    'size': 15,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Set Interrupt Enables',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Set Interrupt Enables',\n",
       "      'access': 'read-write'}}},\n",
       "   'CIE': {'address_offset': 20,\n",
       "    'size': 15,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Clear Interrupt Enables',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Clear Interrupt Enables',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVR': {'address_offset': 24,\n",
       "    'size': 5,\n",
       "    'access': 'read-only',\n",
       "    'description': 'Interrupt Vector Register',\n",
       "    'fields': {'IVN': {'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Vector Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MER': {'address_offset': 28,\n",
       "    'size': 2,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Master Enable Register',\n",
       "    'fields': {'ME': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'HIE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IMR': {'address_offset': 32,\n",
       "    'size': 15,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Mode Register',\n",
       "    'fields': {'INT': {'bit_offset': 0,\n",
       "      'bit_width': 15,\n",
       "      'description': 'Interrupt Mode Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'ILR': {'address_offset': 36,\n",
       "    'size': 5,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Level Register',\n",
       "    'fields': {'ILN': {'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Level Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[0]': {'address_offset': 256,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[1]': {'address_offset': 260,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[2]': {'address_offset': 264,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[3]': {'address_offset': 268,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[4]': {'address_offset': 272,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[5]': {'address_offset': 276,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[6]': {'address_offset': 280,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[7]': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[8]': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[9]': {'address_offset': 292,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[10]': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[11]': {'address_offset': 300,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[12]': {'address_offset': 304,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[13]': {'address_offset': 308,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[14]': {'address_offset': 312,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[15]': {'address_offset': 316,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[16]': {'address_offset': 320,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[17]': {'address_offset': 324,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[18]': {'address_offset': 328,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[19]': {'address_offset': 332,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[20]': {'address_offset': 336,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[21]': {'address_offset': 340,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[22]': {'address_offset': 344,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[23]': {'address_offset': 348,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[24]': {'address_offset': 352,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[25]': {'address_offset': 356,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[26]': {'address_offset': 360,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[27]': {'address_offset': 364,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[28]': {'address_offset': 368,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[29]': {'address_offset': 372,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[30]': {'address_offset': 376,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVAR[31]': {'address_offset': 380,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[0]': {'address_offset': 512,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[1]': {'address_offset': 520,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[2]': {'address_offset': 528,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[3]': {'address_offset': 536,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[4]': {'address_offset': 544,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[5]': {'address_offset': 552,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[6]': {'address_offset': 560,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[7]': {'address_offset': 568,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[8]': {'address_offset': 576,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[9]': {'address_offset': 584,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[10]': {'address_offset': 592,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[11]': {'address_offset': 600,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[12]': {'address_offset': 608,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[13]': {'address_offset': 616,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[14]': {'address_offset': 624,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[15]': {'address_offset': 632,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[16]': {'address_offset': 640,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[17]': {'address_offset': 648,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[18]': {'address_offset': 656,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[19]': {'address_offset': 664,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[20]': {'address_offset': 672,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[21]': {'address_offset': 680,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[22]': {'address_offset': 688,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[23]': {'address_offset': 696,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[24]': {'address_offset': 704,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[25]': {'address_offset': 712,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[26]': {'address_offset': 720,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[27]': {'address_offset': 728,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[28]': {'address_offset': 736,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[29]': {'address_offset': 744,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[30]': {'address_offset': 752,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30',\n",
       "      'access': 'read-write'}}},\n",
       "   'IVEAR[31]': {'address_offset': 760,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'video/axi_vdma': {'fullpath': 'video/axi_vdma',\n",
       "  'type': 'xilinx.com:ip:axi_vdma:6.3',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1124073472,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 0,\n",
       "    'fullpath': 'video/axi_vdma/s2mm_introut'},\n",
       "   'mm2s_introut': {'controller': 'system_interrupts',\n",
       "    'index': 1,\n",
       "    'fullpath': 'video/axi_vdma/mm2s_introut'}},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_VIDPRMTR_READS': '1',\n",
       "   'C_DYNAMIC_RESOLUTION': '1',\n",
       "   'C_NUM_FSTORES': '4',\n",
       "   'C_USE_FSYNC': '1',\n",
       "   'C_USE_MM2S_FSYNC': '0',\n",
       "   'C_USE_S2MM_FSYNC': '2',\n",
       "   'C_FLUSH_ON_FSYNC': '1',\n",
       "   'C_INCLUDE_INTERNAL_GENLOCK': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_MM2S_GENLOCK_MODE': '1',\n",
       "   'C_MM2S_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_MM2S_GENLOCK_REPEAT_EN': '0',\n",
       "   'C_MM2S_SOF_ENABLE': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '0',\n",
       "   'C_MM2S_LINEBUFFER_DEPTH': '512',\n",
       "   'C_MM2S_LINEBUFFER_THRESH': '4',\n",
       "   'C_MM2S_MAX_BURST_LENGTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TUSER_BITS': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_S2MM_GENLOCK_MODE': '0',\n",
       "   'C_S2MM_GENLOCK_NUM_MASTERS': '1',\n",
       "   'C_S2MM_GENLOCK_REPEAT_EN': '1',\n",
       "   'C_S2MM_SOF_ENABLE': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_LINEBUFFER_DEPTH': '4096',\n",
       "   'C_S2MM_LINEBUFFER_THRESH': '4',\n",
       "   'C_S2MM_MAX_BURST_LENGTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TUSER_BITS': '1',\n",
       "   'C_ENABLE_DEBUG_ALL': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_0': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_1': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_2': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_3': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_4': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_5': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_6': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_7': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_8': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_9': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_10': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_11': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_12': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_13': '0',\n",
       "   'C_ENABLE_DEBUG_INFO_14': '1',\n",
       "   'C_ENABLE_DEBUG_INFO_15': '1',\n",
       "   'C_INSTANCE': 'axi_vdma',\n",
       "   'C_SELECT_XPM': '0',\n",
       "   'C_ENABLE_VERT_FLIP': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'base_axi_vdma_0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_mm2s_sf': '0',\n",
       "   'c_enable_vidprmtr_reads': '1',\n",
       "   'c_num_fstores': '4',\n",
       "   'c_use_fsync': '1',\n",
       "   'c_use_mm2s_fsync': '0',\n",
       "   'c_use_s2mm_fsync': '2',\n",
       "   'c_mm2s_sof_enable': '1',\n",
       "   'c_s2mm_sof_enable': '1',\n",
       "   'c_include_internal_genlock': '1',\n",
       "   'c_mm2s_genlock_mode': '1',\n",
       "   'c_mm2s_genlock_num_masters': '1',\n",
       "   'c_s2mm_genlock_mode': '0',\n",
       "   'c_s2mm_genlock_num_masters': '1',\n",
       "   'c_mm2s_linebuffer_depth': '512',\n",
       "   'c_mm2s_linebuffer_thresh': '4',\n",
       "   'c_s2mm_linebuffer_depth': '4096',\n",
       "   'c_s2mm_linebuffer_thresh': '4',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_mm2s_max_burst_length': '32',\n",
       "   'c_include_sg': '0',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_dynamic_resolution': '1',\n",
       "   'c_s2mm_max_burst_length': '32',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_enable_all': '0',\n",
       "   'c_enable_mm2s_rst_out': '0',\n",
       "   'c_enable_mm2s_buf_empty': '0',\n",
       "   'c_enable_mm2s_param_updt': '0',\n",
       "   'c_enable_mm2s_fsync_out': '0',\n",
       "   'c_enable_tstvec': '0',\n",
       "   'c_enable_mm2s_frmstr_reg': '0',\n",
       "   'c_enable_mm2s_delay_counter': '1',\n",
       "   'c_enable_mm2s_frm_counter': '1',\n",
       "   'c_enable_s2mm_rst_out': '0',\n",
       "   'c_enable_s2mm_buf_full': '0',\n",
       "   'c_enable_s2mm_param_updt': '0',\n",
       "   'c_enable_s2mm_fsync_out': '0',\n",
       "   'c_enable_s2mm_sts_reg': '0',\n",
       "   'c_enable_s2mm_frmstr_reg': '0',\n",
       "   'c_enable_s2mm_delay_counter': '1',\n",
       "   'c_enable_s2mm_frm_counter': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_flush_on_fsync': '1',\n",
       "   'c_s2mm_genlock_repeat_en': '1',\n",
       "   'c_mm2s_genlock_repeat_en': '0',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_enable_vert_flip': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43000000',\n",
       "   'C_HIGHADDR': '0x4300FFFF'},\n",
       "  'registers': {'MM2S_VDMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S VDMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Circular_Park': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'GenlockEn': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrameCntEn': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'GenlockSrc': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'RdPntrNum': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrmCnt_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'DlyCnt_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Repeat_En': {'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQFrameCount': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelayCount': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_VDMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S VDMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'VDMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'VDMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'VDMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SOFEarlyErr': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrmCnt_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'DlyCnt_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQFrameCntSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelayCntSts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S VDMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_REG_INDEX': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Register Index',\n",
       "    'fields': {'MM2S_Reg_Index': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S Register Index',\n",
       "      'access': 'read-write'}}},\n",
       "   'PARK_PTR_REG': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Park Pointer Register',\n",
       "    'fields': {'RdFrmPtrRef': {'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register',\n",
       "      'access': 'read-only'},\n",
       "     'WrFrmPtrRef': {'bit_offset': 8,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register',\n",
       "      'access': 'read-only'},\n",
       "     'RdFrmStore': {'bit_offset': 16,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register',\n",
       "      'access': 'read-only'},\n",
       "     'WrFrmStore': {'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Park Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'VDMA_VERSION': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'AXI VDMA Version Register',\n",
       "    'fields': {'Xilinx_Internal': {'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'AXI VDMA Version Register',\n",
       "      'access': 'read-only'},\n",
       "     'Minor_Version': {'bit_offset': 20,\n",
       "      'bit_width': 8,\n",
       "      'description': 'AXI VDMA Version Register',\n",
       "      'access': 'read-only'},\n",
       "     'Major_Version': {'bit_offset': 28,\n",
       "      'bit_width': 4,\n",
       "      'description': 'AXI VDMA Version Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_VDMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM VDMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Circular_Park': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'GenlockEn': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrameCntEn': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'GenlockSrc': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'RdPntrNum': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrmCnt_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'DlyCnt_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Repeat_En': {'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQFrameCount': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelayCount': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_VDMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM VDMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'VDMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'VDMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'VDMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SOFEarlyErr': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'EOLEarlyErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'SOFLateErr': {'bit_offset': 11,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'FrmCnt_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'DlyCnt_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'EOLLateErr': {'bit_offset': 15,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQFrameCntSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelayCntSts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM VDMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_VDMA_IRQ_MASK': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Error Interrupt Mask Register',\n",
       "    'fields': {'IRQMaskSOFEarlyErr': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQMaskEOLEarlyErr': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQMaskSOFLateErr': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQMaskEOLLateErr': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Error Interrupt Mask Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_REG_INDEX': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Register Index',\n",
       "    'fields': {'S2MM_Reg_Index': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM Register Index',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_VSIZE': {'address_offset': 80,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'MM2S Vertical Size',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_HSIZE': {'address_offset': 84,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Horizontal Size',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_FRMDLY_STRIDE': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Frame Delay and Stride',\n",
       "    'fields': {'Stride': {'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'MM2S Frame Delay and Stride',\n",
       "      'access': 'read-write'},\n",
       "     'Frame_Delay': {'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'MM2S Frame Delay and Stride',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA1': {'address_offset': 92,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 1',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA2': {'address_offset': 96,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 2',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA3': {'address_offset': 100,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 3',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA4': {'address_offset': 104,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 4',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA5': {'address_offset': 108,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 5',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA6': {'address_offset': 112,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 6',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA7': {'address_offset': 116,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 7',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA8': {'address_offset': 120,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 8',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA9': {'address_offset': 124,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 9',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA10': {'address_offset': 128,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 10',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA11': {'address_offset': 132,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 11',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA12': {'address_offset': 136,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 12',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA13': {'address_offset': 140,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 13',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA14': {'address_offset': 144,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 14',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA15': {'address_offset': 148,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 15',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA16': {'address_offset': 152,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Start Address Register 16',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_VSIZE': {'address_offset': 160,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Vertical Size',\n",
       "    'fields': {'Vertical_Size': {'bit_offset': 0,\n",
       "      'bit_width': 13,\n",
       "      'description': 'S2MM Vertical Size',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_HSIZE': {'address_offset': 164,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Horizontal Size',\n",
       "    'fields': {'Horizontal_Size': {'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Horizontal Size',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_FRMDLY_STRIDE': {'address_offset': 168,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Frame Delay and Stride',\n",
       "    'fields': {'Stride': {'bit_offset': 0,\n",
       "      'bit_width': 16,\n",
       "      'description': 'S2MM Frame Delay and Stride',\n",
       "      'access': 'read-write'},\n",
       "     'Frame_Delay': {'bit_offset': 24,\n",
       "      'bit_width': 5,\n",
       "      'description': 'S2MM Frame Delay and Stride',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA1': {'address_offset': 172,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 1',\n",
       "    'fields': {'Start_Address1': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 1',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA2': {'address_offset': 176,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 2',\n",
       "    'fields': {'Start_Address2': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 2',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA3': {'address_offset': 180,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 3',\n",
       "    'fields': {'Start_Address3': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 3',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA4': {'address_offset': 184,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 4',\n",
       "    'fields': {'Start_Address4': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 4',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA5': {'address_offset': 188,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 5',\n",
       "    'fields': {'Start_Address5': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 5',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA6': {'address_offset': 192,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 6',\n",
       "    'fields': {'Start_Address6': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 6',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA7': {'address_offset': 196,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 7',\n",
       "    'fields': {'Start_Address7': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 7',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA8': {'address_offset': 200,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 8',\n",
       "    'fields': {'Start_Address8': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 8',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA9': {'address_offset': 204,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 9',\n",
       "    'fields': {'Start_Address9': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 9',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA10': {'address_offset': 208,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 10',\n",
       "    'fields': {'Start_Address10': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 10',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA11': {'address_offset': 212,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 11',\n",
       "    'fields': {'Start_Address11': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 11',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA12': {'address_offset': 216,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 12',\n",
       "    'fields': {'Start_Address12': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 12',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA13': {'address_offset': 220,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 13',\n",
       "    'fields': {'Start_Address13': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 13',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA14': {'address_offset': 224,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 14',\n",
       "    'fields': {'Start_Address14': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 14',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA15': {'address_offset': 228,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 15',\n",
       "    'fields': {'Start_Address15': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 15',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_SA16': {'address_offset': 232,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Start Address Register 16',\n",
       "    'fields': {'Start_Address16': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Start Address Register 16',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.video.dma.AxiVDMA},\n",
       " 'audio_codec_ctrl_0': {'fullpath': 'audio_codec_ctrl_0',\n",
       "  'type': 'xilinx.com:user:audio_codec_ctrl:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136656384,\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_MIN_SIZE': '0x000001FF',\n",
       "   'C_USE_WSTRB': '0',\n",
       "   'C_DPHASE_TIMEOUT': '8',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_NUM_REG': '1',\n",
       "   'C_NUM_MEM': '1',\n",
       "   'C_SLV_AWIDTH': '32',\n",
       "   'C_SLV_DWIDTH': '32',\n",
       "   'C_CODEC_ADDRESS': '\"11\"',\n",
       "   'Component_Name': 'base_audio_codec_ctrl_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43C00000',\n",
       "   'C_HIGHADDR': '0x43C0FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.audio.AudioADAU1761},\n",
       " 'video/hdmi_out/frontend/axi_dynclk': {'fullpath': 'video/hdmi_out/frontend/axi_dynclk',\n",
       "  'type': 'digilentinc.com:ip:axi_dynclk:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136721920,\n",
       "  'mem_id': 's00_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S00_AXI_DATA_WIDTH': '32',\n",
       "   'C_S00_AXI_ADDR_WIDTH': '5',\n",
       "   'ADD_BUFMR': 'false',\n",
       "   'Component_Name': 'base_axi_dynclk_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43C10000',\n",
       "   'C_HIGHADDR': '0x43C1FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'video/hdmi_out/frontend/vtc_out': {'fullpath': 'video/hdmi_out/frontend/vtc_out',\n",
       "  'type': 'xilinx.com:ip:v_tc:6.2',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136787456,\n",
       "  'mem_id': 'ctrl',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'irq': {'controller': 'system_interrupts',\n",
       "    'index': 2,\n",
       "    'fullpath': 'video/hdmi_out/frontend/vtc_out/irq'}},\n",
       "  'parameters': {'C_HAS_AXI4_LITE': '1',\n",
       "   'C_HAS_INTC_IF': '0',\n",
       "   'C_GEN_INTERLACED': '0',\n",
       "   'C_GEN_HACTIVE_SIZE': '1280',\n",
       "   'C_GEN_VACTIVE_SIZE': '720',\n",
       "   'C_GEN_CPARITY': '0',\n",
       "   'C_GEN_FIELDID_POLARITY': '1',\n",
       "   'C_GEN_VBLANK_POLARITY': '1',\n",
       "   'C_GEN_HBLANK_POLARITY': '1',\n",
       "   'C_GEN_VSYNC_POLARITY': '1',\n",
       "   'C_GEN_HSYNC_POLARITY': '1',\n",
       "   'C_GEN_AVIDEO_POLARITY': '1',\n",
       "   'C_GEN_ACHROMA_POLARITY': '1',\n",
       "   'C_GEN_VIDEO_FORMAT': '2',\n",
       "   'C_GEN_HFRAME_SIZE': '1650',\n",
       "   'C_GEN_F0_VFRAME_SIZE': '750',\n",
       "   'C_GEN_F1_VFRAME_SIZE': '750',\n",
       "   'C_GEN_HSYNC_START': '1390',\n",
       "   'C_GEN_HSYNC_END': '1430',\n",
       "   'C_GEN_F0_VBLANK_HSTART': '1280',\n",
       "   'C_GEN_F0_VBLANK_HEND': '1280',\n",
       "   'C_GEN_F0_VSYNC_VSTART': '724',\n",
       "   'C_GEN_F0_VSYNC_VEND': '729',\n",
       "   'C_GEN_F0_VSYNC_HSTART': '1280',\n",
       "   'C_GEN_F0_VSYNC_HEND': '1280',\n",
       "   'C_GEN_F1_VBLANK_HSTART': '1280',\n",
       "   'C_GEN_F1_VBLANK_HEND': '1280',\n",
       "   'C_GEN_F1_VSYNC_VSTART': '724',\n",
       "   'C_GEN_F1_VSYNC_VEND': '729',\n",
       "   'C_GEN_F1_VSYNC_HSTART': '1280',\n",
       "   'C_GEN_F1_VSYNC_HEND': '1280',\n",
       "   'C_FSYNC_HSTART0': '0',\n",
       "   'C_FSYNC_VSTART0': '0',\n",
       "   'C_FSYNC_HSTART1': '0',\n",
       "   'C_FSYNC_VSTART1': '0',\n",
       "   'C_FSYNC_HSTART2': '0',\n",
       "   'C_FSYNC_VSTART2': '0',\n",
       "   'C_FSYNC_HSTART3': '0',\n",
       "   'C_FSYNC_VSTART3': '0',\n",
       "   'C_FSYNC_HSTART4': '0',\n",
       "   'C_FSYNC_VSTART4': '0',\n",
       "   'C_FSYNC_HSTART5': '0',\n",
       "   'C_FSYNC_VSTART5': '0',\n",
       "   'C_FSYNC_HSTART6': '0',\n",
       "   'C_FSYNC_VSTART6': '0',\n",
       "   'C_FSYNC_HSTART7': '0',\n",
       "   'C_FSYNC_VSTART7': '0',\n",
       "   'C_FSYNC_HSTART8': '0',\n",
       "   'C_FSYNC_VSTART8': '0',\n",
       "   'C_FSYNC_HSTART9': '0',\n",
       "   'C_FSYNC_VSTART9': '0',\n",
       "   'C_FSYNC_HSTART10': '0',\n",
       "   'C_FSYNC_VSTART10': '0',\n",
       "   'C_FSYNC_HSTART11': '0',\n",
       "   'C_FSYNC_VSTART11': '0',\n",
       "   'C_FSYNC_HSTART12': '0',\n",
       "   'C_FSYNC_VSTART12': '0',\n",
       "   'C_FSYNC_HSTART13': '0',\n",
       "   'C_FSYNC_VSTART13': '0',\n",
       "   'C_FSYNC_HSTART14': '0',\n",
       "   'C_FSYNC_VSTART14': '0',\n",
       "   'C_FSYNC_HSTART15': '0',\n",
       "   'C_FSYNC_VSTART15': '0',\n",
       "   'C_MAX_PIXELS': '4096',\n",
       "   'C_MAX_LINES': '4096',\n",
       "   'C_NUM_FSYNCS': '1',\n",
       "   'C_INTERLACE_EN': '0',\n",
       "   'C_GEN_AUTO_SWITCH': '0',\n",
       "   'C_DETECT_EN': '0',\n",
       "   'C_SYNC_EN': '0',\n",
       "   'C_GENERATE_EN': '1',\n",
       "   'C_DET_HSYNC_EN': '1',\n",
       "   'C_DET_VSYNC_EN': '1',\n",
       "   'C_DET_HBLANK_EN': '1',\n",
       "   'C_DET_VBLANK_EN': '1',\n",
       "   'C_DET_AVIDEO_EN': '1',\n",
       "   'C_DET_ACHROMA_EN': '0',\n",
       "   'C_GEN_HSYNC_EN': '1',\n",
       "   'C_GEN_VSYNC_EN': '1',\n",
       "   'C_GEN_HBLANK_EN': '1',\n",
       "   'C_GEN_VBLANK_EN': '1',\n",
       "   'C_GEN_AVIDEO_EN': '1',\n",
       "   'C_GEN_ACHROMA_EN': '0',\n",
       "   'C_GEN_FIELDID_EN': '0',\n",
       "   'C_DET_FIELDID_EN': '0',\n",
       "   'Component_Name': 'base_vtc_out_0',\n",
       "   'C_FAMILY': 'virtex7',\n",
       "   'HAS_AXI4_LITE': 'true',\n",
       "   'HAS_INTC_IF': 'false',\n",
       "   'INTERLACE_EN': 'false',\n",
       "   'SYNC_EN': 'false',\n",
       "   'max_clocks_per_line': '4096',\n",
       "   'max_lines_per_frame': '4096',\n",
       "   'VIDEO_MODE': '720p',\n",
       "   'FSYNC_HSTART0': '0',\n",
       "   'FSYNC_VSTART0': '0',\n",
       "   'FSYNC_HSTART1': '0',\n",
       "   'FSYNC_VSTART1': '0',\n",
       "   'FSYNC_HSTART2': '0',\n",
       "   'FSYNC_VSTART2': '0',\n",
       "   'FSYNC_HSTART3': '0',\n",
       "   'FSYNC_VSTART3': '0',\n",
       "   'FSYNC_HSTART4': '0',\n",
       "   'FSYNC_VSTART4': '0',\n",
       "   'FSYNC_HSTART5': '0',\n",
       "   'FSYNC_VSTART5': '0',\n",
       "   'FSYNC_HSTART6': '0',\n",
       "   'FSYNC_VSTART6': '0',\n",
       "   'FSYNC_HSTART7': '0',\n",
       "   'FSYNC_VSTART7': '0',\n",
       "   'FSYNC_HSTART8': '0',\n",
       "   'FSYNC_VSTART8': '0',\n",
       "   'FSYNC_HSTART9': '0',\n",
       "   'FSYNC_VSTART9': '0',\n",
       "   'FSYNC_HSTART10': '0',\n",
       "   'FSYNC_VSTART10': '0',\n",
       "   'FSYNC_HSTART11': '0',\n",
       "   'FSYNC_VSTART11': '0',\n",
       "   'FSYNC_HSTART12': '0',\n",
       "   'FSYNC_VSTART12': '0',\n",
       "   'FSYNC_HSTART13': '0',\n",
       "   'FSYNC_VSTART13': '0',\n",
       "   'FSYNC_HSTART14': '0',\n",
       "   'FSYNC_VSTART14': '0',\n",
       "   'FSYNC_HSTART15': '0',\n",
       "   'FSYNC_VSTART15': '0',\n",
       "   'GEN_F0_VSYNC_VSTART': '724',\n",
       "   'GEN_F1_VSYNC_VSTART': '724',\n",
       "   'GEN_HACTIVE_SIZE': '1280',\n",
       "   'GEN_HSYNC_END': '1430',\n",
       "   'GEN_HFRAME_SIZE': '1650',\n",
       "   'GEN_F0_VSYNC_HSTART': '640',\n",
       "   'GEN_F1_VSYNC_HSTART': '695',\n",
       "   'GEN_F0_VSYNC_HEND': '695',\n",
       "   'GEN_F1_VSYNC_HEND': '695',\n",
       "   'GEN_F0_VFRAME_SIZE': '750',\n",
       "   'GEN_F1_VFRAME_SIZE': '750',\n",
       "   'GEN_F0_VSYNC_VEND': '729',\n",
       "   'GEN_F1_VSYNC_VEND': '729',\n",
       "   'GEN_F0_VBLANK_HEND': '640',\n",
       "   'GEN_F1_VBLANK_HEND': '640',\n",
       "   'GEN_HSYNC_START': '1390',\n",
       "   'GEN_VACTIVE_SIZE': '720',\n",
       "   'GEN_F0_VBLANK_HSTART': '640',\n",
       "   'GEN_F1_VBLANK_HSTART': '640',\n",
       "   'GEN_ACHROMA_POLARITY': 'High',\n",
       "   'GEN_HSYNC_POLARITY': 'High',\n",
       "   'GEN_VSYNC_POLARITY': 'High',\n",
       "   'GEN_HBLANK_POLARITY': 'High',\n",
       "   'GEN_AVIDEO_POLARITY': 'High',\n",
       "   'GEN_VBLANK_POLARITY': 'High',\n",
       "   'GEN_FIELDID_POLARITY': 'High',\n",
       "   'GEN_INTERLACED': 'false',\n",
       "   'GEN_CPARITY': '0',\n",
       "   'GEN_VIDEO_FORMAT': 'RGB',\n",
       "   'horizontal_sync_generation': 'true',\n",
       "   'enable_detection': 'false',\n",
       "   'vertical_blank_generation': 'true',\n",
       "   'GEN_FIELDID_EN': 'false',\n",
       "   'horizontal_blank_detection': 'true',\n",
       "   'active_chroma_detection': 'false',\n",
       "   'horizontal_sync_detection': 'true',\n",
       "   'enable_generation': 'true',\n",
       "   'auto_generation_mode': 'false',\n",
       "   'vertical_sync_generation': 'true',\n",
       "   'active_chroma_generation': 'false',\n",
       "   'DET_FIELDID_EN': 'false',\n",
       "   'vertical_blank_detection': 'true',\n",
       "   'active_video_generation': 'true',\n",
       "   'vertical_sync_detection': 'true',\n",
       "   'horizontal_blank_generation': 'true',\n",
       "   'active_video_detection': 'true',\n",
       "   'frame_syncs': '1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43C20000',\n",
       "   'C_HIGHADDR': '0x43C2FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'video/hdmi_in/frontend/vtc_in': {'fullpath': 'video/hdmi_in/frontend/vtc_in',\n",
       "  'type': 'xilinx.com:ip:v_tc:6.2',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136852992,\n",
       "  'mem_id': 'ctrl',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'irq': {'controller': 'system_interrupts',\n",
       "    'index': 3,\n",
       "    'fullpath': 'video/hdmi_in/frontend/vtc_in/irq'}},\n",
       "  'parameters': {'C_HAS_AXI4_LITE': '1',\n",
       "   'C_HAS_INTC_IF': '1',\n",
       "   'C_GEN_INTERLACED': '0',\n",
       "   'C_GEN_HACTIVE_SIZE': '1280',\n",
       "   'C_GEN_VACTIVE_SIZE': '720',\n",
       "   'C_GEN_CPARITY': '0',\n",
       "   'C_GEN_FIELDID_POLARITY': '1',\n",
       "   'C_GEN_VBLANK_POLARITY': '1',\n",
       "   'C_GEN_HBLANK_POLARITY': '1',\n",
       "   'C_GEN_VSYNC_POLARITY': '1',\n",
       "   'C_GEN_HSYNC_POLARITY': '1',\n",
       "   'C_GEN_AVIDEO_POLARITY': '1',\n",
       "   'C_GEN_ACHROMA_POLARITY': '1',\n",
       "   'C_GEN_VIDEO_FORMAT': '2',\n",
       "   'C_GEN_HFRAME_SIZE': '1650',\n",
       "   'C_GEN_F0_VFRAME_SIZE': '750',\n",
       "   'C_GEN_F1_VFRAME_SIZE': '750',\n",
       "   'C_GEN_HSYNC_START': '1390',\n",
       "   'C_GEN_HSYNC_END': '1430',\n",
       "   'C_GEN_F0_VBLANK_HSTART': '640',\n",
       "   'C_GEN_F0_VBLANK_HEND': '640',\n",
       "   'C_GEN_F0_VSYNC_VSTART': '724',\n",
       "   'C_GEN_F0_VSYNC_VEND': '729',\n",
       "   'C_GEN_F0_VSYNC_HSTART': '695',\n",
       "   'C_GEN_F0_VSYNC_HEND': '695',\n",
       "   'C_GEN_F1_VBLANK_HSTART': '640',\n",
       "   'C_GEN_F1_VBLANK_HEND': '640',\n",
       "   'C_GEN_F1_VSYNC_VSTART': '724',\n",
       "   'C_GEN_F1_VSYNC_VEND': '729',\n",
       "   'C_GEN_F1_VSYNC_HSTART': '695',\n",
       "   'C_GEN_F1_VSYNC_HEND': '695',\n",
       "   'C_FSYNC_HSTART0': '0',\n",
       "   'C_FSYNC_VSTART0': '0',\n",
       "   'C_FSYNC_HSTART1': '0',\n",
       "   'C_FSYNC_VSTART1': '0',\n",
       "   'C_FSYNC_HSTART2': '0',\n",
       "   'C_FSYNC_VSTART2': '0',\n",
       "   'C_FSYNC_HSTART3': '0',\n",
       "   'C_FSYNC_VSTART3': '0',\n",
       "   'C_FSYNC_HSTART4': '0',\n",
       "   'C_FSYNC_VSTART4': '0',\n",
       "   'C_FSYNC_HSTART5': '0',\n",
       "   'C_FSYNC_VSTART5': '0',\n",
       "   'C_FSYNC_HSTART6': '0',\n",
       "   'C_FSYNC_VSTART6': '0',\n",
       "   'C_FSYNC_HSTART7': '0',\n",
       "   'C_FSYNC_VSTART7': '0',\n",
       "   'C_FSYNC_HSTART8': '0',\n",
       "   'C_FSYNC_VSTART8': '0',\n",
       "   'C_FSYNC_HSTART9': '0',\n",
       "   'C_FSYNC_VSTART9': '0',\n",
       "   'C_FSYNC_HSTART10': '0',\n",
       "   'C_FSYNC_VSTART10': '0',\n",
       "   'C_FSYNC_HSTART11': '0',\n",
       "   'C_FSYNC_VSTART11': '0',\n",
       "   'C_FSYNC_HSTART12': '0',\n",
       "   'C_FSYNC_VSTART12': '0',\n",
       "   'C_FSYNC_HSTART13': '0',\n",
       "   'C_FSYNC_VSTART13': '0',\n",
       "   'C_FSYNC_HSTART14': '0',\n",
       "   'C_FSYNC_VSTART14': '0',\n",
       "   'C_FSYNC_HSTART15': '0',\n",
       "   'C_FSYNC_VSTART15': '0',\n",
       "   'C_MAX_PIXELS': '4096',\n",
       "   'C_MAX_LINES': '2048',\n",
       "   'C_NUM_FSYNCS': '1',\n",
       "   'C_INTERLACE_EN': '0',\n",
       "   'C_GEN_AUTO_SWITCH': '0',\n",
       "   'C_DETECT_EN': '1',\n",
       "   'C_SYNC_EN': '0',\n",
       "   'C_GENERATE_EN': '0',\n",
       "   'C_DET_HSYNC_EN': '1',\n",
       "   'C_DET_VSYNC_EN': '1',\n",
       "   'C_DET_HBLANK_EN': '0',\n",
       "   'C_DET_VBLANK_EN': '0',\n",
       "   'C_DET_AVIDEO_EN': '1',\n",
       "   'C_DET_ACHROMA_EN': '0',\n",
       "   'C_GEN_HSYNC_EN': '1',\n",
       "   'C_GEN_VSYNC_EN': '1',\n",
       "   'C_GEN_HBLANK_EN': '1',\n",
       "   'C_GEN_VBLANK_EN': '1',\n",
       "   'C_GEN_AVIDEO_EN': '1',\n",
       "   'C_GEN_ACHROMA_EN': '0',\n",
       "   'C_GEN_FIELDID_EN': '0',\n",
       "   'C_DET_FIELDID_EN': '0',\n",
       "   'Component_Name': 'base_vtc_in_0',\n",
       "   'C_FAMILY': 'virtex7',\n",
       "   'HAS_AXI4_LITE': 'true',\n",
       "   'HAS_INTC_IF': 'true',\n",
       "   'INTERLACE_EN': 'false',\n",
       "   'SYNC_EN': 'false',\n",
       "   'max_clocks_per_line': '4096',\n",
       "   'max_lines_per_frame': '2048',\n",
       "   'VIDEO_MODE': '720p',\n",
       "   'FSYNC_HSTART0': '0',\n",
       "   'FSYNC_VSTART0': '0',\n",
       "   'FSYNC_HSTART1': '0',\n",
       "   'FSYNC_VSTART1': '0',\n",
       "   'FSYNC_HSTART2': '0',\n",
       "   'FSYNC_VSTART2': '0',\n",
       "   'FSYNC_HSTART3': '0',\n",
       "   'FSYNC_VSTART3': '0',\n",
       "   'FSYNC_HSTART4': '0',\n",
       "   'FSYNC_VSTART4': '0',\n",
       "   'FSYNC_HSTART5': '0',\n",
       "   'FSYNC_VSTART5': '0',\n",
       "   'FSYNC_HSTART6': '0',\n",
       "   'FSYNC_VSTART6': '0',\n",
       "   'FSYNC_HSTART7': '0',\n",
       "   'FSYNC_VSTART7': '0',\n",
       "   'FSYNC_HSTART8': '0',\n",
       "   'FSYNC_VSTART8': '0',\n",
       "   'FSYNC_HSTART9': '0',\n",
       "   'FSYNC_VSTART9': '0',\n",
       "   'FSYNC_HSTART10': '0',\n",
       "   'FSYNC_VSTART10': '0',\n",
       "   'FSYNC_HSTART11': '0',\n",
       "   'FSYNC_VSTART11': '0',\n",
       "   'FSYNC_HSTART12': '0',\n",
       "   'FSYNC_VSTART12': '0',\n",
       "   'FSYNC_HSTART13': '0',\n",
       "   'FSYNC_VSTART13': '0',\n",
       "   'FSYNC_HSTART14': '0',\n",
       "   'FSYNC_VSTART14': '0',\n",
       "   'FSYNC_HSTART15': '0',\n",
       "   'FSYNC_VSTART15': '0',\n",
       "   'GEN_F0_VSYNC_VSTART': '724',\n",
       "   'GEN_F1_VSYNC_VSTART': '724',\n",
       "   'GEN_HACTIVE_SIZE': '1280',\n",
       "   'GEN_HSYNC_END': '1430',\n",
       "   'GEN_HFRAME_SIZE': '1650',\n",
       "   'GEN_F0_VSYNC_HSTART': '695',\n",
       "   'GEN_F1_VSYNC_HSTART': '695',\n",
       "   'GEN_F0_VSYNC_HEND': '695',\n",
       "   'GEN_F1_VSYNC_HEND': '695',\n",
       "   'GEN_F0_VFRAME_SIZE': '750',\n",
       "   'GEN_F1_VFRAME_SIZE': '750',\n",
       "   'GEN_F0_VSYNC_VEND': '729',\n",
       "   'GEN_F1_VSYNC_VEND': '729',\n",
       "   'GEN_F0_VBLANK_HEND': '640',\n",
       "   'GEN_F1_VBLANK_HEND': '640',\n",
       "   'GEN_HSYNC_START': '1390',\n",
       "   'GEN_VACTIVE_SIZE': '720',\n",
       "   'GEN_F0_VBLANK_HSTART': '640',\n",
       "   'GEN_F1_VBLANK_HSTART': '640',\n",
       "   'GEN_ACHROMA_POLARITY': 'High',\n",
       "   'GEN_HSYNC_POLARITY': 'High',\n",
       "   'GEN_VSYNC_POLARITY': 'High',\n",
       "   'GEN_HBLANK_POLARITY': 'High',\n",
       "   'GEN_AVIDEO_POLARITY': 'High',\n",
       "   'GEN_VBLANK_POLARITY': 'High',\n",
       "   'GEN_FIELDID_POLARITY': 'High',\n",
       "   'GEN_INTERLACED': 'false',\n",
       "   'GEN_CPARITY': '0',\n",
       "   'GEN_VIDEO_FORMAT': 'RGB',\n",
       "   'horizontal_sync_generation': 'true',\n",
       "   'enable_detection': 'true',\n",
       "   'vertical_blank_generation': 'true',\n",
       "   'GEN_FIELDID_EN': 'false',\n",
       "   'horizontal_blank_detection': 'false',\n",
       "   'active_chroma_detection': 'false',\n",
       "   'horizontal_sync_detection': 'true',\n",
       "   'enable_generation': 'false',\n",
       "   'auto_generation_mode': 'false',\n",
       "   'vertical_sync_generation': 'true',\n",
       "   'active_chroma_generation': 'false',\n",
       "   'DET_FIELDID_EN': 'false',\n",
       "   'vertical_blank_detection': 'false',\n",
       "   'active_video_generation': 'true',\n",
       "   'vertical_sync_detection': 'true',\n",
       "   'horizontal_blank_generation': 'true',\n",
       "   'active_video_detection': 'true',\n",
       "   'frame_syncs': '1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x43C30000',\n",
       "   'C_HIGHADDR': '0x43C3FFFF'},\n",
       "  'registers': {},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'video/hdmi_in/pixel_pack': {'fullpath': 'video/hdmi_in/pixel_pack',\n",
       "  'type': 'xilinx.com:hls:pixel_pack:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136918528,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_pixel_pack_0',\n",
       "   'clk_period': '7',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x43C40000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x43C4FFFF'},\n",
       "  'registers': {'mode': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of mode',\n",
       "    'fields': {'mode': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of mode',\n",
       "      'access': 'write-only'}}},\n",
       "   'alpha': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of alpha',\n",
       "    'fields': {'alpha': {'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Data signal of alpha',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Data signal of alpha',\n",
       "      'access': 'read-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.video.pipeline.PixelPacker},\n",
       " 'video/hdmi_in/color_convert': {'fullpath': 'video/hdmi_in/color_convert',\n",
       "  'type': 'xilinx.com:hls:color_convert:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1136984064,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '7',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_color_convert_0',\n",
       "   'clk_period': '7',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '5',\n",
       "   'II': '1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x43C50000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x43C5FFFF'},\n",
       "  'registers': {'c1_0': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_0',\n",
       "    'fields': {'c1_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c1_1': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_1',\n",
       "    'fields': {'c1_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c1_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_2',\n",
       "    'fields': {'c1_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_0': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_0',\n",
       "    'fields': {'c2_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_1': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_1',\n",
       "    'fields': {'c2_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_2': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_2',\n",
       "    'fields': {'c2_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_0': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_0',\n",
       "    'fields': {'c3_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_1': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_1',\n",
       "    'fields': {'c3_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_2': {'address_offset': 80,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_2',\n",
       "    'fields': {'c3_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_0': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_0',\n",
       "    'fields': {'bias_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_1': {'address_offset': 96,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_1',\n",
       "    'fields': {'bias_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_2': {'address_offset': 104,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_2',\n",
       "    'fields': {'bias_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_2',\n",
       "      'access': 'read-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.video.pipeline.ColorConverter},\n",
       " 'video/hdmi_out/color_convert': {'fullpath': 'video/hdmi_out/color_convert',\n",
       "  'type': 'xilinx.com:hls:color_convert:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1137049600,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '7',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_color_convert_1',\n",
       "   'clk_period': '7',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '5',\n",
       "   'II': '1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x43C60000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x43C6FFFF'},\n",
       "  'registers': {'c1_0': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_0',\n",
       "    'fields': {'c1_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c1_1': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_1',\n",
       "    'fields': {'c1_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c1_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c1_2',\n",
       "    'fields': {'c1_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c1_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c1_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_0': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_0',\n",
       "    'fields': {'c2_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_1': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_1',\n",
       "    'fields': {'c2_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c2_2': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c2_2',\n",
       "    'fields': {'c2_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c2_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c2_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_0': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_0',\n",
       "    'fields': {'c3_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_1': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_1',\n",
       "    'fields': {'c3_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'c3_2': {'address_offset': 80,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c3_2',\n",
       "    'fields': {'c3_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of c3_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of c3_2',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_0': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_0',\n",
       "    'fields': {'bias_0': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_0',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_0',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_1': {'address_offset': 96,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_1',\n",
       "    'fields': {'bias_1': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_1',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_1',\n",
       "      'access': 'read-only'}}},\n",
       "   'bias_2': {'address_offset': 104,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of bias_2',\n",
       "    'fields': {'bias_2': {'bit_offset': 0,\n",
       "      'bit_width': 10,\n",
       "      'description': 'Data signal of bias_2',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Data signal of bias_2',\n",
       "      'access': 'read-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.video.pipeline.ColorConverter},\n",
       " 'video/hdmi_out/pixel_unpack': {'fullpath': 'video/hdmi_out/pixel_unpack',\n",
       "  'type': 'xilinx.com:hls:pixel_unpack:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1137115136,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_pixel_unpack_0',\n",
       "   'clk_period': '7',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x43C70000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x43C7FFFF'},\n",
       "  'registers': {'mode': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of mode',\n",
       "    'fields': {'mode': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of mode',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.video.pipeline.PixelPacker},\n",
       " 'trace_analyzer_pmodb/axi_dma_0': {'fullpath': 'trace_analyzer_pmodb/axi_dma_0',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 2151809024,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 6,\n",
       "    'fullpath': 'trace_analyzer_pmodb/axi_dma_0/s2mm_introut'}},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '23',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'base_axi_dma_0_1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '23',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '64',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80420000',\n",
       "   'C_HIGHADDR': '0x8042FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.dma.DMA},\n",
       " 'trace_analyzer_pi/axi_dma_0': {'fullpath': 'trace_analyzer_pi/axi_dma_0',\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 2151874560,\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'system_interrupts',\n",
       "    'index': 7,\n",
       "    'fullpath': 'trace_analyzer_pi/axi_dma_0/s2mm_introut'}},\n",
       "  'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '23',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_S2MM_BURST_SIZE': '64',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '64',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'Component_Name': 'base_axi_dma_0_0',\n",
       "   'c_include_sg': '0',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_sg_length_width': '23',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_s_axis_s2mm_tdata_width': '64',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_s2mm_burst_size': '64',\n",
       "   'c_addr_width': '32',\n",
       "   'c_single_interface': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80430000',\n",
       "   'C_HIGHADDR': '0x8043FFFF'},\n",
       "  'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_DMASR': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'MM2S_CURDESC': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_SA_MSB': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'MM2S_LENGTH': {'address_offset': 40,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'SG_CTL': {'address_offset': 44,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'SG_USER': {'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMACR': {'address_offset': 48,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'RS': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Reset': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Keyhole': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IOC_IrqEn': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_IrqEn': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_IrqEn': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThreshold': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQDelay': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DMASR': {'address_offset': 52,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'Halted': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'Idle': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIncld': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMAIntErr': {'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMASlvErr': {'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'DMADecErr': {'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGIntErr': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGSlvErr': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'SGDecErr': {'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IOC_Irq': {'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Dly_Irq': {'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'Err_Irq': {'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-write'},\n",
       "     'IRQThresholdSts': {'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'IRQDelaySts': {'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'S2MM_CURDESC': {'address_offset': 56,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC': {'address_offset': 64,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA': {'address_offset': 72,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_DA_MSB': {'address_offset': 76,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register',\n",
       "      'access': 'read-write'}}},\n",
       "   'S2MM_LENGTH': {'address_offset': 88,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register',\n",
       "      'access': 'read-write'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.lib.dma.DMA},\n",
       " 'trace_analyzer_pi/trace_cntrl_64_0': {'fullpath': 'trace_analyzer_pi/trace_cntrl_64_0',\n",
       "  'type': 'xilinx.com:hls:trace_cntrl_64:1.4',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 2210463744,\n",
       "  'mem_id': 's_axi_trace_cntrl',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_TRACE_CNTRL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_TRACE_CNTRL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_trace_cntrl_64_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_TRACE_CNTRL_BASEADDR': '0x83C10000',\n",
       "   'C_S_AXI_TRACE_CNTRL_HIGHADDR': '0x83C1FFFF'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'trigger_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of trigger',\n",
       "    'fields': {'trigger': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of trigger',\n",
       "      'access': 'write-only'}}},\n",
       "   'trigger_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of trigger',\n",
       "    'fields': {'trigger': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of trigger',\n",
       "      'access': 'write-only'}}},\n",
       "   'length_r': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of length_r',\n",
       "    'fields': {'length_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of length_r',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'trace_analyzer_pmodb/trace_cntrl_32_0': {'fullpath': 'trace_analyzer_pmodb/trace_cntrl_32_0',\n",
       "  'type': 'xilinx.com:hls:trace_cntrl_32:1.4',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 2210529280,\n",
       "  'mem_id': 's_axi_trace_cntrl',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_TRACE_CNTRL_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_TRACE_CNTRL_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'base_trace_cntrl_32_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_TRACE_CNTRL_BASEADDR': '0x83C20000',\n",
       "   'C_S_AXI_TRACE_CNTRL_HIGHADDR': '0x83C2FFFF'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'trigger': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of trigger',\n",
       "    'fields': {'trigger': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of trigger',\n",
       "      'access': 'write-only'}}},\n",
       "   'length_r': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of length_r',\n",
       "    'fields': {'length_r': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of length_r',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'ps7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '10',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '16',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '1',\n",
       "   'C_USE_S_AXI_GP0': '1',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK2_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK3_BUF': 'TRUE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'TRUE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '13.125',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '13.125',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '50.625',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.000',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.000',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '15.6',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '18.8',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '16.5',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '18',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '25.8',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '0.040',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.058',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.223',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.212',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '142',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '142.857132',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '142857132',\n",
       "   'PCW_CLK2_FREQ': '200000000',\n",
       "   'PCW_CLK3_FREQ': '100000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '7',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '1',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '1',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '1',\n",
       "   'PCW_USE_S_AXI_GP0': '1',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '100',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '142',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '1',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '10',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '16',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '1',\n",
       "   'PCW_EN_I2C1': '1',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '1',\n",
       "   'PCW_EN_CLK2_PORT': '1',\n",
       "   'PCW_EN_CLK3_PORT': '1',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '1',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'Custom',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_I2C0_I2C0_IO': 'MIO 50 .. 51',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '1',\n",
       "   'PCW_I2C0_GRP_INT_IO': 'EMIO',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_I2C1_I2C1_IO': 'EMIO',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '1',\n",
       "   'PCW_I2C1_GRP_INT_IO': 'EMIO',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '10',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#unassigned#unassigned#I2C 0#I2C 0#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#scl#sda#mdc#mdio',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'base_ps7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x10000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf34df58>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 8,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "base.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "443caa12-74e1-49ac-88d4-bcb79ce99b63",
   "metadata": {
    "collapsed": true,
    "jupyter": {
     "outputs_hidden": true
    },
    "tags": []
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[0;31mType:\u001b[0m        AxiGPIO\n",
       "\u001b[0;31mString form:\u001b[0m <pynq.lib.axigpio.AxiGPIO object at 0xae33dfb8>\n",
       "\u001b[0;31mFile:\u001b[0m        /usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq/lib/axigpio.py\n",
       "\u001b[0;31mDocstring:\u001b[0m  \n",
       "Class for interacting with the AXI GPIO IP block.\n",
       "\n",
       "This class exposes the two banks of GPIO as the `channel1` and\n",
       "`channel2` attributes. Each channel can have the direction and\n",
       "the number of wires specified.\n",
       "\n",
       "The wires in the channel can be accessed from the channel using\n",
       "slice notation - all slices must have a stride of 1. Input wires\n",
       "can be `read` and output wires can be written to, toggled, or\n",
       "turned off or on. InOut channels combine the functionality of\n",
       "input and output channels. The tristate of the pin is determined\n",
       "by whether the pin was last read or written.\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "base.leds_gpio?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "c1200b43-c0a8-44e0-9cee-a4b7f0a18842",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq.lib import AxiGPIO"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "05e831b7-3bc0-4de6-a201-9592fcbaf2ce",
   "metadata": {},
   "outputs": [],
   "source": [
    "led_ip = base.ip_dict['leds_gpio']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "b2690eac-4859-4b5e-9b6b-c5558fbad7f9",
   "metadata": {
    "tags": []
   },
   "outputs": [],
   "source": [
    "leds = AxiGPIO(led_ip).channel1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "013cca97-7277-4c74-ba0f-65de1f5aa5a6",
   "metadata": {
    "tags": []
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[0;31mType:\u001b[0m        Channel\n",
       "\u001b[0;31mString form:\u001b[0m <pynq.lib.axigpio.AxiGPIO.Channel object at 0xae3c4e80>\n",
       "\u001b[0;31mLength:\u001b[0m      32\n",
       "\u001b[0;31mFile:\u001b[0m        /usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq/lib/axigpio.py\n",
       "\u001b[0;31mDocstring:\u001b[0m  \n",
       "Class representing a single channel of the GPIO controller.\n",
       "\n",
       "Wires are and bundles of wires can be accessed using array notation\n",
       "with the methods on the wires determined by the type of the channel::\n",
       "\n",
       "    input_channel[0].read()\n",
       "    output_channel[1:3].on()\n",
       "\n",
       "This class instantiated not used directly, instead accessed through\n",
       "the `AxiGPIO` classes attributes. This class exposes the wires\n",
       "connected to the channel as an array or elements. Slices of the\n",
       "array can be assigned simultaneously.\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "leds?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "c96971d6-39f8-4845-a27b-9201266155b3",
   "metadata": {
    "tags": []
   },
   "outputs": [],
   "source": [
    "leds[1].on()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "a85bd445-44d8-46e1-8272-424e508b3a6b",
   "metadata": {},
   "outputs": [],
   "source": [
    "leds.setdirection('out')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "735475ea-7a22-4131-8a79-addaca611c9c",
   "metadata": {},
   "outputs": [],
   "source": [
    "leds.setlength(4)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "d45052c9-f2e4-42dc-94dc-e8dad90f6fd2",
   "metadata": {},
   "outputs": [],
   "source": [
    "leds.write(4, 0xf)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
