// Seed: 2959650151
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    input wire id_3
    , id_18,
    output tri id_4,
    input supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    output wire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply0 id_13,
    output supply1 id_14,
    output tri0 id_15,
    input wand id_16
);
  logic id_19;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    output supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input supply1 id_18
);
  wire id_20;
  assign id_15 = id_9;
  initial begin : LABEL_0
    $clog2(53);
    ;
  end
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6,
      id_4,
      id_11,
      id_6,
      id_6,
      id_11,
      id_15,
      id_15,
      id_2,
      id_5,
      id_10,
      id_11,
      id_2,
      id_0,
      id_9
  );
  assign modCall_1.id_0 = 0;
  parameter id_21 = -1 - 1'b0;
endmodule
