|rzfpga_pc
clk50 => clk50.IN3
reset => _.IN1
key[0] => ~NO_FANOUT~
key[1] => ~NO_FANOUT~
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
led[0] <= <VCC>
led[1] <= <VCC>
led[2] <= <VCC>
led[3] <= <VCC>
vga_c[0] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
vga_c[1] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
vga_c[2] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
hsyncout <= hvsync_generator:hvsync_generator_inst.vga_h_sync
vsyncout <= hvsync_generator:hvsync_generator_inst.vga_v_sync
sd_dq[0] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[1] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[2] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[3] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[4] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[5] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[6] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[7] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[8] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[9] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[10] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[11] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[12] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[13] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[14] <> ram_manager:ram_manager_inst.sd_dq
sd_dq[15] <> ram_manager:ram_manager_inst.sd_dq
sd_a[0] <= ram_manager:ram_manager_inst.sd_a
sd_a[1] <= ram_manager:ram_manager_inst.sd_a
sd_a[2] <= ram_manager:ram_manager_inst.sd_a
sd_a[3] <= ram_manager:ram_manager_inst.sd_a
sd_a[4] <= ram_manager:ram_manager_inst.sd_a
sd_a[5] <= ram_manager:ram_manager_inst.sd_a
sd_a[6] <= ram_manager:ram_manager_inst.sd_a
sd_a[7] <= ram_manager:ram_manager_inst.sd_a
sd_a[8] <= ram_manager:ram_manager_inst.sd_a
sd_a[9] <= ram_manager:ram_manager_inst.sd_a
sd_a[10] <= ram_manager:ram_manager_inst.sd_a
sd_a[11] <= ram_manager:ram_manager_inst.sd_a
sd_bs[0] <= ram_manager:ram_manager_inst.sd_bs
sd_bs[1] <= ram_manager:ram_manager_inst.sd_bs
sd_dqm[0] <= ram_manager:ram_manager_inst.sd_dqm
sd_dqm[1] <= ram_manager:ram_manager_inst.sd_dqm
sd_cke <= ram_manager:ram_manager_inst.sd_cke
sd_clk <= ram_manager:ram_manager_inst.sd_clk
sd_cs <= ram_manager:ram_manager_inst.sd_cs
sd_ras <= ram_manager:ram_manager_inst.sd_ras
sd_cas <= ram_manager:ram_manager_inst.sd_cas
sd_we <= ram_manager:ram_manager_inst.sd_we
lcd_rs <= <GND>
lcd_rw <= <GND>
lcd_e <= <GND>
lcd_d[0] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
lcd_d[1] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
lcd_d[2] <= vga_c.DB_MAX_OUTPUT_PORT_TYPE
lcd_d[3] <= hvsync_generator:hvsync_generator_inst.vga_h_sync
lcd_d[4] <= hvsync_generator:hvsync_generator_inst.vga_v_sync
lcd_d[5] <= <GND>
lcd_d[6] <= <GND>
lcd_d[7] <= <GND>
dig[0] <= seven_seg_controller:seven_seg_controller_inst.dig
dig[1] <= seven_seg_controller:seven_seg_controller_inst.dig
dig[2] <= seven_seg_controller:seven_seg_controller_inst.dig
dig[3] <= seven_seg_controller:seven_seg_controller_inst.dig
seg[0] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[1] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[2] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[3] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[4] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[5] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[6] <= seven_seg_controller:seven_seg_controller_inst.seg
seg[7] <= seven_seg_controller:seven_seg_controller_inst.seg


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst
clk50 => clk50.IN1
num[0] => dig_0[0].IN1
num[1] => dig_0[1].IN1
num[2] => dig_0[2].IN1
num[3] => dig_0[3].IN1
num[4] => dig_1[0].IN1
num[5] => dig_1[1].IN1
num[6] => dig_1[2].IN1
num[7] => dig_1[3].IN1
num[8] => dig_2[0].IN1
num[9] => dig_2[1].IN1
num[10] => dig_2[2].IN1
num[11] => dig_2[3].IN1
num[12] => dig_3[0].IN1
num[13] => dig_3[1].IN1
num[14] => dig_3[2].IN1
num[15] => dig_3[3].IN1
dig[0] <= dig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig[1] <= dig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig[2] <= dig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig[3] <= dig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component
inclk[0] => clk_7seg_altpll:auto_generated.inclk[0]
inclk[1] => clk_7seg_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|clk_7seg:clk_7seg_inst|altpll:altpll_component|clk_7seg_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_a
clk => seg[0]~reg0.CLK
clk => seg[1]~reg0.CLK
clk => seg[2]~reg0.CLK
clk => seg[3]~reg0.CLK
clk => seg[4]~reg0.CLK
clk => seg[5]~reg0.CLK
clk => seg[6]~reg0.CLK
clk => seg[7]~reg0.CLK
num[0] => Equal0.IN3
num[0] => Equal1.IN0
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN1
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN1
num[0] => Equal10.IN3
num[0] => Equal11.IN2
num[0] => Equal12.IN3
num[0] => Equal13.IN2
num[0] => Equal14.IN3
num[0] => Equal15.IN3
num[1] => Equal0.IN2
num[1] => Equal1.IN3
num[1] => Equal2.IN0
num[1] => Equal3.IN0
num[1] => Equal4.IN2
num[1] => Equal5.IN3
num[1] => Equal6.IN1
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN3
num[1] => Equal10.IN1
num[1] => Equal11.IN1
num[1] => Equal12.IN2
num[1] => Equal13.IN3
num[1] => Equal14.IN2
num[1] => Equal15.IN2
num[2] => Equal0.IN1
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN3
num[2] => Equal4.IN0
num[2] => Equal5.IN0
num[2] => Equal6.IN0
num[2] => Equal7.IN0
num[2] => Equal8.IN1
num[2] => Equal9.IN2
num[2] => Equal10.IN2
num[2] => Equal11.IN3
num[2] => Equal12.IN1
num[2] => Equal13.IN1
num[2] => Equal14.IN1
num[2] => Equal15.IN1
num[3] => Equal0.IN0
num[3] => Equal1.IN1
num[3] => Equal2.IN1
num[3] => Equal3.IN2
num[3] => Equal4.IN1
num[3] => Equal5.IN2
num[3] => Equal6.IN2
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN0
num[3] => Equal10.IN0
num[3] => Equal11.IN0
num[3] => Equal12.IN0
num[3] => Equal13.IN0
num[3] => Equal14.IN0
num[3] => Equal15.IN0
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_b
clk => seg[0]~reg0.CLK
clk => seg[1]~reg0.CLK
clk => seg[2]~reg0.CLK
clk => seg[3]~reg0.CLK
clk => seg[4]~reg0.CLK
clk => seg[5]~reg0.CLK
clk => seg[6]~reg0.CLK
clk => seg[7]~reg0.CLK
num[0] => Equal0.IN3
num[0] => Equal1.IN0
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN1
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN1
num[0] => Equal10.IN3
num[0] => Equal11.IN2
num[0] => Equal12.IN3
num[0] => Equal13.IN2
num[0] => Equal14.IN3
num[0] => Equal15.IN3
num[1] => Equal0.IN2
num[1] => Equal1.IN3
num[1] => Equal2.IN0
num[1] => Equal3.IN0
num[1] => Equal4.IN2
num[1] => Equal5.IN3
num[1] => Equal6.IN1
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN3
num[1] => Equal10.IN1
num[1] => Equal11.IN1
num[1] => Equal12.IN2
num[1] => Equal13.IN3
num[1] => Equal14.IN2
num[1] => Equal15.IN2
num[2] => Equal0.IN1
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN3
num[2] => Equal4.IN0
num[2] => Equal5.IN0
num[2] => Equal6.IN0
num[2] => Equal7.IN0
num[2] => Equal8.IN1
num[2] => Equal9.IN2
num[2] => Equal10.IN2
num[2] => Equal11.IN3
num[2] => Equal12.IN1
num[2] => Equal13.IN1
num[2] => Equal14.IN1
num[2] => Equal15.IN1
num[3] => Equal0.IN0
num[3] => Equal1.IN1
num[3] => Equal2.IN1
num[3] => Equal3.IN2
num[3] => Equal4.IN1
num[3] => Equal5.IN2
num[3] => Equal6.IN2
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN0
num[3] => Equal10.IN0
num[3] => Equal11.IN0
num[3] => Equal12.IN0
num[3] => Equal13.IN0
num[3] => Equal14.IN0
num[3] => Equal15.IN0
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_c
clk => seg[0]~reg0.CLK
clk => seg[1]~reg0.CLK
clk => seg[2]~reg0.CLK
clk => seg[3]~reg0.CLK
clk => seg[4]~reg0.CLK
clk => seg[5]~reg0.CLK
clk => seg[6]~reg0.CLK
clk => seg[7]~reg0.CLK
num[0] => Equal0.IN3
num[0] => Equal1.IN0
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN1
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN1
num[0] => Equal10.IN3
num[0] => Equal11.IN2
num[0] => Equal12.IN3
num[0] => Equal13.IN2
num[0] => Equal14.IN3
num[0] => Equal15.IN3
num[1] => Equal0.IN2
num[1] => Equal1.IN3
num[1] => Equal2.IN0
num[1] => Equal3.IN0
num[1] => Equal4.IN2
num[1] => Equal5.IN3
num[1] => Equal6.IN1
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN3
num[1] => Equal10.IN1
num[1] => Equal11.IN1
num[1] => Equal12.IN2
num[1] => Equal13.IN3
num[1] => Equal14.IN2
num[1] => Equal15.IN2
num[2] => Equal0.IN1
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN3
num[2] => Equal4.IN0
num[2] => Equal5.IN0
num[2] => Equal6.IN0
num[2] => Equal7.IN0
num[2] => Equal8.IN1
num[2] => Equal9.IN2
num[2] => Equal10.IN2
num[2] => Equal11.IN3
num[2] => Equal12.IN1
num[2] => Equal13.IN1
num[2] => Equal14.IN1
num[2] => Equal15.IN1
num[3] => Equal0.IN0
num[3] => Equal1.IN1
num[3] => Equal2.IN1
num[3] => Equal3.IN2
num[3] => Equal4.IN1
num[3] => Equal5.IN2
num[3] => Equal6.IN2
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN0
num[3] => Equal10.IN0
num[3] => Equal11.IN0
num[3] => Equal12.IN0
num[3] => Equal13.IN0
num[3] => Equal14.IN0
num[3] => Equal15.IN0
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst|num_to_seg:num_to_seg_d
clk => seg[0]~reg0.CLK
clk => seg[1]~reg0.CLK
clk => seg[2]~reg0.CLK
clk => seg[3]~reg0.CLK
clk => seg[4]~reg0.CLK
clk => seg[5]~reg0.CLK
clk => seg[6]~reg0.CLK
clk => seg[7]~reg0.CLK
num[0] => Equal0.IN3
num[0] => Equal1.IN0
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN1
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN1
num[0] => Equal10.IN3
num[0] => Equal11.IN2
num[0] => Equal12.IN3
num[0] => Equal13.IN2
num[0] => Equal14.IN3
num[0] => Equal15.IN3
num[1] => Equal0.IN2
num[1] => Equal1.IN3
num[1] => Equal2.IN0
num[1] => Equal3.IN0
num[1] => Equal4.IN2
num[1] => Equal5.IN3
num[1] => Equal6.IN1
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN3
num[1] => Equal10.IN1
num[1] => Equal11.IN1
num[1] => Equal12.IN2
num[1] => Equal13.IN3
num[1] => Equal14.IN2
num[1] => Equal15.IN2
num[2] => Equal0.IN1
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN3
num[2] => Equal4.IN0
num[2] => Equal5.IN0
num[2] => Equal6.IN0
num[2] => Equal7.IN0
num[2] => Equal8.IN1
num[2] => Equal9.IN2
num[2] => Equal10.IN2
num[2] => Equal11.IN3
num[2] => Equal12.IN1
num[2] => Equal13.IN1
num[2] => Equal14.IN1
num[2] => Equal15.IN1
num[3] => Equal0.IN0
num[3] => Equal1.IN1
num[3] => Equal2.IN1
num[3] => Equal3.IN2
num[3] => Equal4.IN1
num[3] => Equal5.IN2
num[3] => Equal6.IN2
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN0
num[3] => Equal10.IN0
num[3] => Equal11.IN0
num[3] => Equal12.IN0
num[3] => Equal13.IN0
num[3] => Equal14.IN0
num[3] => Equal15.IN0
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_31a1:auto_generated.address_a[0]
address_a[1] => altsyncram_31a1:auto_generated.address_a[1]
address_a[2] => altsyncram_31a1:auto_generated.address_a[2]
address_a[3] => altsyncram_31a1:auto_generated.address_a[3]
address_a[4] => altsyncram_31a1:auto_generated.address_a[4]
address_a[5] => altsyncram_31a1:auto_generated.address_a[5]
address_a[6] => altsyncram_31a1:auto_generated.address_a[6]
address_a[7] => altsyncram_31a1:auto_generated.address_a[7]
address_a[8] => altsyncram_31a1:auto_generated.address_a[8]
address_a[9] => altsyncram_31a1:auto_generated.address_a[9]
address_a[10] => altsyncram_31a1:auto_generated.address_a[10]
address_a[11] => altsyncram_31a1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_31a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_31a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_31a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_31a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_31a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_31a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_31a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_31a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_31a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_31a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_31a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_31a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_31a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_31a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_31a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_31a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_31a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|rzfpga_pc|rom_quartus_ip:rom_quartus_ip_inst|altsyncram:altsyncram_component|altsyncram_31a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|rzfpga_pc|hack_cpu:cpu
clk => aRegisterOut[0].CLK
clk => aRegisterOut[1].CLK
clk => aRegisterOut[2].CLK
clk => aRegisterOut[3].CLK
clk => aRegisterOut[4].CLK
clk => aRegisterOut[5].CLK
clk => aRegisterOut[6].CLK
clk => aRegisterOut[7].CLK
clk => aRegisterOut[8].CLK
clk => aRegisterOut[9].CLK
clk => aRegisterOut[10].CLK
clk => aRegisterOut[11].CLK
clk => aRegisterOut[12].CLK
clk => aRegisterOut[13].CLK
clk => aRegisterOut[14].CLK
clk => aRegisterOut[15].CLK
clk => dRegisterOut[0].CLK
clk => dRegisterOut[1].CLK
clk => dRegisterOut[2].CLK
clk => dRegisterOut[3].CLK
clk => dRegisterOut[4].CLK
clk => dRegisterOut[5].CLK
clk => dRegisterOut[6].CLK
clk => dRegisterOut[7].CLK
clk => dRegisterOut[8].CLK
clk => dRegisterOut[9].CLK
clk => dRegisterOut[10].CLK
clk => dRegisterOut[11].CLK
clk => dRegisterOut[12].CLK
clk => dRegisterOut[13].CLK
clk => dRegisterOut[14].CLK
clk => dRegisterOut[15].CLK
clk => pc_clk.IN1
hlt => comb.IN0
inM[0] => inM[0].IN1
inM[1] => inM[1].IN1
inM[2] => inM[2].IN1
inM[3] => inM[3].IN1
inM[4] => inM[4].IN1
inM[5] => inM[5].IN1
inM[6] => inM[6].IN1
inM[7] => inM[7].IN1
inM[8] => inM[8].IN1
inM[9] => inM[9].IN1
inM[10] => inM[10].IN1
inM[11] => inM[11].IN1
inM[12] => inM[12].IN1
inM[13] => inM[13].IN1
inM[14] => inM[14].IN1
inM[15] => inM[15].IN1
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
instruction[2] => instruction[2].IN2
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN2
instruction[7] => instruction[7].IN2
instruction[8] => instruction[8].IN2
instruction[9] => instruction[9].IN2
instruction[10] => instruction[10].IN2
instruction[11] => instruction[11].IN2
instruction[12] => instruction[12].IN2
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
reset => reset.IN1
outM[0] <= aluOut[0].DB_MAX_OUTPUT_PORT_TYPE
outM[1] <= aluOut[1].DB_MAX_OUTPUT_PORT_TYPE
outM[2] <= aluOut[2].DB_MAX_OUTPUT_PORT_TYPE
outM[3] <= aluOut[3].DB_MAX_OUTPUT_PORT_TYPE
outM[4] <= aluOut[4].DB_MAX_OUTPUT_PORT_TYPE
outM[5] <= aluOut[5].DB_MAX_OUTPUT_PORT_TYPE
outM[6] <= aluOut[6].DB_MAX_OUTPUT_PORT_TYPE
outM[7] <= aluOut[7].DB_MAX_OUTPUT_PORT_TYPE
outM[8] <= aluOut[8].DB_MAX_OUTPUT_PORT_TYPE
outM[9] <= aluOut[9].DB_MAX_OUTPUT_PORT_TYPE
outM[10] <= aluOut[10].DB_MAX_OUTPUT_PORT_TYPE
outM[11] <= aluOut[11].DB_MAX_OUTPUT_PORT_TYPE
outM[12] <= aluOut[12].DB_MAX_OUTPUT_PORT_TYPE
outM[13] <= aluOut[13].DB_MAX_OUTPUT_PORT_TYPE
outM[14] <= aluOut[14].DB_MAX_OUTPUT_PORT_TYPE
outM[15] <= aluOut[15].DB_MAX_OUTPUT_PORT_TYPE
writeM <= writeM.DB_MAX_OUTPUT_PORT_TYPE
addressM[0] <= aRegisterOut[0].DB_MAX_OUTPUT_PORT_TYPE
addressM[1] <= aRegisterOut[1].DB_MAX_OUTPUT_PORT_TYPE
addressM[2] <= aRegisterOut[2].DB_MAX_OUTPUT_PORT_TYPE
addressM[3] <= aRegisterOut[3].DB_MAX_OUTPUT_PORT_TYPE
addressM[4] <= aRegisterOut[4].DB_MAX_OUTPUT_PORT_TYPE
addressM[5] <= aRegisterOut[5].DB_MAX_OUTPUT_PORT_TYPE
addressM[6] <= aRegisterOut[6].DB_MAX_OUTPUT_PORT_TYPE
addressM[7] <= aRegisterOut[7].DB_MAX_OUTPUT_PORT_TYPE
addressM[8] <= aRegisterOut[8].DB_MAX_OUTPUT_PORT_TYPE
addressM[9] <= aRegisterOut[9].DB_MAX_OUTPUT_PORT_TYPE
addressM[10] <= aRegisterOut[10].DB_MAX_OUTPUT_PORT_TYPE
addressM[11] <= aRegisterOut[11].DB_MAX_OUTPUT_PORT_TYPE
addressM[12] <= aRegisterOut[12].DB_MAX_OUTPUT_PORT_TYPE
addressM[13] <= aRegisterOut[13].DB_MAX_OUTPUT_PORT_TYPE
addressM[14] <= aRegisterOut[14].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= cpu_pc:cpu_pc_inst.q
pc[1] <= cpu_pc:cpu_pc_inst.q
pc[2] <= cpu_pc:cpu_pc_inst.q
pc[3] <= cpu_pc:cpu_pc_inst.q
pc[4] <= cpu_pc:cpu_pc_inst.q
pc[5] <= cpu_pc:cpu_pc_inst.q
pc[6] <= cpu_pc:cpu_pc_inst.q
pc[7] <= cpu_pc:cpu_pc_inst.q
pc[8] <= cpu_pc:cpu_pc_inst.q
pc[9] <= cpu_pc:cpu_pc_inst.q
pc[10] <= cpu_pc:cpu_pc_inst.q
pc[11] <= cpu_pc:cpu_pc_inst.q
pc[12] <= cpu_pc:cpu_pc_inst.q
pc[13] <= cpu_pc:cpu_pc_inst.q
pc[14] <= cpu_pc:cpu_pc_inst.q


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux_a.out
out[1] <= n2tmux:mux_b.out
out[2] <= n2tmux:mux_c.out
out[3] <= n2tmux:mux_d.out
out[4] <= n2tmux:mux_e.out
out[5] <= n2tmux:mux_f.out
out[6] <= n2tmux:mux_g.out
out[7] <= n2tmux:mux_h.out
out[8] <= n2tmux:mux_i.out
out[9] <= n2tmux:mux_j.out
out[10] <= n2tmux:mux_k.out
out[11] <= n2tmux:mux_l.out
out[12] <= n2tmux:mux_m.out
out[13] <= n2tmux:mux_n.out
out[14] <= n2tmux:mux_o.out
out[15] <= n2tmux:mux_p.out


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aluOut_instruction|n2tmux:mux_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux_a.out
out[1] <= n2tmux:mux_b.out
out[2] <= n2tmux:mux_c.out
out[3] <= n2tmux:mux_d.out
out[4] <= n2tmux:mux_e.out
out[5] <= n2tmux:mux_f.out
out[6] <= n2tmux:mux_g.out
out[7] <= n2tmux:mux_h.out
out[8] <= n2tmux:mux_i.out
out[9] <= n2tmux:mux_j.out
out[10] <= n2tmux:mux_k.out
out[11] <= n2tmux:mux_l.out
out[12] <= n2tmux:mux_m.out
out[13] <= n2tmux:mux_n.out
out[14] <= n2tmux:mux_o.out
out[15] <= n2tmux:mux_p.out


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux16:Mux16_aRegisterOut_inM|n2tmux:mux_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a
x[0] => new_x.IN0
x[1] => new_x.IN0
x[2] => new_x.IN0
x[3] => new_x.IN0
x[4] => new_x.IN0
x[5] => new_x.IN0
x[6] => new_x.IN0
x[7] => new_x.IN0
x[8] => new_x.IN0
x[9] => new_x.IN0
x[10] => new_x.IN0
x[11] => new_x.IN0
x[12] => new_x.IN0
x[13] => new_x.IN0
x[14] => new_x.IN0
x[15] => new_x.IN0
y[0] => new_y.IN0
y[1] => new_y.IN0
y[2] => new_y.IN0
y[3] => new_y.IN0
y[4] => new_y.IN0
y[5] => new_y.IN0
y[6] => new_y.IN0
y[7] => new_y.IN0
y[8] => new_y.IN0
y[9] => new_y.IN0
y[10] => new_y.IN0
y[11] => new_y.IN0
y[12] => new_y.IN0
y[13] => new_y.IN0
y[14] => new_y.IN0
y[15] => new_y.IN0
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
zx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
nx => new_x.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
zy => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
ny => new_y.IN1
f => f.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
no => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
zr <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ng <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
out[0] <= FullAdder:full_adder_inst_a.sum
out[1] <= FullAdder:full_adder_inst_b.sum
out[2] <= FullAdder:full_adder_inst_c.sum
out[3] <= FullAdder:full_adder_inst_d.sum
out[4] <= FullAdder:full_adder_inst_e.sum
out[5] <= FullAdder:full_adder_inst_f.sum
out[6] <= FullAdder:full_adder_inst_g.sum
out[7] <= FullAdder:full_adder_inst_h.sum
out[8] <= FullAdder:full_adder_inst_i.sum
out[9] <= FullAdder:full_adder_inst_j.sum
out[10] <= FullAdder:full_adder_inst_k.sum
out[11] <= FullAdder:full_adder_inst_l.sum
out[12] <= FullAdder:full_adder_inst_m.sum
out[13] <= FullAdder:full_adder_inst_n.sum
out[14] <= FullAdder:full_adder_inst_o.sum
out[15] <= FullAdder:full_adder_inst_p.sum


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_a|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_b
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_b|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_b|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_c
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_c|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_c|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_d
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_d|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_d|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_e
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_e|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_e|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_f
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_f|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_f|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_g
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_g|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_g|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_h
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_h|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_h|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_i
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_i|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_i|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_j
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_j|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_j|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_k
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_k|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_k|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_l
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_l|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_l|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_m
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_m|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_m|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_n
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_n|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_n|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_o
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_o|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_o|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_p
c => c.IN1
a => a.IN1
b => b.IN1
sum <= HalfAdder:half_adder_inst_b.sum
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_p|HalfAdder:half_adder_inst_a
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|Add16:add16_alu_a|FullAdder:full_adder_inst_p|HalfAdder:half_adder_inst_b
a => sum.IN0
a => carry.IN0
b => sum.IN1
b => carry.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
carry <= carry.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
sel => sel.IN16
out[0] <= n2tmux:mux_a.out
out[1] <= n2tmux:mux_b.out
out[2] <= n2tmux:mux_c.out
out[3] <= n2tmux:mux_d.out
out[4] <= n2tmux:mux_e.out
out[5] <= n2tmux:mux_f.out
out[6] <= n2tmux:mux_g.out
out[7] <= n2tmux:mux_h.out
out[8] <= n2tmux:mux_i.out
out[9] <= n2tmux:mux_j.out
out[10] <= n2tmux:mux_k.out
out[11] <= n2tmux:mux_l.out
out[12] <= n2tmux:mux_m.out
out[13] <= n2tmux:mux_n.out
out[14] <= n2tmux:mux_o.out
out[15] <= n2tmux:mux_p.out


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_a
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_b
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_c
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_d
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_e
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_f
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_g
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_h
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_i
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_j
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_k
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_l
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_m
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_n
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_o
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|ALUn2t:alu_inst_a|n2tmux16:mux16_alu_a|n2tmux:mux_p
a => aansel.IN0
b => basel.IN0
sel => basel.IN1
sel => aansel.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|hack_cpu:cpu|n2tmux8way:n2tmux8way_inst
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
data2 => sub_wire1[2].IN1
data3 => sub_wire1[3].IN1
data4 => sub_wire1[4].IN1
data5 => sub_wire1[5].IN1
data6 => sub_wire1[6].IN1
data7 => sub_wire1[7].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
result <= lpm_mux:LPM_MUX_component.result


|rzfpga_pc|hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_frc:auto_generated.data[0]
data[1][0] => mux_frc:auto_generated.data[1]
data[2][0] => mux_frc:auto_generated.data[2]
data[3][0] => mux_frc:auto_generated.data[3]
data[4][0] => mux_frc:auto_generated.data[4]
data[5][0] => mux_frc:auto_generated.data[5]
data[6][0] => mux_frc:auto_generated.data[6]
data[7][0] => mux_frc:auto_generated.data[7]
sel[0] => mux_frc:auto_generated.sel[0]
sel[1] => mux_frc:auto_generated.sel[1]
sel[2] => mux_frc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_frc:auto_generated.result[0]


|rzfpga_pc|hack_cpu:cpu|n2tmux8way:n2tmux8way_inst|lpm_mux:LPM_MUX_component|mux_frc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
sclr => sclr.IN1
sload => sload.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q


|rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component
clock => cntr_ltj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_ltj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_ltj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_ltj:auto_generated.sload
data[0] => cntr_ltj:auto_generated.data[0]
data[1] => cntr_ltj:auto_generated.data[1]
data[2] => cntr_ltj:auto_generated.data[2]
data[3] => cntr_ltj:auto_generated.data[3]
data[4] => cntr_ltj:auto_generated.data[4]
data[5] => cntr_ltj:auto_generated.data[5]
data[6] => cntr_ltj:auto_generated.data[6]
data[7] => cntr_ltj:auto_generated.data[7]
data[8] => cntr_ltj:auto_generated.data[8]
data[9] => cntr_ltj:auto_generated.data[9]
data[10] => cntr_ltj:auto_generated.data[10]
data[11] => cntr_ltj:auto_generated.data[11]
data[12] => cntr_ltj:auto_generated.data[12]
data[13] => cntr_ltj:auto_generated.data[13]
data[14] => cntr_ltj:auto_generated.data[14]
data[15] => cntr_ltj:auto_generated.data[15]
cin => ~NO_FANOUT~
q[0] <= cntr_ltj:auto_generated.q[0]
q[1] <= cntr_ltj:auto_generated.q[1]
q[2] <= cntr_ltj:auto_generated.q[2]
q[3] <= cntr_ltj:auto_generated.q[3]
q[4] <= cntr_ltj:auto_generated.q[4]
q[5] <= cntr_ltj:auto_generated.q[5]
q[6] <= cntr_ltj:auto_generated.q[6]
q[7] <= cntr_ltj:auto_generated.q[7]
q[8] <= cntr_ltj:auto_generated.q[8]
q[9] <= cntr_ltj:auto_generated.q[9]
q[10] <= cntr_ltj:auto_generated.q[10]
q[11] <= cntr_ltj:auto_generated.q[11]
q[12] <= cntr_ltj:auto_generated.q[12]
q[13] <= cntr_ltj:auto_generated.q[13]
q[14] <= cntr_ltj:auto_generated.q[14]
q[15] <= cntr_ltj:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|rzfpga_pc|hack_cpu:cpu|cpu_pc:cpu_pc_inst|lpm_counter:LPM_COUNTER_component|cntr_ltj:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sload => _.IN1
sload => counter_reg_bit[15].IN1


|rzfpga_pc|ram_manager:ram_manager_inst
clk50 => clk50.IN1
clk100_0ds <= clk100_0ds.DB_MAX_OUTPUT_PORT_TYPE
sd_dq[0] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[1] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[2] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[3] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[4] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[5] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[6] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[7] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[8] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[9] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[10] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[11] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[12] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[13] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[14] <> sdram:sdram_inst.SDRAM_DQ
sd_dq[15] <> sdram:sdram_inst.SDRAM_DQ
sd_a[0] <= sdram:sdram_inst.SDRAM_A
sd_a[1] <= sdram:sdram_inst.SDRAM_A
sd_a[2] <= sdram:sdram_inst.SDRAM_A
sd_a[3] <= sdram:sdram_inst.SDRAM_A
sd_a[4] <= sdram:sdram_inst.SDRAM_A
sd_a[5] <= sdram:sdram_inst.SDRAM_A
sd_a[6] <= sdram:sdram_inst.SDRAM_A
sd_a[7] <= sdram:sdram_inst.SDRAM_A
sd_a[8] <= sdram:sdram_inst.SDRAM_A
sd_a[9] <= sdram:sdram_inst.SDRAM_A
sd_a[10] <= sdram:sdram_inst.SDRAM_A
sd_a[11] <= sdram:sdram_inst.SDRAM_A
sd_bs[0] <= sdram:sdram_inst.SDRAM_BA
sd_bs[1] <= sdram:sdram_inst.SDRAM_BA
sd_dqm[0] <= sdram:sdram_inst.SDRAM_DQM
sd_dqm[1] <= sdram:sdram_inst.SDRAM_DQM
sd_cke <= sdram:sdram_inst.SDRAM_CKE
sd_clk <= clk100.DB_MAX_OUTPUT_PORT_TYPE
sd_cs <= <GND>
sd_ras <= sdram:sdram_inst.SDRAM_RASn
sd_cas <= sdram:sdram_inst.SDRAM_CASn
sd_we <= sdram:sdram_inst.SDRAM_WEn
sdram_buffer_addr_in[0] => sdram_buffer_in[0].IN1
sdram_buffer_addr_in[1] => sdram_buffer_in[1].IN1
sdram_buffer_addr_in[2] => sdram_buffer_in[2].IN1
sdram_buffer_addr_in[3] => sdram_buffer_in[3].IN1
sdram_buffer_addr_in[4] => sdram_buffer_in[4].IN1
sdram_buffer_addr_in[5] => sdram_buffer_in[5].IN1
sdram_buffer_addr_in[6] => sdram_buffer_in[6].IN1
sdram_buffer_addr_in[7] => sdram_buffer_in[7].IN1
sdram_buffer_addr_in[8] => sdram_buffer_in[8].IN1
sdram_buffer_addr_in[9] => sdram_buffer_in[9].IN1
sdram_buffer_addr_in[10] => sdram_buffer_in[10].IN1
sdram_buffer_addr_in[11] => sdram_buffer_in[11].IN1
sdram_buffer_addr_in[12] => sdram_buffer_in[12].IN1
sdram_buffer_addr_in[13] => sdram_buffer_in[13].IN1
sdram_buffer_addr_in[14] => sdram_buffer_in[14].IN1
sdram_buffer_addr_in[15] => sdram_buffer_in[15].IN1
sdram_buffer_addr_in[16] => sdram_buffer_in[16].IN1
sdram_buffer_addr_in[17] => sdram_buffer_in[17].IN1
sdram_buffer_addr_in[18] => sdram_buffer_in[18].IN1
sdram_buffer_addr_in[19] => sdram_buffer_in[19].IN1
sdram_buffer_data_in[0] => sdram_buffer_in[20].IN1
sdram_buffer_data_in[1] => sdram_buffer_in[21].IN1
sdram_buffer_data_in[2] => sdram_buffer_in[22].IN1
sdram_buffer_data_in[3] => sdram_buffer_in[23].IN1
sdram_buffer_data_in[4] => sdram_buffer_in[24].IN1
sdram_buffer_data_in[5] => sdram_buffer_in[25].IN1
sdram_buffer_data_in[6] => sdram_buffer_in[26].IN1
sdram_buffer_data_in[7] => sdram_buffer_in[27].IN1
sdram_buffer_data_in[8] => sdram_buffer_in[28].IN1
sdram_buffer_data_in[9] => sdram_buffer_in[29].IN1
sdram_buffer_data_in[10] => sdram_buffer_in[30].IN1
sdram_buffer_data_in[11] => sdram_buffer_in[31].IN1
sdram_buffer_data_in[12] => sdram_buffer_in[32].IN1
sdram_buffer_data_in[13] => sdram_buffer_in[33].IN1
sdram_buffer_data_in[14] => sdram_buffer_in[34].IN1
sdram_buffer_data_in[15] => sdram_buffer_in[35].IN1
sdram_buffer_rw_in => sdram_buffer_in[36].IN1
sdram_buffer_wrreq => sdram_buffer_wrreq.IN1
data_output[0] <= data_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1] <= data_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2] <= data_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3] <= data_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4] <= data_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5] <= data_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6] <= data_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7] <= data_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8] <= data_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9] <= data_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10] <= data_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11] <= data_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12] <= data_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13] <= data_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14] <= data_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15] <= data_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[0] <= current_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[1] <= current_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[2] <= current_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[3] <= current_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[4] <= current_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[5] <= current_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[6] <= current_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[7] <= current_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[8] <= current_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[9] <= current_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[10] <= current_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[11] <= current_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[12] <= current_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[13] <= current_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[14] <= current_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[15] <= current_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[16] <= current_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[17] <= current_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[18] <= current_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_address[19] <= current_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_buffer_empty <= sdram_buffer:sdram_buffer_inst.empty
sdram_buffer_full <= sdram_buffer_full.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component
data[0] => scfifo_uh31:auto_generated.data[0]
data[1] => scfifo_uh31:auto_generated.data[1]
data[2] => scfifo_uh31:auto_generated.data[2]
data[3] => scfifo_uh31:auto_generated.data[3]
data[4] => scfifo_uh31:auto_generated.data[4]
data[5] => scfifo_uh31:auto_generated.data[5]
data[6] => scfifo_uh31:auto_generated.data[6]
data[7] => scfifo_uh31:auto_generated.data[7]
data[8] => scfifo_uh31:auto_generated.data[8]
data[9] => scfifo_uh31:auto_generated.data[9]
data[10] => scfifo_uh31:auto_generated.data[10]
data[11] => scfifo_uh31:auto_generated.data[11]
data[12] => scfifo_uh31:auto_generated.data[12]
data[13] => scfifo_uh31:auto_generated.data[13]
data[14] => scfifo_uh31:auto_generated.data[14]
data[15] => scfifo_uh31:auto_generated.data[15]
data[16] => scfifo_uh31:auto_generated.data[16]
data[17] => scfifo_uh31:auto_generated.data[17]
data[18] => scfifo_uh31:auto_generated.data[18]
data[19] => scfifo_uh31:auto_generated.data[19]
data[20] => scfifo_uh31:auto_generated.data[20]
data[21] => scfifo_uh31:auto_generated.data[21]
data[22] => scfifo_uh31:auto_generated.data[22]
data[23] => scfifo_uh31:auto_generated.data[23]
data[24] => scfifo_uh31:auto_generated.data[24]
data[25] => scfifo_uh31:auto_generated.data[25]
data[26] => scfifo_uh31:auto_generated.data[26]
data[27] => scfifo_uh31:auto_generated.data[27]
data[28] => scfifo_uh31:auto_generated.data[28]
data[29] => scfifo_uh31:auto_generated.data[29]
data[30] => scfifo_uh31:auto_generated.data[30]
data[31] => scfifo_uh31:auto_generated.data[31]
data[32] => scfifo_uh31:auto_generated.data[32]
data[33] => scfifo_uh31:auto_generated.data[33]
data[34] => scfifo_uh31:auto_generated.data[34]
data[35] => scfifo_uh31:auto_generated.data[35]
data[36] => scfifo_uh31:auto_generated.data[36]
q[0] <= scfifo_uh31:auto_generated.q[0]
q[1] <= scfifo_uh31:auto_generated.q[1]
q[2] <= scfifo_uh31:auto_generated.q[2]
q[3] <= scfifo_uh31:auto_generated.q[3]
q[4] <= scfifo_uh31:auto_generated.q[4]
q[5] <= scfifo_uh31:auto_generated.q[5]
q[6] <= scfifo_uh31:auto_generated.q[6]
q[7] <= scfifo_uh31:auto_generated.q[7]
q[8] <= scfifo_uh31:auto_generated.q[8]
q[9] <= scfifo_uh31:auto_generated.q[9]
q[10] <= scfifo_uh31:auto_generated.q[10]
q[11] <= scfifo_uh31:auto_generated.q[11]
q[12] <= scfifo_uh31:auto_generated.q[12]
q[13] <= scfifo_uh31:auto_generated.q[13]
q[14] <= scfifo_uh31:auto_generated.q[14]
q[15] <= scfifo_uh31:auto_generated.q[15]
q[16] <= scfifo_uh31:auto_generated.q[16]
q[17] <= scfifo_uh31:auto_generated.q[17]
q[18] <= scfifo_uh31:auto_generated.q[18]
q[19] <= scfifo_uh31:auto_generated.q[19]
q[20] <= scfifo_uh31:auto_generated.q[20]
q[21] <= scfifo_uh31:auto_generated.q[21]
q[22] <= scfifo_uh31:auto_generated.q[22]
q[23] <= scfifo_uh31:auto_generated.q[23]
q[24] <= scfifo_uh31:auto_generated.q[24]
q[25] <= scfifo_uh31:auto_generated.q[25]
q[26] <= scfifo_uh31:auto_generated.q[26]
q[27] <= scfifo_uh31:auto_generated.q[27]
q[28] <= scfifo_uh31:auto_generated.q[28]
q[29] <= scfifo_uh31:auto_generated.q[29]
q[30] <= scfifo_uh31:auto_generated.q[30]
q[31] <= scfifo_uh31:auto_generated.q[31]
q[32] <= scfifo_uh31:auto_generated.q[32]
q[33] <= scfifo_uh31:auto_generated.q[33]
q[34] <= scfifo_uh31:auto_generated.q[34]
q[35] <= scfifo_uh31:auto_generated.q[35]
q[36] <= scfifo_uh31:auto_generated.q[36]
wrreq => scfifo_uh31:auto_generated.wrreq
rdreq => scfifo_uh31:auto_generated.rdreq
clock => scfifo_uh31:auto_generated.clock
aclr => scfifo_uh31:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_uh31:auto_generated.empty
full <= scfifo_uh31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated
aclr => a_dpfifo_5o31:dpfifo.aclr
clock => a_dpfifo_5o31:dpfifo.clock
data[0] => a_dpfifo_5o31:dpfifo.data[0]
data[1] => a_dpfifo_5o31:dpfifo.data[1]
data[2] => a_dpfifo_5o31:dpfifo.data[2]
data[3] => a_dpfifo_5o31:dpfifo.data[3]
data[4] => a_dpfifo_5o31:dpfifo.data[4]
data[5] => a_dpfifo_5o31:dpfifo.data[5]
data[6] => a_dpfifo_5o31:dpfifo.data[6]
data[7] => a_dpfifo_5o31:dpfifo.data[7]
data[8] => a_dpfifo_5o31:dpfifo.data[8]
data[9] => a_dpfifo_5o31:dpfifo.data[9]
data[10] => a_dpfifo_5o31:dpfifo.data[10]
data[11] => a_dpfifo_5o31:dpfifo.data[11]
data[12] => a_dpfifo_5o31:dpfifo.data[12]
data[13] => a_dpfifo_5o31:dpfifo.data[13]
data[14] => a_dpfifo_5o31:dpfifo.data[14]
data[15] => a_dpfifo_5o31:dpfifo.data[15]
data[16] => a_dpfifo_5o31:dpfifo.data[16]
data[17] => a_dpfifo_5o31:dpfifo.data[17]
data[18] => a_dpfifo_5o31:dpfifo.data[18]
data[19] => a_dpfifo_5o31:dpfifo.data[19]
data[20] => a_dpfifo_5o31:dpfifo.data[20]
data[21] => a_dpfifo_5o31:dpfifo.data[21]
data[22] => a_dpfifo_5o31:dpfifo.data[22]
data[23] => a_dpfifo_5o31:dpfifo.data[23]
data[24] => a_dpfifo_5o31:dpfifo.data[24]
data[25] => a_dpfifo_5o31:dpfifo.data[25]
data[26] => a_dpfifo_5o31:dpfifo.data[26]
data[27] => a_dpfifo_5o31:dpfifo.data[27]
data[28] => a_dpfifo_5o31:dpfifo.data[28]
data[29] => a_dpfifo_5o31:dpfifo.data[29]
data[30] => a_dpfifo_5o31:dpfifo.data[30]
data[31] => a_dpfifo_5o31:dpfifo.data[31]
data[32] => a_dpfifo_5o31:dpfifo.data[32]
data[33] => a_dpfifo_5o31:dpfifo.data[33]
data[34] => a_dpfifo_5o31:dpfifo.data[34]
data[35] => a_dpfifo_5o31:dpfifo.data[35]
data[36] => a_dpfifo_5o31:dpfifo.data[36]
empty <= a_dpfifo_5o31:dpfifo.empty
full <= a_dpfifo_5o31:dpfifo.full
q[0] <= a_dpfifo_5o31:dpfifo.q[0]
q[1] <= a_dpfifo_5o31:dpfifo.q[1]
q[2] <= a_dpfifo_5o31:dpfifo.q[2]
q[3] <= a_dpfifo_5o31:dpfifo.q[3]
q[4] <= a_dpfifo_5o31:dpfifo.q[4]
q[5] <= a_dpfifo_5o31:dpfifo.q[5]
q[6] <= a_dpfifo_5o31:dpfifo.q[6]
q[7] <= a_dpfifo_5o31:dpfifo.q[7]
q[8] <= a_dpfifo_5o31:dpfifo.q[8]
q[9] <= a_dpfifo_5o31:dpfifo.q[9]
q[10] <= a_dpfifo_5o31:dpfifo.q[10]
q[11] <= a_dpfifo_5o31:dpfifo.q[11]
q[12] <= a_dpfifo_5o31:dpfifo.q[12]
q[13] <= a_dpfifo_5o31:dpfifo.q[13]
q[14] <= a_dpfifo_5o31:dpfifo.q[14]
q[15] <= a_dpfifo_5o31:dpfifo.q[15]
q[16] <= a_dpfifo_5o31:dpfifo.q[16]
q[17] <= a_dpfifo_5o31:dpfifo.q[17]
q[18] <= a_dpfifo_5o31:dpfifo.q[18]
q[19] <= a_dpfifo_5o31:dpfifo.q[19]
q[20] <= a_dpfifo_5o31:dpfifo.q[20]
q[21] <= a_dpfifo_5o31:dpfifo.q[21]
q[22] <= a_dpfifo_5o31:dpfifo.q[22]
q[23] <= a_dpfifo_5o31:dpfifo.q[23]
q[24] <= a_dpfifo_5o31:dpfifo.q[24]
q[25] <= a_dpfifo_5o31:dpfifo.q[25]
q[26] <= a_dpfifo_5o31:dpfifo.q[26]
q[27] <= a_dpfifo_5o31:dpfifo.q[27]
q[28] <= a_dpfifo_5o31:dpfifo.q[28]
q[29] <= a_dpfifo_5o31:dpfifo.q[29]
q[30] <= a_dpfifo_5o31:dpfifo.q[30]
q[31] <= a_dpfifo_5o31:dpfifo.q[31]
q[32] <= a_dpfifo_5o31:dpfifo.q[32]
q[33] <= a_dpfifo_5o31:dpfifo.q[33]
q[34] <= a_dpfifo_5o31:dpfifo.q[34]
q[35] <= a_dpfifo_5o31:dpfifo.q[35]
q[36] <= a_dpfifo_5o31:dpfifo.q[36]
rdreq => a_dpfifo_5o31:dpfifo.rreq
wrreq => a_dpfifo_5o31:dpfifo.wreq


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo
aclr => a_fefifo_66e:fifo_state.aclr
aclr => cntr_0ob:rd_ptr_count.aclr
aclr => cntr_0ob:wr_ptr.aclr
clock => a_fefifo_66e:fifo_state.clock
clock => altsyncram_akm1:FIFOram.clock0
clock => altsyncram_akm1:FIFOram.clock1
clock => cntr_0ob:rd_ptr_count.clock
clock => cntr_0ob:wr_ptr.clock
data[0] => altsyncram_akm1:FIFOram.data_a[0]
data[1] => altsyncram_akm1:FIFOram.data_a[1]
data[2] => altsyncram_akm1:FIFOram.data_a[2]
data[3] => altsyncram_akm1:FIFOram.data_a[3]
data[4] => altsyncram_akm1:FIFOram.data_a[4]
data[5] => altsyncram_akm1:FIFOram.data_a[5]
data[6] => altsyncram_akm1:FIFOram.data_a[6]
data[7] => altsyncram_akm1:FIFOram.data_a[7]
data[8] => altsyncram_akm1:FIFOram.data_a[8]
data[9] => altsyncram_akm1:FIFOram.data_a[9]
data[10] => altsyncram_akm1:FIFOram.data_a[10]
data[11] => altsyncram_akm1:FIFOram.data_a[11]
data[12] => altsyncram_akm1:FIFOram.data_a[12]
data[13] => altsyncram_akm1:FIFOram.data_a[13]
data[14] => altsyncram_akm1:FIFOram.data_a[14]
data[15] => altsyncram_akm1:FIFOram.data_a[15]
data[16] => altsyncram_akm1:FIFOram.data_a[16]
data[17] => altsyncram_akm1:FIFOram.data_a[17]
data[18] => altsyncram_akm1:FIFOram.data_a[18]
data[19] => altsyncram_akm1:FIFOram.data_a[19]
data[20] => altsyncram_akm1:FIFOram.data_a[20]
data[21] => altsyncram_akm1:FIFOram.data_a[21]
data[22] => altsyncram_akm1:FIFOram.data_a[22]
data[23] => altsyncram_akm1:FIFOram.data_a[23]
data[24] => altsyncram_akm1:FIFOram.data_a[24]
data[25] => altsyncram_akm1:FIFOram.data_a[25]
data[26] => altsyncram_akm1:FIFOram.data_a[26]
data[27] => altsyncram_akm1:FIFOram.data_a[27]
data[28] => altsyncram_akm1:FIFOram.data_a[28]
data[29] => altsyncram_akm1:FIFOram.data_a[29]
data[30] => altsyncram_akm1:FIFOram.data_a[30]
data[31] => altsyncram_akm1:FIFOram.data_a[31]
data[32] => altsyncram_akm1:FIFOram.data_a[32]
data[33] => altsyncram_akm1:FIFOram.data_a[33]
data[34] => altsyncram_akm1:FIFOram.data_a[34]
data[35] => altsyncram_akm1:FIFOram.data_a[35]
data[36] => altsyncram_akm1:FIFOram.data_a[36]
empty <= a_fefifo_66e:fifo_state.empty
full <= a_fefifo_66e:fifo_state.full
q[0] <= altsyncram_akm1:FIFOram.q_b[0]
q[1] <= altsyncram_akm1:FIFOram.q_b[1]
q[2] <= altsyncram_akm1:FIFOram.q_b[2]
q[3] <= altsyncram_akm1:FIFOram.q_b[3]
q[4] <= altsyncram_akm1:FIFOram.q_b[4]
q[5] <= altsyncram_akm1:FIFOram.q_b[5]
q[6] <= altsyncram_akm1:FIFOram.q_b[6]
q[7] <= altsyncram_akm1:FIFOram.q_b[7]
q[8] <= altsyncram_akm1:FIFOram.q_b[8]
q[9] <= altsyncram_akm1:FIFOram.q_b[9]
q[10] <= altsyncram_akm1:FIFOram.q_b[10]
q[11] <= altsyncram_akm1:FIFOram.q_b[11]
q[12] <= altsyncram_akm1:FIFOram.q_b[12]
q[13] <= altsyncram_akm1:FIFOram.q_b[13]
q[14] <= altsyncram_akm1:FIFOram.q_b[14]
q[15] <= altsyncram_akm1:FIFOram.q_b[15]
q[16] <= altsyncram_akm1:FIFOram.q_b[16]
q[17] <= altsyncram_akm1:FIFOram.q_b[17]
q[18] <= altsyncram_akm1:FIFOram.q_b[18]
q[19] <= altsyncram_akm1:FIFOram.q_b[19]
q[20] <= altsyncram_akm1:FIFOram.q_b[20]
q[21] <= altsyncram_akm1:FIFOram.q_b[21]
q[22] <= altsyncram_akm1:FIFOram.q_b[22]
q[23] <= altsyncram_akm1:FIFOram.q_b[23]
q[24] <= altsyncram_akm1:FIFOram.q_b[24]
q[25] <= altsyncram_akm1:FIFOram.q_b[25]
q[26] <= altsyncram_akm1:FIFOram.q_b[26]
q[27] <= altsyncram_akm1:FIFOram.q_b[27]
q[28] <= altsyncram_akm1:FIFOram.q_b[28]
q[29] <= altsyncram_akm1:FIFOram.q_b[29]
q[30] <= altsyncram_akm1:FIFOram.q_b[30]
q[31] <= altsyncram_akm1:FIFOram.q_b[31]
q[32] <= altsyncram_akm1:FIFOram.q_b[32]
q[33] <= altsyncram_akm1:FIFOram.q_b[33]
q[34] <= altsyncram_akm1:FIFOram.q_b[34]
q[35] <= altsyncram_akm1:FIFOram.q_b[35]
q[36] <= altsyncram_akm1:FIFOram.q_b[36]
rreq => a_fefifo_66e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_66e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_0ob:rd_ptr_count.sclr
sclr => cntr_0ob:wr_ptr.sclr
wreq => a_fefifo_66e:fifo_state.wreq
wreq => valid_wreq.IN0


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_co7:count_usedw.aclr
clock => cntr_co7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_co7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|a_fefifo_66e:fifo_state|cntr_co7:count_usedw
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|altsyncram_akm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|cntr_0ob:rd_ptr_count
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_buffer:sdram_buffer_inst|scfifo:scfifo_component|scfifo_uh31:auto_generated|a_dpfifo_5o31:dpfifo|cntr_0ob:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component
inclk[0] => sdram_clkgen_altpll:auto_generated.inclk[0]
inclk[1] => sdram_clkgen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|rzfpga_pc|ram_manager:ram_manager_inst|sdram_clkgen:sdram_clkgen_inst|altpll:altpll_component|sdram_clkgen_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|rzfpga_pc|ram_manager:ram_manager_inst|sdram:sdram_inst
clk => WrData2[0].CLK
clk => WrData2[1].CLK
clk => WrData2[2].CLK
clk => WrData2[3].CLK
clk => WrData2[4].CLK
clk => WrData2[5].CLK
clk => WrData2[6].CLK
clk => WrData2[7].CLK
clk => WrData2[8].CLK
clk => WrData2[9].CLK
clk => WrData2[10].CLK
clk => WrData2[11].CLK
clk => WrData2[12].CLK
clk => WrData2[13].CLK
clk => WrData2[14].CLK
clk => WrData2[15].CLK
clk => WrData1[0].CLK
clk => WrData1[1].CLK
clk => WrData1[2].CLK
clk => WrData1[3].CLK
clk => WrData1[4].CLK
clk => WrData1[5].CLK
clk => WrData1[6].CLK
clk => WrData1[7].CLK
clk => WrData1[8].CLK
clk => WrData1[9].CLK
clk => WrData1[10].CLK
clk => WrData1[11].CLK
clk => WrData1[12].CLK
clk => WrData1[13].CLK
clk => WrData1[14].CLK
clk => WrData1[15].CLK
clk => SDRAM_DQ_OE.CLK
clk => RdData[0]~reg0.CLK
clk => RdData[1]~reg0.CLK
clk => RdData[2]~reg0.CLK
clk => RdData[3]~reg0.CLK
clk => RdData[4]~reg0.CLK
clk => RdData[5]~reg0.CLK
clk => RdData[6]~reg0.CLK
clk => RdData[7]~reg0.CLK
clk => RdData[8]~reg0.CLK
clk => RdData[9]~reg0.CLK
clk => RdData[10]~reg0.CLK
clk => RdData[11]~reg0.CLK
clk => RdData[12]~reg0.CLK
clk => RdData[13]~reg0.CLK
clk => RdData[14]~reg0.CLK
clk => RdData[15]~reg0.CLK
clk => RdDataValidPipe[0].CLK
clk => RdDataValidPipe[1].CLK
clk => RdDataValidPipe[2].CLK
clk => RdDataValidPipe[3].CLK
clk => SDRAM_DQM[0]~reg0.CLK
clk => SDRAM_DQM[1]~reg0.CLK
clk => SDRAM_A[0]~reg0.CLK
clk => SDRAM_A[1]~reg0.CLK
clk => SDRAM_A[2]~reg0.CLK
clk => SDRAM_A[3]~reg0.CLK
clk => SDRAM_A[4]~reg0.CLK
clk => SDRAM_A[5]~reg0.CLK
clk => SDRAM_A[6]~reg0.CLK
clk => SDRAM_A[7]~reg0.CLK
clk => SDRAM_A[8]~reg0.CLK
clk => SDRAM_A[9]~reg0.CLK
clk => SDRAM_A[10]~reg0.CLK
clk => SDRAM_BA[0]~reg0.CLK
clk => SDRAM_CMD[0].CLK
clk => SDRAM_CMD[1].CLK
clk => SDRAM_CMD[2].CLK
clk => AddrR[0].CLK
clk => AddrR[1].CLK
clk => AddrR[2].CLK
clk => AddrR[3].CLK
clk => AddrR[4].CLK
clk => AddrR[5].CLK
clk => AddrR[6].CLK
clk => AddrR[7].CLK
clk => AddrR[8].CLK
clk => AddrR[9].CLK
clk => AddrR[10].CLK
clk => AddrR[11].CLK
clk => AddrR[12].CLK
clk => AddrR[13].CLK
clk => AddrR[14].CLK
clk => AddrR[15].CLK
clk => AddrR[16].CLK
clk => AddrR[17].CLK
clk => AddrR[18].CLK
clk => AddrR[19].CLK
clk => ReadSelected.CLK
clk => state~1.DATAIN
RdReq => RdGnt.IN1
RdReq => always2.IN0
RdReq => state.DATAB
RdReq => ReadCycle.DATAB
RdReq => RdGnt.IN0
RdReq => write_now.IN0
RdGnt <= RdGnt.DB_MAX_OUTPUT_PORT_TYPE
RdAddr[0] => Addr[0].DATAB
RdAddr[1] => Addr[1].DATAB
RdAddr[2] => Addr[2].DATAB
RdAddr[3] => Addr[3].DATAB
RdAddr[4] => Addr[4].DATAB
RdAddr[5] => Addr[5].DATAB
RdAddr[6] => Addr[6].DATAB
RdAddr[7] => Addr[7].DATAB
RdAddr[8] => Addr[8].DATAB
RdAddr[9] => Addr[9].DATAB
RdAddr[10] => Addr[10].DATAB
RdAddr[11] => Addr[11].DATAB
RdAddr[12] => Addr[12].DATAB
RdAddr[13] => Addr[13].DATAB
RdAddr[14] => Addr[14].DATAB
RdAddr[15] => Addr[15].DATAB
RdAddr[16] => Addr[16].DATAB
RdAddr[17] => Addr[17].DATAB
RdAddr[18] => Addr[18].DATAB
RdAddr[19] => Addr[19].DATAB
RdData[0] <= RdData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[1] <= RdData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[2] <= RdData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[3] <= RdData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[4] <= RdData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[5] <= RdData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[6] <= RdData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[7] <= RdData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[8] <= RdData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[9] <= RdData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[10] <= RdData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[11] <= RdData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[12] <= RdData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[13] <= RdData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[14] <= RdData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdData[15] <= RdData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdDataValid <= RdDataValidPipe[3].DB_MAX_OUTPUT_PORT_TYPE
WrReq => write_now.IN1
WrReq => WrGnt.IN1
WrReq => always2.IN1
WrReq => state.DATAA
WrGnt <= WrGnt.DB_MAX_OUTPUT_PORT_TYPE
WrAddr[0] => Addr[0].DATAA
WrAddr[1] => Addr[1].DATAA
WrAddr[2] => Addr[2].DATAA
WrAddr[3] => Addr[3].DATAA
WrAddr[4] => Addr[4].DATAA
WrAddr[5] => Addr[5].DATAA
WrAddr[6] => Addr[6].DATAA
WrAddr[7] => Addr[7].DATAA
WrAddr[8] => Addr[8].DATAA
WrAddr[9] => Addr[9].DATAA
WrAddr[10] => Addr[10].DATAA
WrAddr[11] => Addr[11].DATAA
WrAddr[12] => Addr[12].DATAA
WrAddr[13] => Addr[13].DATAA
WrAddr[14] => Addr[14].DATAA
WrAddr[15] => Addr[15].DATAA
WrAddr[16] => Addr[16].DATAA
WrAddr[17] => Addr[17].DATAA
WrAddr[18] => Addr[18].DATAA
WrAddr[19] => Addr[19].DATAA
WrData[0] => WrData1[0].DATAIN
WrData[1] => WrData1[1].DATAIN
WrData[2] => WrData1[2].DATAIN
WrData[3] => WrData1[3].DATAIN
WrData[4] => WrData1[4].DATAIN
WrData[5] => WrData1[5].DATAIN
WrData[6] => WrData1[6].DATAIN
WrData[7] => WrData1[7].DATAIN
WrData[8] => WrData1[8].DATAIN
WrData[9] => WrData1[9].DATAIN
WrData[10] => WrData1[10].DATAIN
WrData[11] => WrData1[11].DATAIN
WrData[12] => WrData1[12].DATAIN
WrData[13] => WrData1[13].DATAIN
WrData[14] => WrData1[14].DATAIN
WrData[15] => WrData1[15].DATAIN
SDRAM_CKE <= <VCC>
SDRAM_WEn <= SDRAM_CMD[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CASn <= SDRAM_CMD[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RASn <= SDRAM_CMD[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[0] <= SDRAM_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= SDRAM_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= SDRAM_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= SDRAM_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= SDRAM_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= SDRAM_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= SDRAM_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= SDRAM_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= SDRAM_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= SDRAM_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= SDRAM_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_BA[0] <= SDRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[0] <= SDRAM_DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQM[1] <= SDRAM_DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQ[0] <> SDRAM_DQ[0]
SDRAM_DQ[1] <> SDRAM_DQ[1]
SDRAM_DQ[2] <> SDRAM_DQ[2]
SDRAM_DQ[3] <> SDRAM_DQ[3]
SDRAM_DQ[4] <> SDRAM_DQ[4]
SDRAM_DQ[5] <> SDRAM_DQ[5]
SDRAM_DQ[6] <> SDRAM_DQ[6]
SDRAM_DQ[7] <> SDRAM_DQ[7]
SDRAM_DQ[8] <> SDRAM_DQ[8]
SDRAM_DQ[9] <> SDRAM_DQ[9]
SDRAM_DQ[10] <> SDRAM_DQ[10]
SDRAM_DQ[11] <> SDRAM_DQ[11]
SDRAM_DQ[12] <> SDRAM_DQ[12]
SDRAM_DQ[13] <> SDRAM_DQ[13]
SDRAM_DQ[14] <> SDRAM_DQ[14]
SDRAM_DQ[15] <> SDRAM_DQ[15]


|rzfpga_pc|hvsync_generator:hvsync_generator_inst
clk50 => loc[0]~reg0.CLK
clk50 => loc[1]~reg0.CLK
clk50 => loc[2]~reg0.CLK
clk50 => loc[3]~reg0.CLK
clk50 => loc[4]~reg0.CLK
clk50 => loc[5]~reg0.CLK
clk50 => loc[6]~reg0.CLK
clk50 => loc[7]~reg0.CLK
clk50 => loc[8]~reg0.CLK
clk50 => loc[9]~reg0.CLK
clk50 => loc[10]~reg0.CLK
clk50 => loc[11]~reg0.CLK
clk50 => loc[12]~reg0.CLK
clk50 => loc[13]~reg0.CLK
clk50 => loc[14]~reg0.CLK
clk50 => loc[15]~reg0.CLK
clk50 => loc[16]~reg0.CLK
clk50 => loc[17]~reg0.CLK
clk50 => loc[18]~reg0.CLK
clk50 => loc[19]~reg0.CLK
clk50 => pixel_clk~reg0.CLK
clk50 => counter_value[0].CLK
clk50 => counter_value[1].CLK
clk50 => counter_value[2].CLK
clk50 => counter_value[3].CLK
clk50 => counter_value[4].CLK
clk50 => counter_value[5].CLK
clk50 => counter_value[6].CLK
clk50 => counter_value[7].CLK
clk50 => counter_value[8].CLK
clk50 => counter_value[9].CLK
clk50 => counter_value[10].CLK
clk50 => counter_value[11].CLK
clk50 => counter_value[12].CLK
clk50 => counter_value[13].CLK
clk50 => counter_value[14].CLK
clk50 => counter_value[15].CLK
clk50 => counter_value[16].CLK
clk50 => counter_value[17].CLK
clk50 => counter_value[18].CLK
clk50 => counter_value[19].CLK
clk50 => counter_value[20].CLK
clk50 => counter_value[21].CLK
clk50 => counter_value[22].CLK
clk50 => counter_value[23].CLK
clk50 => counter_value[24].CLK
clk50 => counter_value[25].CLK
clk50 => counter_value[26].CLK
clk50 => counter_value[27].CLK
clk50 => counter_value[28].CLK
clk50 => counter_value[29].CLK
clk50 => counter_value[30].CLK
clk50 => counter_value[31].CLK
vga_h_sync <= vga_HS.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_VS.DB_MAX_OUTPUT_PORT_TYPE
inDisplayArea <= inDisplayArea~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_clk <= pixel_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[0] <= loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[1] <= loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[2] <= loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[3] <= loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[4] <= loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[5] <= loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[6] <= loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[7] <= loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[8] <= loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[9] <= loc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[10] <= loc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[11] <= loc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[12] <= loc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[13] <= loc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[14] <= loc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[15] <= loc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[16] <= loc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[17] <= loc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[18] <= loc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loc[19] <= loc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|rzfpga_pc|n2tmux16way:n2tmux16way_inst_a
data0 => sub_wire1[0].IN1
data1 => sub_wire1[1].IN1
data10 => sub_wire1[10].IN1
data11 => sub_wire1[11].IN1
data12 => sub_wire1[12].IN1
data13 => sub_wire1[13].IN1
data14 => sub_wire1[14].IN1
data15 => sub_wire1[15].IN1
data2 => sub_wire1[2].IN1
data3 => sub_wire1[3].IN1
data4 => sub_wire1[4].IN1
data5 => sub_wire1[5].IN1
data6 => sub_wire1[6].IN1
data7 => sub_wire1[7].IN1
data8 => sub_wire1[8].IN1
data9 => sub_wire1[9].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
result <= lpm_mux:LPM_MUX_component.result


|rzfpga_pc|n2tmux16way:n2tmux16way_inst_a|lpm_mux:LPM_MUX_component
data[0][0] => mux_vsc:auto_generated.data[0]
data[1][0] => mux_vsc:auto_generated.data[1]
data[2][0] => mux_vsc:auto_generated.data[2]
data[3][0] => mux_vsc:auto_generated.data[3]
data[4][0] => mux_vsc:auto_generated.data[4]
data[5][0] => mux_vsc:auto_generated.data[5]
data[6][0] => mux_vsc:auto_generated.data[6]
data[7][0] => mux_vsc:auto_generated.data[7]
data[8][0] => mux_vsc:auto_generated.data[8]
data[9][0] => mux_vsc:auto_generated.data[9]
data[10][0] => mux_vsc:auto_generated.data[10]
data[11][0] => mux_vsc:auto_generated.data[11]
data[12][0] => mux_vsc:auto_generated.data[12]
data[13][0] => mux_vsc:auto_generated.data[13]
data[14][0] => mux_vsc:auto_generated.data[14]
data[15][0] => mux_vsc:auto_generated.data[15]
sel[0] => mux_vsc:auto_generated.sel[0]
sel[1] => mux_vsc:auto_generated.sel[1]
sel[2] => mux_vsc:auto_generated.sel[2]
sel[3] => mux_vsc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vsc:auto_generated.result[0]


|rzfpga_pc|n2tmux16way:n2tmux16way_inst_a|lpm_mux:LPM_MUX_component|mux_vsc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


