cpu0:cache0:wt:11000
cpu1:cache1:rd:1000
cache0:membus:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:wt:11000
membus:mem:rd:1000
mem:membus:wt:11000
mem:membus:rd:1000
membus:cache0:wt:11000
membus:cache1:rd:1000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache0:cpu0:wt:10000
cache1:membus:rd:11000
cpu0:cache0:rd:10000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
membus:mem:rd:11000
cache1:membus:snp:10000
mem:membus:rd:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:cpu1:rd:11000
cpu0:cache0:wt:11000
cpu1:cache1:rd:11000
cache0:membus:wt:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:11000
cache1:membus:snp:11000
cpu1:cache1:wt:11000
membus:cache0:wt:11000
cache1:cpu1:wt:11000
cache0:cpu0:wt:11000
cpu1:cache1:rd:11000
cpu0:cache0:rd:11000
cache1:membus:rd:11000
cache0:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:11000
cache0:membus:snp:11000
cache1:membus:snp:11000
membus:cache1:rd:11000
membus:cache0:rd:11000
cache1:cpu1:rd:11000
cache0:cpu0:rd:11000
cpu1:cache1:wt:10000
cpu0:cache0:rd:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:rd:11000
membus:cache1:wt:10000
cache0:cpu0:rd:11000
cache1:cpu1:wt:10000
cpu0:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache0:rd:11000
cache1:cpu1:rd:11000
cache0:cpu0:rd:11000
cpu1:cache1:rd:1000
cpu0:cache0:wt:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:wt:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:1000
cache1:membus:snp:1000
cache1:membus:rd:1000
membus:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:1000
membus:cache0:rd:10000
cache1:cpu1:rd:1000
cache0:cpu0:rd:10000
cpu1:cache1:wt:10000
cpu0:cache0:rd:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:cache1:wt:10000
membus:cache0:rd:1000
cache1:cpu1:wt:10000
cache0:cpu0:rd:1000
cpu1:cache1:rd:1000
cpu0:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
membus:cache1:snp:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:cache0:rd:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
membus:cache1:rd:10000
cache0:membus:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:cpu0:rd:10000
cpu1:cache1:wt:11000
cpu0:cache0:rd:1000
cache1:cpu1:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
cache1:membus:snp:1000
membus:cache0:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:11000
membus:cache0:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:rd:1000
membus:cache1:rd:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:wt:11000
cache1:membus:snp:10000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:rd:11000
membus:cache0:rd:10000
membus:cache0:snp:11000
cache0:cpu0:rd:10000
cache0:membus:snp:11000
cpu0:cache0:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:11000
cache0:membus:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:cpu1:rd:11000
cpu0:cache0:rd:1000
cpu1:cache1:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:wt:11000
membus:cache0:rd:1000
cpu1:cache1:wt:10000
cache0:cpu0:rd:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:wt:10000
membus:cache1:snp:10000
cache1:cpu1:wt:10000
cache1:membus:snp:10000
cpu1:cache1:wt:11000
membus:cache0:rd:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:rd:10000
cache0:membus:snp:11000
cpu0:cache0:rd:11000
membus:mem:wt:11000
cache0:membus:rd:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
membus:cache0:snp:11000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
cache0:membus:snp:11000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:rd:11000
membus:cache0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:1000
cache0:membus:snp:11000
cpu0:cache0:rd:1000
membus:mem:rd:11000
cache0:membus:rd:1000
mem:membus:rd:11000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:rd:1000
membus:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cache0:membus:snp:1000
cpu0:cache0:rd:11000
membus:cache1:rd:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:rd:11000
cache0:membus:snp:11000
cache0:cpu0:rd:11000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:wt:11000
membus:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:10000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:cpu1:wt:11000
cache1:membus:snp:10000
cpu1:cache1:wt:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:cache0:wt:10000
cache0:membus:snp:1000
cache0:cpu0:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu0:cache0:rd:11000
membus:cache1:wt:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:1000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:cache0:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:rd:1000
cache1:cpu1:wt:11000
cpu0:cache0:rd:1000
cpu1:cache1:wt:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:wt:1000
membus:cache0:rd:1000
cache1:cpu1:wt:1000
cpu1:cache1:rd:11000
cache0:cpu0:rd:1000
cpu0:cache0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:rd:11000
membus:cache0:wt:10000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:cache0:wt:11000
cache1:cpu1:wt:10000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:wt:11000
membus:cache0:rd:10000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:wt:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
membus:cache1:snp:11000
cpu1:cache1:rd:10000
cache1:membus:snp:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:cache1:rd:10000
cpu0:cache0:rd:11000
cache1:cpu1:rd:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cpu1:cache1:rd:10000
cache1:membus:snp:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:snp:10000
membus:cache0:rd:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:cpu0:rd:11000
membus:cache1:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:11000
cache1:membus:snp:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:11000
membus:cache0:rd:1000
membus:cache1:rd:11000
cache0:cpu0:rd:1000
cache1:cpu1:rd:11000
cpu0:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
cache1:membus:snp:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:cpu1:rd:10000
membus:cache0:wt:11000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
cache0:membus:snp:11000
membus:cache1:snp:10000
membus:cache1:wt:11000
cache1:membus:snp:10000
cache1:cpu1:wt:11000
membus:cache0:rd:10000
cpu1:cache1:wt:11000
cache0:cpu0:rd:10000
cache1:cpu1:wt:11000
cpu0:cache0:rd:1000
cpu1:cache1:rd:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:1000
cache0:membus:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:1000
membus:cache1:rd:11000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
cache0:cpu0:wt:1000
cache1:membus:wt:1000
cpu0:cache0:rd:10000
membus:cache0:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:1000
membus:cache1:wt:1000
cache1:membus:snp:10000
cache1:cpu1:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu1:cache1:rd:10000
membus:cache0:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
cache0:membus:snp:10000
cache0:membus:wt:1000
membus:cache1:rd:10000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:rd:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:wt:1000
cache0:membus:snp:1000
cache0:cpu0:wt:1000
membus:mem:rd:1000
cpu0:cache0:rd:11000
mem:membus:rd:1000
cache0:membus:rd:11000
membus:cache1:rd:1000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:11000
cache0:membus:snp:10000
cache0:cpu0:rd:11000
membus:mem:rd:10000
cpu0:cache0:rd:10000
mem:membus:rd:10000
cache0:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:cache0:rd:10000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:wt:1000
cache0:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
membus:cache1:snp:1000
cpu1:cache1:rd:1000
cache1:membus:snp:1000
cache1:membus:rd:1000
membus:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:wt:10000
cache0:membus:wt:10000
membus:cache1:snp:10000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:rd:1000
membus:cache0:wt:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:wt:10000
cpu0:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:rd:1000
membus:cache1:wt:11000
cache0:cpu0:rd:1000
cache1:cpu1:wt:11000
cpu0:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:1000
membus:cache1:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:rd:10000
membus:cache0:rd:1000
cpu1:cache1:rd:10000
cache0:cpu0:rd:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:1000
membus:cache1:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:10000
membus:cache0:rd:10000
cache0:membus:snp:1000
membus:cache1:wt:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:cache1:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:10000
cache0:cpu0:wt:11000
cpu1:cache1:wt:11000
cpu0:cache0:wt:10000
cache1:membus:wt:11000
cache0:membus:wt:10000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:wt:11000
membus:cache0:wt:10000
cache1:cpu1:wt:11000
cache0:cpu0:wt:10000
cpu1:cache1:rd:11000
cpu0:cache0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache0:membus:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:membus:snp:10000
membus:mem:rd:10000
cache1:cpu1:rd:11000
mem:membus:rd:10000
cpu1:cache1:wt:10000
membus:cache0:rd:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:wt:10000
membus:cache1:snp:1000
cache1:cpu1:wt:10000
cache1:membus:snp:1000
cpu1:cache1:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:rd:1000
cache0:membus:snp:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:11000
membus:cache1:rd:1000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache0:rd:11000
cache0:membus:snp:10000
cache0:cpu0:rd:11000
cpu0:cache0:rd:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:rd:1000
membus:cache1:wt:10000
membus:cache1:snp:1000
cache1:cpu1:wt:10000
cache1:membus:snp:1000
cpu1:cache1:wt:11000
membus:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:rd:1000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:membus:snp:1000
membus:mem:rd:1000
cache1:cpu1:wt:11000
mem:membus:rd:1000
cpu1:cache1:wt:11000
membus:cache0:rd:1000
cache1:cpu1:wt:11000
cache0:cpu0:rd:1000
cpu1:cache1:rd:11000
cpu0:cache0:rd:11000
cache1:membus:rd:11000
cache0:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:11000
cache1:membus:snp:11000
cpu1:cache1:wt:10000
membus:cache0:rd:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:cpu0:rd:11000
cache0:membus:snp:10000
cpu0:cache0:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:rd:10000
membus:cache0:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:rd:11000
cache0:membus:snp:10000
cpu0:cache0:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:cpu0:rd:10000
cpu1:cache1:wt:10000
cpu0:cache0:rd:10000
cache1:membus:wt:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
membus:cache0:snp:10000
cache0:cpu0:rd:10000
cache0:membus:snp:10000
cpu0:cache0:wt:10000
membus:cache1:wt:10000
cache0:cpu0:wt:10000
cache1:cpu1:wt:10000
cpu0:cache0:wt:10000
cpu1:cache1:rd:11000
cache0:cpu0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:rd:11000
cpu0:cache0:wt:1000
mem:membus:rd:11000
cache0:membus:wt:1000
membus:cache1:rd:11000
membus:cache1:snp:1000
cache1:cpu1:rd:11000
cache1:membus:snp:1000
cpu1:cache1:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache0:wt:1000
cache0:membus:snp:10000
cache0:cpu0:wt:1000
membus:cache1:wt:10000
cpu0:cache0:rd:11000
cache1:cpu1:wt:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cpu1:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:rd:1000
membus:cache0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:11000
cache0:membus:snp:1000
cpu0:cache0:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:rd:1000
cache1:membus:snp:10000
cache1:cpu1:rd:1000
membus:cache0:rd:10000
cpu1:cache1:wt:1000
cache0:cpu0:rd:10000
cache1:cpu1:wt:1000
cpu0:cache0:wt:1000
cpu1:cache1:wt:11000
cache0:membus:wt:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:11000
membus:cache0:wt:1000
cache1:cpu1:wt:11000
cache0:cpu0:wt:1000
cpu1:cache1:rd:1000
cpu0:cache0:wt:11000
cache1:membus:rd:1000
cache0:membus:wt:11000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:cache1:rd:1000
membus:cache0:wt:11000
cache1:cpu1:rd:1000
cache0:cpu0:wt:11000
cpu1:cache1:rd:10000
cpu0:cache0:rd:1000
cache1:membus:rd:10000
cache0:membus:rd:1000
membus:cache0:snp:10000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:rd:10000
membus:cache0:rd:1000
mem:membus:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:1000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache0:membus:wt:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cache1:membus:snp:10000
cpu1:cache1:wt:10000
membus:mem:wt:10000
cache1:membus:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:10000
membus:cache0:rd:11000
cpu1:cache1:wt:11000
cache0:cpu0:rd:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
cache0:membus:snp:11000
membus:cache1:snp:1000
membus:cache1:wt:11000
cache1:membus:snp:1000
cache1:cpu1:wt:11000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:wt:10000
membus:cache0:wt:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:cpu0:wt:1000
cache0:membus:snp:10000
cpu0:cache0:rd:11000
membus:mem:wt:10000
cache0:membus:rd:11000
mem:membus:wt:10000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:cache0:rd:11000
cpu1:cache1:rd:1000
cache0:cpu0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:rd:1000
membus:cache1:wt:10000
cache0:cpu0:rd:1000
cache1:cpu1:wt:10000
cpu0:cache0:wt:11000
cpu1:cache1:rd:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:11000
cache0:membus:snp:10000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:wt:11000
membus:cache1:rd:10000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:10000
cache0:membus:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:10000
membus:cache0:rd:10000
cache1:cpu1:rd:11000
cpu1:cache1:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:membus:rd:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:rd:10000
membus:cache0:wt:1000
cache1:cpu1:rd:10000
cache0:cpu0:wt:1000
cpu1:cache1:wt:1000
cpu0:cache0:rd:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:cache1:wt:1000
membus:cache0:rd:10000
cache1:cpu1:wt:1000
cache0:cpu0:rd:10000
cpu1:cache1:wt:1000
cpu0:cache0:wt:1000
cache1:cpu1:wt:1000
cache0:membus:wt:1000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:rd:10000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:cache0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
cache0:membus:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:membus:snp:11000
membus:mem:rd:11000
cache1:cpu1:rd:10000
mem:membus:rd:11000
cpu1:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cache0:cpu0:rd:11000
cpu1:cache1:rd:11000
cpu0:cache0:wt:10000
cache1:membus:rd:11000
cache0:membus:wt:10000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:cache0:wt:10000
cache1:cpu1:rd:11000
cache0:cpu0:wt:10000
cpu1:cache1:rd:11000
cpu0:cache0:wt:11000
cache1:membus:rd:11000
cache0:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:11000
cache1:membus:snp:11000
cpu1:cache1:wt:1000
membus:cache0:wt:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:wt:11000
cache0:membus:snp:1000
cpu0:cache0:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:wt:1000
cache1:membus:snp:10000
cache1:cpu1:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu1:cache1:rd:11000
membus:cache0:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:10000
cache0:membus:snp:11000
cpu0:cache0:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:cache0:wt:1000
cpu1:cache1:rd:1000
cache0:cpu0:wt:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:wt:10000
cache0:membus:snp:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
membus:cache1:rd:1000
cache1:membus:snp:10000
cache1:cpu1:rd:1000
membus:mem:wt:10000
mem:membus:wt:10000
cpu1:cache1:rd:10000
membus:cache0:wt:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:10000
cache0:membus:snp:10000
cpu0:cache0:wt:1000
membus:cache1:rd:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:wt:1000
cache1:membus:rd:10000
mem:membus:wt:1000
membus:cache0:snp:10000
membus:cache0:wt:1000
cache0:membus:snp:10000
cache0:cpu0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu0:cache0:rd:10000
membus:cache1:rd:10000
cache0:membus:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:cpu0:rd:10000
cpu1:cache1:rd:10000
cpu0:cache0:wt:11000
cache1:membus:rd:10000
cache0:membus:wt:11000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:rd:10000
membus:cache0:wt:11000
cache1:cpu1:rd:10000
cache0:cpu0:wt:11000
cpu1:cache1:rd:1000
cpu0:cache0:rd:1000
cache1:membus:rd:1000
cache0:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:1000
membus:cache1:snp:1000
cache1:cpu1:rd:1000
cache1:membus:snp:1000
cpu1:cache1:rd:1000
membus:cache0:rd:1000
cache1:membus:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:10000
membus:cache0:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:membus:snp:10000
membus:mem:rd:10000
cache1:cpu1:rd:1000
mem:membus:rd:10000
cpu1:cache1:wt:11000
membus:cache0:rd:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:snp:11000
cache0:membus:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
cache1:membus:snp:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:11000
cache0:membus:snp:11000
cpu0:cache0:wt:10000
membus:cache1:rd:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:cpu1:rd:11000
cpu1:cache1:rd:1000
cache1:membus:snp:10000
cache1:membus:rd:1000
membus:mem:wt:10000
membus:cache0:snp:1000
mem:membus:wt:10000
membus:cache0:wt:10000
cache0:membus:snp:1000
cache0:cpu0:wt:10000
membus:mem:rd:1000
mem:membus:rd:1000
cpu0:cache0:rd:10000
membus:cache1:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:1000
cache1:membus:snp:10000
cache1:membus:rd:1000
membus:mem:rd:10000
membus:cache0:snp:1000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:membus:snp:1000
cache0:cpu0:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cpu0:cache0:wt:11000
membus:cache1:rd:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cpu1:cache1:wt:1000
cache1:membus:snp:11000
membus:mem:wt:11000
cache1:cpu1:wt:1000
mem:membus:wt:11000
cpu1:cache1:rd:10000
membus:cache0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:11000
cpu0:cache0:wt:1000
cache0:membus:snp:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:membus:snp:1000
membus:cache0:wt:1000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache0:cpu0:wt:1000
cpu0:cache0:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:cpu1:rd:11000
cpu0:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:membus:wt:1000
cache1:membus:rd:10000
membus:cache1:snp:1000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:wt:1000
membus:cache1:rd:10000
mem:membus:wt:1000
membus:cache0:wt:1000
cache1:cpu1:rd:10000
cpu1:cache1:wt:11000
cache0:cpu0:wt:1000
cpu0:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:1000
membus:cache1:wt:11000
mem:membus:rd:1000
membus:cache0:rd:1000
cache1:cpu1:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:1000
cache0:membus:snp:1000
cpu0:cache0:wt:11000
membus:cache1:rd:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache1:membus:snp:11000
cache1:membus:rd:11000
membus:mem:wt:11000
membus:cache0:snp:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:membus:snp:11000
cache0:cpu0:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cpu0:cache0:wt:11000
membus:cache1:rd:11000
cache0:cpu0:wt:11000
cache1:cpu1:rd:11000
cpu0:cache0:wt:1000
cpu1:cache1:wt:1000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
cache0:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:1000
membus:cache1:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:11000
cache0:cpu0:wt:1000
cache1:membus:wt:11000
cpu0:cache0:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
membus:cache1:snp:11000
cpu1:cache1:rd:1000
cache1:membus:snp:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:rd:11000
cache0:membus:snp:1000
cache0:cpu0:rd:11000
membus:cache1:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cache0:membus:wt:1000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
membus:cache1:snp:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:membus:snp:1000
cache1:cpu1:rd:1000
membus:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
cpu0:cache0:rd:11000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
membus:mem:rd:10000
cache1:membus:snp:11000
mem:membus:rd:10000
membus:cache1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:10000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
cpu0:cache0:rd:1000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:rd:1000
membus:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
cache0:membus:snp:1000
cache0:membus:rd:11000
membus:cache1:rd:1000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:11000
cache0:membus:snp:10000
cache0:cpu0:rd:11000
membus:mem:rd:10000
cpu0:cache0:wt:1000
mem:membus:rd:10000
cache0:membus:wt:1000
membus:cache1:rd:10000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:cpu1:wt:10000
membus:cache0:wt:1000
cpu1:cache1:rd:11000
cache0:cpu0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:wt:11000
cache0:membus:snp:11000
cache0:membus:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
membus:cache1:snp:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:11000
membus:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:mem:wt:10000
mem:membus:wt:10000
cpu0:cache0:rd:10000
membus:cache1:wt:10000
cache0:membus:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:10000
membus:cache1:rd:10000
membus:cache0:rd:10000
cache1:cpu1:rd:10000
cache0:cpu0:rd:10000
cpu1:cache1:rd:11000
cpu0:cache0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache0:membus:snp:11000
cache0:membus:rd:10000
membus:mem:rd:11000
membus:cache1:snp:10000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:membus:rd:11000
cpu0:cache0:rd:10000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
membus:mem:rd:11000
cache1:membus:snp:10000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:wt:1000
cache0:cpu0:rd:10000
cache1:membus:wt:1000
cpu0:cache0:wt:10000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cache0:membus:snp:1000
cpu0:cache0:rd:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:rd:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
cache1:cpu1:wt:1000
membus:cache1:snp:1000
cpu1:cache1:wt:11000
cache1:membus:snp:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:rd:1000
cache0:membus:snp:11000
cache0:cpu0:rd:1000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:rd:1000
membus:cache1:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:wt:11000
membus:cache0:rd:1000
cpu1:cache1:wt:1000
cache0:cpu0:rd:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cpu0:cache0:wt:11000
cache0:membus:snp:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
membus:cache1:wt:1000
cache1:membus:snp:11000
cache1:cpu1:wt:1000
membus:cache0:wt:11000
cpu1:cache1:wt:10000
cache0:cpu0:wt:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:10000
membus:cache0:rd:11000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:1000
cache0:membus:snp:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:1000
membus:cache1:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:cpu1:rd:10000
membus:cache0:wt:1000
cpu1:cache1:wt:10000
cache0:cpu0:wt:1000
cache1:cpu1:wt:10000
cpu0:cache0:wt:10000
cpu1:cache1:rd:1000
cache0:membus:wt:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
membus:cache1:snp:10000
cpu1:cache1:wt:10000
cache1:membus:snp:10000
cache1:membus:wt:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:11000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache1:membus:snp:11000
membus:mem:rd:11000
cache1:cpu1:wt:10000
mem:membus:rd:11000
cpu1:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cache0:cpu0:rd:11000
cpu1:cache1:wt:1000
cpu0:cache0:rd:11000
cache1:membus:wt:1000
cache0:membus:rd:11000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:wt:1000
membus:mem:rd:11000
mem:membus:wt:1000
mem:membus:rd:11000
membus:cache1:wt:1000
membus:cache0:rd:11000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache1:cpu1:wt:1000
cache0:membus:wt:10000
cpu1:cache1:wt:11000
membus:cache1:snp:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
membus:mem:wt:10000
cache0:membus:snp:11000
mem:membus:wt:10000
membus:cache0:wt:10000
membus:cache1:wt:11000
cache0:cpu0:wt:10000
cache1:cpu1:wt:11000
cpu0:cache0:rd:10000
cpu1:cache1:rd:11000
cache0:membus:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:rd:10000
membus:mem:rd:11000
mem:membus:rd:10000
mem:membus:rd:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:11000
cache0:membus:wt:11000
cache1:membus:rd:11000
membus:cache1:snp:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:cache0:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
membus:cache1:rd:11000
cache0:membus:rd:10000
cache1:cpu1:rd:11000
membus:cache1:snp:10000
cpu1:cache1:wt:1000
cache1:membus:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:1000
membus:cache0:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
membus:cache1:wt:1000
cache0:cpu0:wt:10000
cache1:cpu1:wt:1000
cpu0:cache0:rd:10000
cpu1:cache1:wt:11000
cache0:membus:rd:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:rd:10000
membus:mem:wt:11000
mem:membus:rd:10000
mem:membus:wt:11000
membus:cache0:rd:10000
membus:cache1:wt:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
cache0:membus:wt:11000
cache1:membus:rd:11000
membus:cache1:snp:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:cache0:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:10000
membus:cache1:rd:11000
cache0:membus:wt:10000
cache1:cpu1:rd:11000
membus:cache1:snp:10000
cpu1:cache1:rd:1000
cache1:membus:snp:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:snp:1000
membus:cache0:wt:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:wt:10000
cpu0:cache0:rd:11000
membus:cache1:rd:1000
cache0:membus:rd:11000
cache1:cpu1:rd:1000
membus:cache1:snp:11000
cpu1:cache1:rd:11000
cache1:membus:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:snp:11000
membus:cache0:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:1000
membus:cache1:rd:11000
cache0:membus:wt:1000
cache1:cpu1:rd:11000
membus:cache1:snp:1000
cpu1:cache1:wt:1000
cache1:membus:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:snp:1000
membus:cache0:wt:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:wt:1000
membus:cache1:wt:1000
cache0:cpu0:wt:1000
cache1:cpu1:wt:1000
cpu0:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:membus:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:11000
cache0:membus:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache1:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:10000
cache0:cpu0:wt:11000
cache1:membus:rd:10000
cpu0:cache0:rd:10000
membus:cache0:snp:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:cpu1:rd:10000
membus:cache0:wt:11000
cpu1:cache1:rd:11000
cache0:cpu0:wt:11000
cache1:membus:rd:11000
cpu0:cache0:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:11000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
membus:cache1:snp:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:cache0:rd:11000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:rd:11000
membus:cache1:wt:1000
cpu0:cache0:rd:11000
cache1:cpu1:wt:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cpu1:cache1:wt:10000
cache1:membus:snp:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:snp:10000
membus:cache0:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:rd:11000
membus:cache1:wt:10000
cpu0:cache0:rd:1000
cache1:cpu1:wt:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:wt:1000
cache1:membus:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:1000
membus:cache0:rd:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:rd:1000
membus:cache1:wt:1000
cpu0:cache0:rd:10000
cache1:cpu1:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:10000
membus:cache0:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:cpu0:rd:10000
membus:cache1:rd:10000
cpu0:cache0:wt:1000
cache1:cpu1:rd:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cpu1:cache1:rd:10000
cache1:membus:snp:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:snp:10000
membus:cache0:wt:1000
membus:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:cpu1:rd:10000
cpu0:cache0:wt:1000
cpu1:cache1:wt:10000
cache0:cpu0:wt:1000
cache1:cpu1:wt:10000
cpu0:cache0:wt:11000
cpu1:cache1:wt:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:wt:10000
cpu1:cache1:wt:1000
cache1:membus:snp:11000
cache1:membus:wt:1000
membus:mem:wt:11000
membus:cache0:snp:1000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
membus:cache1:wt:1000
cpu0:cache0:wt:10000
cache1:cpu1:wt:1000
cache0:membus:wt:10000
cpu1:cache1:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
membus:mem:wt:10000
cache0:membus:snp:10000
mem:membus:wt:10000
membus:cache0:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:cpu0:wt:10000
membus:cache1:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:membus:rd:1000
cpu1:cache1:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
cache0:membus:snp:1000
mem:membus:rd:1000
membus:cache0:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:rd:1000
membus:cache1:rd:1000
cpu0:cache0:rd:1000
cache1:cpu1:rd:1000
cache0:membus:rd:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:cache0:rd:1000
cpu1:cache1:wt:1000
cache0:cpu0:rd:1000
cache1:membus:wt:1000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:snp:11000
membus:cache1:wt:1000
cache1:membus:snp:11000
cache1:cpu1:wt:1000
membus:cache0:wt:11000
cpu1:cache1:rd:10000
cache0:cpu0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:mem:rd:10000
cpu0:cache0:wt:10000
mem:membus:rd:10000
cache0:membus:wt:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:wt:10000
membus:cache1:rd:1000
cache0:cpu0:wt:10000
cache1:cpu1:rd:1000
cpu0:cache0:rd:1000
cpu1:cache1:wt:1000
cache0:membus:rd:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:cache0:rd:1000
membus:cache0:snp:10000
cache0:cpu0:rd:1000
cache0:membus:snp:10000
cpu0:cache0:rd:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:wt:10000
cache1:membus:snp:1000
cache1:cpu1:wt:10000
membus:mem:rd:1000
cpu1:cache1:rd:1000
mem:membus:rd:1000
cache1:membus:rd:1000
membus:cache0:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cache0:membus:snp:1000
cpu0:cache0:wt:10000
membus:cache1:rd:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache1:membus:snp:10000
cache1:membus:rd:11000
membus:mem:wt:10000
membus:cache0:snp:11000
mem:membus:wt:10000
membus:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu0:cache0:wt:10000
membus:cache1:rd:11000
cache0:cpu0:wt:10000
cache1:cpu1:rd:11000
cpu0:cache0:wt:11000
cpu1:cache1:wt:1000
cache0:membus:wt:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:wt:1000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:cache1:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:1000
cache1:membus:snp:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:1000
membus:cache0:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:rd:1000
membus:cache1:rd:1000
cpu0:cache0:rd:10000
cache1:cpu1:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:1000
cache1:membus:snp:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:1000
membus:cache0:rd:10000
membus:cache1:rd:1000
cache0:cpu0:rd:10000
cache1:cpu1:rd:1000
cpu0:cache0:wt:1000
cpu1:cache1:wt:10000
cache0:membus:wt:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:wt:10000
membus:cache1:snp:1000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache1:membus:snp:1000
cache1:membus:rd:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:wt:1000
membus:cache0:snp:1000
cache0:cpu0:wt:1000
cache0:membus:snp:1000
cpu0:cache0:wt:10000
membus:cache1:rd:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cache1:membus:snp:10000
cpu1:cache1:wt:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:rd:1000
membus:cache1:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:1000
cache0:membus:snp:10000
cache0:cpu0:rd:1000
membus:cache1:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:11000
cache1:membus:snp:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:11000
membus:cache0:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:rd:1000
membus:cache1:rd:11000
cpu0:cache0:rd:11000
cache1:cpu1:rd:11000
cache0:membus:rd:11000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:wt:1000
membus:cache0:rd:11000
cache1:cpu1:wt:1000
cache0:cpu0:rd:11000
cpu1:cache1:rd:11000
cpu0:cache0:rd:11000
cache1:membus:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:11000
cache0:membus:snp:11000
cpu0:cache0:rd:1000
membus:cache1:rd:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:cpu1:rd:11000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:rd:1000
cache1:membus:rd:10000
mem:membus:rd:1000
membus:cache0:snp:10000
membus:cache0:rd:1000
cache0:membus:snp:10000
cache0:cpu0:rd:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu0:cache0:rd:10000
membus:cache1:rd:10000
cache0:membus:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:wt:11000
membus:cache1:snp:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:cache0:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cache0:cpu0:rd:10000
membus:cache1:wt:11000
cpu0:cache0:rd:10000
cache1:cpu1:wt:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:10000
membus:cache0:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:10000
cache1:cpu1:rd:10000
cpu0:cache0:wt:10000
cpu1:cache1:rd:10000
cache0:cpu0:wt:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
cache0:membus:snp:10000
membus:cache1:snp:11000
membus:cache1:rd:10000
cache1:membus:snp:11000
cache1:cpu1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:rd:1000
membus:cache0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:11000
cache0:membus:snp:1000
cpu0:cache0:rd:10000
membus:mem:rd:1000
cache0:membus:rd:10000
mem:membus:rd:1000
membus:cache1:snp:10000
membus:cache1:rd:1000
cache1:membus:snp:10000
cache1:cpu1:rd:1000
membus:cache0:rd:10000
cpu1:cache1:rd:1000
cache0:cpu0:rd:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
cache1:membus:snp:1000
membus:cache0:snp:11000
membus:cache0:wt:1000
cache0:membus:snp:11000
cache0:cpu0:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cpu0:cache0:wt:1000
membus:cache1:rd:11000
cache0:cpu0:wt:1000
cache1:cpu1:rd:11000
cpu0:cache0:rd:11000
cpu1:cache1:wt:11000
cache0:membus:rd:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:snp:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cache0:cpu0:rd:11000
cpu1:cache1:rd:1000
cpu0:cache0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu0:cache0:wt:11000
membus:cache1:rd:1000
cache0:cpu0:wt:11000
cache1:cpu1:rd:1000
cpu0:cache0:wt:1000
cpu1:cache1:wt:1000
cache0:membus:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:snp:1000
membus:cache1:wt:10000
membus:cache0:wt:1000
cache1:cpu1:wt:10000
cache0:cpu0:wt:1000
cpu1:cache1:wt:10000
cpu0:cache0:rd:1000
cache1:cpu1:wt:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cpu1:cache1:rd:11000
cache1:membus:snp:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:snp:11000
membus:cache0:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:rd:1000
membus:cache1:rd:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:wt:1000
cache1:membus:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:1000
membus:cache0:rd:10000
membus:cache1:wt:1000
cache0:cpu0:rd:10000
cache1:cpu1:wt:1000
cpu0:cache0:wt:11000
cpu1:cache1:rd:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:wt:11000
membus:cache1:rd:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:wt:11000
cache1:membus:rd:11000
cpu0:cache0:rd:1000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:rd:11000
membus:cache0:rd:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
cache0:membus:snp:11000
cache0:membus:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
membus:cache1:snp:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:cache0:wt:11000
membus:cache1:wt:1000
cache0:cpu0:wt:11000
cache1:cpu1:wt:1000
cpu0:cache0:rd:10000
cpu1:cache1:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:wt:11000
membus:cache1:rd:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:10000
cache1:cpu1:rd:11000
cpu1:cache1:rd:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:rd:11000
membus:cache0:wt:10000
cache1:cpu1:rd:11000
cache0:cpu0:wt:10000
cpu1:cache1:wt:10000
cpu0:cache0:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:wt:1000
cache0:membus:rd:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:snp:10000
membus:cache1:wt:1000
cache1:membus:snp:10000
cache1:cpu1:wt:1000
membus:cache0:rd:10000
cpu1:cache1:wt:1000
cache0:cpu0:rd:10000
cache1:cpu1:wt:1000
cpu0:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:wt:10000
membus:cache0:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cache0:membus:snp:1000
cpu0:cache0:wt:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:wt:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
membus:cache0:wt:1000
mem:membus:wt:11000
membus:cache1:wt:11000
cache0:cpu0:wt:1000
cpu0:cache0:rd:1000
cache1:cpu1:wt:11000
cpu1:cache1:wt:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:wt:10000
membus:cache0:rd:1000
mem:membus:wt:10000
membus:cache1:wt:10000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:wt:1000
cache0:membus:rd:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:wt:1000
membus:cache1:snp:10000
cache1:cpu1:wt:1000
cache1:membus:snp:10000
cpu1:cache1:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:cpu1:wt:1000
cpu1:cache1:rd:11000
membus:cache0:rd:10000
cache1:membus:rd:11000
cache0:cpu0:rd:10000
membus:cache0:snp:11000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:snp:1000
membus:cache1:rd:11000
membus:cache0:rd:1000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
membus:cache1:snp:10000
cpu1:cache1:wt:10000
cache1:membus:snp:10000
cache1:membus:wt:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:wt:10000
membus:cache0:rd:1000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:1000
cache1:membus:snp:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
membus:cache0:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:1000
membus:cache0:rd:10000
cache1:membus:rd:1000
cache0:cpu0:rd:10000
membus:cache0:snp:1000
cpu0:cache0:rd:11000
cache0:membus:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:snp:11000
membus:cache1:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
membus:cache0:rd:11000
cache1:membus:rd:10000
cache0:cpu0:rd:11000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
membus:cache1:snp:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:cpu1:rd:11000
cpu0:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:wt:10000
membus:cache0:rd:10000
cache1:cpu1:wt:10000
cache0:cpu0:rd:10000
cpu1:cache1:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cache0:membus:rd:10000
cpu1:cache1:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:wt:1000
membus:cache1:snp:10000
mem:membus:wt:1000
membus:cache1:wt:1000
cache1:membus:snp:10000
cache1:cpu1:wt:1000
membus:cache0:rd:10000
cpu1:cache1:wt:11000
cache0:cpu0:rd:10000
cache1:membus:wt:11000
cpu0:cache0:wt:1000
membus:cache0:snp:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
membus:mem:wt:11000
cache1:membus:snp:1000
mem:membus:wt:11000
membus:cache0:wt:1000
membus:cache1:wt:11000
cache0:cpu0:wt:1000
cache1:cpu1:wt:11000
cpu0:cache0:rd:10000
cpu1:cache1:rd:1000
cache0:membus:rd:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:cpu1:rd:1000
membus:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:cpu0:rd:10000
cache1:membus:wt:10000
cpu0:cache0:wt:1000
membus:cache0:snp:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache1:membus:snp:1000
cache1:cpu1:wt:10000
membus:cache0:wt:1000
cpu1:cache1:wt:1000
cache0:cpu0:wt:1000
cache1:membus:wt:1000
cpu0:cache0:rd:11000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
membus:cache1:wt:1000
cache1:membus:snp:11000
cache1:cpu1:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:wt:11000
membus:cache0:rd:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:rd:11000
cpu0:cache0:rd:11000
cache0:membus:snp:11000
cache0:membus:rd:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:11000
membus:cache1:rd:10000
cache0:cpu0:rd:11000
cache1:cpu1:rd:10000
cpu0:cache0:rd:1000
cpu1:cache1:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
membus:cache1:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:wt:1000
cache1:membus:wt:11000
cpu0:cache0:wt:11000
membus:cache0:snp:11000
cache0:membus:wt:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
membus:cache1:snp:11000
cpu1:cache1:wt:11000
cache1:membus:snp:11000
cache1:cpu1:wt:11000
membus:cache0:wt:11000
cpu1:cache1:rd:10000
cache0:cpu0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:10000
cache0:membus:snp:10000
cache0:membus:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:1000
membus:cache1:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:cache0:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:wt:10000
cpu0:cache0:wt:1000
membus:cache1:wt:1000
cache0:membus:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:snp:1000
membus:cache1:wt:11000
membus:cache0:wt:1000
cache1:cpu1:wt:11000
cache0:cpu0:wt:1000
cpu1:cache1:wt:10000
cpu0:cache0:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:wt:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:10000
cache1:cpu1:wt:10000
membus:cache1:snp:10000
cpu1:cache1:rd:11000
cache1:membus:snp:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache0:rd:10000
cache0:membus:snp:11000
cache0:cpu0:rd:10000
cpu0:cache0:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:10000
membus:cache1:rd:11000
membus:cache1:snp:10000
cache1:cpu1:rd:11000
cache1:membus:snp:10000
cpu1:cache1:rd:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:rd:10000
cache0:membus:snp:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:wt:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:wt:1000
membus:cache1:rd:11000
cache0:cpu0:wt:1000
cache1:cpu1:rd:11000
cpu0:cache0:wt:10000
cpu1:cache1:wt:10000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
membus:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:11000
cache0:membus:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:snp:10000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu0:cache0:rd:11000
membus:cache1:rd:11000
cache0:membus:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
membus:mem:wt:1000
cache1:membus:snp:11000
mem:membus:wt:1000
membus:cache0:rd:11000
membus:cache1:wt:1000
cache0:cpu0:rd:11000
cache1:cpu1:wt:1000
cpu0:cache0:wt:10000
cpu1:cache1:rd:10000
cache0:membus:wt:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:10000
cache0:membus:snp:10000
cache1:membus:snp:10000
membus:mem:wt:10000
membus:mem:rd:10000
mem:membus:wt:10000
mem:membus:rd:10000
membus:cache0:wt:10000
membus:cache1:rd:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:1000
cache1:cpu1:rd:10000
cpu1:cache1:wt:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:1000
cache0:membus:snp:11000
membus:mem:wt:1000
mem:membus:wt:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:1000
membus:cache1:wt:11000
cache0:cpu0:wt:1000
cpu0:cache0:rd:1000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:wt:1000
membus:cache0:rd:1000
cache1:cpu1:wt:1000
cache0:cpu0:rd:1000
cpu1:cache1:wt:1000
cpu0:cache0:wt:1000
cache1:cpu1:wt:1000
cache0:cpu0:wt:1000
cpu1:cache1:rd:11000
cpu0:cache0:wt:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:wt:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:1000
cache1:membus:snp:11000
cache1:membus:rd:1000
membus:cache0:wt:11000
membus:cache0:snp:1000
cache0:cpu0:wt:11000
cache0:membus:snp:1000
cpu0:cache0:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:wt:11000
membus:cache1:rd:1000
cpu0:cache0:wt:10000
cache1:cpu1:rd:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
cpu1:cache1:wt:10000
cache1:membus:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:snp:10000
membus:cache0:wt:10000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:wt:10000
membus:cache1:wt:10000
cpu0:cache0:wt:1000
cache1:cpu1:wt:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cpu1:cache1:wt:1000
cache1:membus:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:snp:1000
membus:cache0:wt:1000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:wt:1000
membus:cache1:wt:1000
cpu0:cache0:wt:1000
cache1:cpu1:wt:1000
cache0:cpu0:wt:1000
cpu1:cache1:rd:10000
cpu0:cache0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:rd:10000
membus:cache0:wt:11000
cache1:cpu1:rd:10000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:11000
cache0:membus:snp:11000
cpu0:cache0:wt:1000
membus:cache1:wt:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:1000
membus:mem:wt:1000
cache1:membus:wt:1000
mem:membus:wt:1000
membus:cache0:snp:1000
membus:cache0:wt:1000
cache0:membus:snp:1000
cache0:cpu0:wt:1000
membus:mem:wt:1000
mem:membus:wt:1000
cpu0:cache0:wt:11000
membus:cache1:wt:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:wt:10000
membus:mem:wt:11000
cache1:membus:wt:10000
mem:membus:wt:11000
membus:cache0:snp:10000
membus:cache0:wt:11000
cache0:membus:snp:10000
cache0:cpu0:wt:11000
membus:mem:wt:10000
mem:membus:wt:10000
cpu0:cache0:wt:10000
membus:cache1:wt:10000
cache0:membus:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:10000
membus:cache1:rd:10000
membus:cache0:wt:10000
cache1:cpu1:rd:10000
cache0:cpu0:wt:10000
cpu1:cache1:wt:10000
cpu0:cache0:wt:10000
cache1:cpu1:wt:10000
cache0:cpu0:wt:10000
cpu1:cache1:rd:1000
cpu0:cache0:rd:10000
cache1:membus:rd:1000
cache0:membus:rd:10000
membus:cache0:snp:1000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:mem:rd:1000
membus:cache0:rd:10000
mem:membus:rd:1000
membus:cache1:rd:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:membus:wt:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:snp:1000
membus:cache1:wt:11000
cache1:membus:snp:1000
cache1:cpu1:wt:11000
membus:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
membus:cache1:snp:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
membus:cache0:rd:10000
cache0:membus:snp:11000
membus:mem:rd:11000
cache0:cpu0:rd:10000
mem:membus:rd:11000
cpu0:cache0:wt:1000
membus:cache1:rd:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
cache1:membus:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:1000
cache0:membus:snp:1000
membus:mem:wt:1000
cache0:cpu0:wt:1000
mem:membus:wt:1000
cpu0:cache0:rd:11000
membus:cache1:wt:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cpu1:cache1:rd:11000
cache1:membus:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:membus:snp:11000
membus:mem:rd:11000
cache0:cpu0:rd:11000
mem:membus:rd:11000
cpu0:cache0:wt:1000
membus:cache1:rd:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:cpu1:rd:11000
cpu1:cache1:wt:11000
cache1:membus:snp:1000
cache1:cpu1:wt:11000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:wt:1000
membus:cache0:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:10000
cache0:membus:snp:1000
cache0:membus:rd:10000
membus:cache1:wt:1000
membus:cache1:snp:10000
cache1:cpu1:wt:1000
cache1:membus:snp:10000
cpu1:cache1:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache0:rd:10000
cache0:membus:snp:10000
cache0:cpu0:rd:10000
membus:mem:wt:10000
cpu0:cache0:rd:11000
mem:membus:wt:10000
cache0:membus:rd:11000
membus:cache1:wt:10000
membus:cache1:snp:11000
cache1:cpu1:wt:10000
cache1:membus:snp:11000
cpu1:cache1:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache0:rd:11000
cache0:membus:snp:11000
cache0:cpu0:rd:11000
membus:mem:rd:11000
cpu0:cache0:rd:11000
mem:membus:rd:11000
cache0:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:11000
membus:cache1:rd:1000
cache0:cpu0:rd:11000
cache1:cpu1:rd:1000
cpu0:cache0:wt:11000
cpu1:cache1:rd:10000
cache0:cpu0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:1000
membus:cache1:rd:10000
membus:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:cpu0:rd:1000
cpu1:cache1:rd:11000
cpu0:cache0:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cache1:cpu1:rd:11000
cpu0:cache0:rd:1000
cpu1:cache1:rd:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:1000
cache0:membus:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:1000
membus:cache1:rd:11000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:11000
cache0:membus:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:wt:11000
membus:cache1:rd:10000
cache0:cpu0:wt:11000
cache1:cpu1:rd:10000
cpu0:cache0:rd:11000
cpu1:cache1:rd:1000
cache0:membus:rd:11000
cache1:membus:rd:1000
membus:cache1:snp:11000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:mem:rd:11000
membus:mem:rd:1000
mem:membus:rd:11000
mem:membus:rd:1000
membus:cache0:rd:11000
membus:cache1:rd:1000
cache0:cpu0:rd:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache0:cpu0:wt:10000
cache1:membus:rd:11000
cpu0:cache0:wt:10000
membus:cache0:snp:11000
cache0:cpu0:wt:10000
cache0:membus:snp:11000
cpu0:cache0:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:wt:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:cache0:wt:11000
cache1:cpu1:wt:10000
cache0:cpu0:wt:11000
cpu1:cache1:rd:1000
cpu0:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:1000
membus:cache1:snp:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:10000
cache1:membus:snp:1000
cache1:membus:wt:10000
membus:cache0:rd:1000
membus:cache0:snp:10000
cache0:cpu0:rd:1000
cache0:membus:snp:10000
cpu0:cache0:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
cpu1:cache1:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:wt:11000
membus:cache0:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:11000
cache0:membus:snp:11000
cpu0:cache0:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
cache0:cpu0:wt:11000
membus:cache1:wt:11000
cpu0:cache0:wt:1000
cache1:cpu1:wt:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
cache1:membus:snp:1000
membus:cache0:snp:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:snp:10000
membus:cache0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:cpu0:wt:1000
membus:cache1:rd:10000
cpu0:cache0:rd:11000
cache1:cpu1:rd:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
cache1:membus:snp:11000
membus:cache0:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:snp:1000
membus:cache0:rd:11000
membus:cache1:rd:1000
cache0:cpu0:rd:11000
cache1:cpu1:rd:1000
cpu0:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:membus:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:wt:1000
cache0:membus:snp:10000
cache0:cpu0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu0:cache0:rd:10000
membus:cache1:rd:10000
cache0:membus:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:rd:10000
membus:cache1:wt:11000
cache0:cpu0:rd:10000
cache1:cpu1:wt:11000
cpu0:cache0:wt:10000
cpu1:cache1:rd:11000
cache0:cpu0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:rd:11000
cache0:membus:snp:11000
cache0:membus:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
cache1:membus:snp:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
membus:cache0:snp:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:cpu1:rd:11000
membus:cache0:wt:10000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:wt:11000
cache0:membus:snp:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:cache0:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:wt:1000
cache0:membus:snp:1000
cache0:membus:wt:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:10000
membus:cache1:snp:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:cache0:wt:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
membus:cache1:wt:10000
cache0:membus:rd:11000
cache1:cpu1:wt:10000
membus:cache1:snp:11000
cpu1:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:rd:1000
membus:cache0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:11000
cache0:membus:snp:1000
cpu0:cache0:wt:1000
membus:mem:rd:1000
cache0:membus:wt:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache1:snp:1000
membus:cache0:snp:11000
cache1:membus:snp:1000
cache0:membus:snp:11000
membus:cache0:wt:1000
membus:cache1:wt:11000
cache0:cpu0:wt:1000
cache1:cpu1:wt:11000
cpu0:cache0:wt:10000
cpu1:cache1:rd:1000
cache0:membus:wt:10000
cache1:membus:rd:1000
membus:cache1:snp:10000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:mem:wt:10000
membus:cache1:rd:1000
mem:membus:wt:10000
membus:cache0:wt:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:1000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:cpu1:wt:1000
cache1:membus:snp:10000
cpu1:cache1:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:10000
cache0:membus:snp:10000
cache0:cpu0:rd:10000
membus:cache1:rd:10000
cpu0:cache0:wt:1000
cache1:cpu1:rd:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cpu1:cache1:wt:10000
cache1:membus:snp:1000
cache1:cpu1:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:rd:11000
membus:cache0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:1000
cache0:membus:snp:11000
cpu0:cache0:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:rd:10000
cache0:cpu0:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:1000
cache0:membus:snp:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:cache1:rd:10000
cache1:membus:snp:1000
cache1:cpu1:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:wt:1000
membus:cache0:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:wt:1000
cache0:membus:snp:1000
cpu0:cache0:rd:11000
membus:cache1:wt:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache0:rd:11000
cache0:membus:snp:10000
cache0:cpu0:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cpu0:cache0:wt:11000
membus:cache1:wt:10000
cache0:cpu0:wt:11000
cache1:cpu1:wt:10000
cpu0:cache0:rd:1000
cpu1:cache1:wt:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:rd:1000
membus:cache1:wt:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache1:cpu1:wt:1000
cpu1:cache1:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:10000
membus:cache1:rd:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:11000
cache0:membus:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:11000
membus:cache1:wt:1000
cache0:cpu0:wt:11000
cache1:cpu1:wt:1000
cpu0:cache0:wt:10000
cpu1:cache1:rd:10000
cache0:membus:wt:10000
cache1:membus:rd:10000
membus:cache1:snp:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:wt:10000
membus:mem:rd:10000
mem:membus:wt:10000
mem:membus:rd:10000
membus:cache0:wt:10000
membus:cache1:rd:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache0:cpu0:wt:10000
cache1:membus:rd:1000
cpu0:cache0:rd:11000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
membus:mem:rd:1000
cache1:membus:snp:11000
mem:membus:rd:1000
membus:cache1:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:1000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
cpu0:cache0:wt:1000
membus:cache0:snp:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:cache0:wt:1000
cpu1:cache1:wt:1000
cache0:cpu0:wt:1000
cache1:membus:wt:1000
cpu0:cache0:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:1000
cache0:membus:snp:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
membus:cache1:snp:1000
cache1:cpu1:wt:1000
cpu1:cache1:rd:1000
cache1:membus:snp:1000
cache1:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:wt:11000
membus:cache0:snp:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:membus:snp:11000
cache1:cpu1:rd:1000
membus:mem:wt:11000
mem:membus:wt:11000
cpu1:cache1:wt:11000
membus:cache0:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:wt:11000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:1000
cache0:membus:snp:10000
cache0:cpu0:rd:1000
membus:mem:rd:10000
cpu0:cache0:rd:11000
mem:membus:rd:10000
cache0:membus:rd:11000
membus:cache1:rd:10000
membus:cache1:snp:11000
cache1:cpu1:rd:10000
cache1:membus:snp:11000
cpu1:cache1:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:10000
membus:cache0:rd:11000
cpu1:cache1:wt:1000
cache0:cpu0:rd:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cpu0:cache0:rd:11000
cache0:membus:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:snp:11000
membus:cache1:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:1000
membus:cache0:rd:11000
cpu1:cache1:wt:1000
cache0:cpu0:rd:11000
cache1:cpu1:wt:1000
cpu0:cache0:rd:11000
cpu1:cache1:wt:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:wt:11000
membus:cache0:rd:11000
cache1:cpu1:wt:11000
cache0:cpu0:rd:11000
cpu1:cache1:wt:11000
cpu0:cache0:wt:11000
cache1:cpu1:wt:11000
cache0:cpu0:wt:11000
cpu1:cache1:rd:10000
cpu0:cache0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:11000
cache0:membus:snp:10000
cpu0:cache0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:cache1:rd:10000
cache1:membus:snp:1000
cache1:cpu1:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu1:cache1:rd:11000
membus:cache0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:1000
cache0:membus:snp:11000
cpu0:cache0:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:cpu0:rd:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:wt:11000
cache0:membus:snp:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:cache0:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:wt:10000
cache0:membus:snp:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:cache0:wt:10000
cache1:cpu1:rd:1000
cache0:cpu0:wt:10000
cpu1:cache1:rd:1000
cpu0:cache0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:rd:1000
membus:cache0:wt:11000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:11000
cache0:membus:snp:11000
cpu0:cache0:rd:11000
membus:cache1:wt:11000
cache0:membus:rd:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:11000
cache1:cpu1:rd:11000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:snp:11000
membus:cache0:rd:10000
cache0:membus:snp:11000
cache0:cpu0:rd:10000
membus:cache1:rd:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
cache1:membus:snp:10000
membus:cache0:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:1000
membus:cache0:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:rd:10000
membus:cache1:rd:1000
cpu0:cache0:rd:11000
cache1:cpu1:rd:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
cache1:membus:snp:11000
membus:cache0:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:snp:1000
membus:cache0:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:cpu0:rd:11000
membus:cache1:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cache0:membus:wt:1000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:wt:11000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache0:wt:1000
cache0:membus:snp:10000
cache0:cpu0:wt:1000
membus:mem:wt:10000
mem:membus:wt:10000
cpu0:cache0:wt:10000
membus:cache1:wt:10000
cache0:membus:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:cache0:wt:10000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cache0:membus:snp:1000
cpu0:cache0:wt:1000
membus:mem:rd:1000
cache0:membus:wt:1000
mem:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache1:snp:1000
membus:cache0:snp:11000
cache1:membus:snp:1000
cache0:membus:snp:11000
membus:cache0:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:cpu0:wt:1000
membus:cache1:rd:11000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cache0:membus:wt:11000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:cache0:snp:1000
membus:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
membus:cache1:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cache0:membus:wt:1000
cpu1:cache1:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:rd:1000
cache1:membus:snp:1000
cache1:cpu1:rd:1000
membus:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
cache0:membus:snp:10000
membus:cache1:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:11000
membus:cache1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:10000
membus:cache0:rd:11000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
cache0:membus:snp:10000
membus:cache1:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:11000
membus:cache1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:10000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:1000
cache1:membus:wt:1000
membus:cache1:snp:11000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:cache0:rd:11000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:rd:11000
membus:cache1:wt:1000
cpu0:cache0:rd:10000
cache1:cpu1:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
cache1:membus:snp:10000
membus:cache0:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:11000
membus:cache0:rd:10000
membus:cache1:wt:11000
cache0:cpu0:rd:10000
cache1:cpu1:wt:11000
cpu0:cache0:wt:11000
cpu1:cache1:wt:11000
cache0:membus:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
membus:cache1:snp:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:cache0:wt:11000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:cpu0:wt:11000
membus:cache1:wt:1000
cpu0:cache0:rd:1000
cache1:cpu1:wt:1000
cache0:membus:rd:1000
cpu1:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:rd:1000
membus:cache1:wt:10000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:1000
membus:cache0:rd:11000
cache1:cpu1:rd:1000
cache0:cpu0:rd:11000
cpu1:cache1:wt:11000
cpu0:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:cache1:wt:11000
membus:cache0:rd:1000
cache1:cpu1:wt:11000
cache0:cpu0:rd:1000
cpu1:cache1:wt:1000
cpu0:cache0:rd:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:rd:1000
cache0:membus:snp:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:1000
cache1:membus:snp:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:cache1:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:rd:1000
membus:cache0:rd:11000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:1000
cache0:membus:snp:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:1000
membus:cache1:rd:10000
membus:cache0:wt:1000
cache1:cpu1:rd:10000
cache0:cpu0:wt:1000
cpu1:cache1:wt:11000
cpu0:cache0:wt:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:1000
cpu0:cache0:wt:10000
cache0:membus:snp:11000
cache0:membus:wt:10000
membus:mem:wt:11000
membus:cache1:snp:10000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:membus:snp:10000
cache1:cpu1:wt:11000
membus:cache0:wt:10000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cache1:membus:wt:10000
cpu0:cache0:rd:11000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
membus:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cache1:membus:rd:11000
cpu0:cache0:rd:1000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:rd:1000
membus:cache0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
cache0:membus:snp:1000
cache0:membus:wt:11000
membus:cache1:rd:1000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:wt:11000
cache0:membus:snp:11000
cache0:cpu0:wt:11000
membus:mem:wt:11000
cpu0:cache0:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:11000
cache0:membus:snp:1000
cpu0:cache0:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:1000
membus:cache1:rd:10000
cache0:cpu0:rd:1000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache0:membus:wt:10000
cache1:membus:rd:1000
membus:cache1:snp:10000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:cache0:wt:10000
membus:cache1:rd:1000
cache0:cpu0:wt:10000
cpu0:cache0:rd:11000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache1:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:rd:10000
membus:cache1:wt:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cache1:membus:wt:10000
cpu0:cache0:rd:10000
membus:cache0:snp:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
cache1:membus:snp:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:11000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
membus:cache1:rd:10000
cache1:membus:snp:11000
cache1:cpu1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:rd:10000
membus:cache0:rd:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache0:membus:snp:10000
cache0:membus:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:11000
membus:cache1:snp:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:cache0:wt:10000
membus:cache1:wt:11000
cache0:cpu0:wt:10000
cache1:cpu1:wt:11000
cpu0:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:rd:10000
membus:cache0:wt:1000
cache1:cpu1:rd:10000
cpu1:cache1:wt:10000
cache0:cpu0:wt:1000
cpu0:cache0:wt:11000
cache1:cpu1:wt:10000
cache0:membus:wt:11000
cpu1:cache1:wt:10000
membus:cache1:snp:11000
cache1:cpu1:wt:10000
cache1:membus:snp:11000
cpu1:cache1:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:wt:11000
cache0:membus:snp:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:11000
membus:mem:wt:11000
mem:membus:wt:11000
cache0:membus:rd:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache1:cpu1:wt:11000
membus:cache1:snp:11000
cpu1:cache1:wt:1000
cache1:membus:wt:1000
cache1:membus:snp:11000
membus:cache0:snp:1000
membus:cache0:rd:11000
cache0:membus:snp:1000
cache0:cpu0:rd:11000
membus:mem:wt:1000
mem:membus:wt:1000
cpu0:cache0:wt:1000
membus:cache1:wt:1000
cache0:membus:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:1000
membus:cache1:snp:1000
cache1:cpu1:wt:1000
cache1:membus:snp:1000
cpu1:cache1:wt:1000
membus:cache0:wt:1000
cache1:cpu1:wt:1000
cache0:cpu0:wt:1000
cpu1:cache1:wt:10000
cpu0:cache0:rd:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:wt:10000
mem:membus:wt:10000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cpu1:cache1:wt:11000
cache0:cpu0:rd:11000
cpu0:cache0:rd:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:wt:11000
membus:cache0:rd:10000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:mem:wt:1000
mem:membus:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:wt:1000
membus:cache0:rd:10000
cache1:cpu1:wt:1000
cpu1:cache1:wt:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:wt:10000
cache0:membus:snp:11000
cpu0:cache0:rd:1000
membus:mem:wt:11000
mem:membus:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:wt:11000
cache1:membus:snp:1000
cache1:cpu1:wt:11000
membus:cache0:rd:1000
cpu1:cache1:rd:11000
cache0:cpu0:rd:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cpu0:cache0:wt:10000
cache0:membus:snp:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:cpu1:rd:11000
membus:cache0:wt:10000
cpu1:cache1:rd:10000
cache0:cpu0:wt:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:rd:10000
cache0:membus:snp:10000
cache0:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:10000
cache0:membus:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
membus:cache0:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:rd:10000
cpu1:cache1:rd:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:10000
membus:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:cpu0:rd:1000
cpu1:cache1:rd:1000
cpu0:cache0:rd:10000
cache1:membus:rd:1000
cache0:membus:rd:10000
membus:cache0:snp:1000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:cache0:rd:10000
cache1:cpu1:rd:1000
cache0:cpu0:rd:10000
cpu1:cache1:rd:1000
cpu0:cache0:rd:11000
cache1:membus:rd:1000
cache0:membus:rd:11000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:rd:1000
membus:mem:rd:11000
mem:membus:rd:1000
mem:membus:rd:11000
membus:cache1:rd:1000
membus:cache0:rd:11000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache0:membus:snp:11000
cache1:membus:snp:10000
membus:cache1:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
membus:cache0:wt:10000
cache1:membus:wt:10000
cache0:cpu0:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:wt:10000
cache1:membus:snp:11000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
membus:cache0:rd:11000
cache1:membus:rd:1000
cache0:cpu0:rd:11000
membus:cache0:snp:1000
cpu0:cache0:rd:10000
cache0:membus:snp:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:cache0:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:rd:1000
membus:cache1:wt:11000
cache0:cpu0:rd:1000
cache1:cpu1:wt:11000
cpu0:cache0:rd:11000
cpu1:cache1:rd:1000
cache0:membus:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:cache1:rd:1000
cache1:cpu1:rd:1000
membus:cache1:snp:11000
cpu1:cache1:wt:11000
cache1:membus:snp:11000
cache1:membus:wt:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:1000
membus:cache0:snp:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:cache1:wt:11000
membus:cache0:wt:1000
cache1:cpu1:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:cache1:rd:1000
membus:cache0:rd:11000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cpu0:cache0:rd:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:1000
membus:cache1:rd:10000
cache0:cpu0:rd:1000
cache1:cpu1:rd:10000
cpu0:cache0:wt:10000
cpu1:cache1:rd:11000
cache0:membus:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:10000
cache1:cpu1:rd:11000
cache1:membus:snp:10000
cpu1:cache1:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
membus:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:rd:11000
cpu0:cache0:rd:10000
mem:membus:rd:11000
cache0:membus:rd:10000
membus:cache1:rd:11000
membus:cache1:snp:10000
cache1:cpu1:rd:11000
cache1:membus:snp:10000
cpu1:cache1:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:cache0:rd:10000
cache0:membus:snp:1000
cache0:cpu0:rd:10000
membus:mem:wt:1000
cpu0:cache0:wt:1000
mem:membus:wt:1000
cache0:membus:wt:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:1000
membus:cache1:wt:11000
cache0:cpu0:wt:1000
cache1:cpu1:wt:11000
cpu0:cache0:rd:10000
cpu1:cache1:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:10000
cache0:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:1000
membus:cache0:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:cache1:wt:10000
membus:cache0:rd:1000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:rd:10000
membus:cache0:wt:11000
cache1:cpu1:rd:10000
cpu1:cache1:wt:1000
cache0:cpu0:wt:11000
cpu0:cache0:wt:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:wt:1000
cache0:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
membus:cache1:snp:1000
cpu1:cache1:wt:11000
cache1:membus:snp:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:wt:1000
cache0:membus:snp:11000
cache0:cpu0:wt:1000
membus:cache1:wt:11000
cpu0:cache0:wt:1000
cache1:cpu1:wt:11000
cache0:cpu0:wt:1000
cpu1:cache1:wt:1000
cpu0:cache0:wt:10000
cache1:membus:wt:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cache0:membus:snp:1000
cpu0:cache0:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:wt:1000
cache1:membus:snp:10000
cache1:cpu1:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu1:cache1:rd:11000
membus:cache0:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:10000
cache0:membus:snp:11000
cpu0:cache0:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:mem:rd:10000
mem:membus:rd:10000
cpu1:cache1:wt:11000
membus:cache0:rd:10000
cache1:cpu1:wt:11000
cpu1:cache1:rd:11000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache1:rd:11000
membus:cache0:wt:1000
cache1:cpu1:rd:11000
cpu1:cache1:rd:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:cache1:rd:1000
membus:cache0:rd:11000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:cache1:wt:11000
membus:cache0:wt:1000
cache1:cpu1:wt:11000
cpu1:cache1:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:cache1:wt:1000
membus:cache0:rd:11000
cache1:cpu1:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cpu0:cache0:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:rd:10000
cache1:membus:snp:1000
cache1:cpu1:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:rd:11000
membus:cache0:rd:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:rd:1000
cache0:membus:snp:11000
cpu0:cache0:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu1:cache1:wt:1000
membus:cache0:rd:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cache0:membus:snp:1000
cpu0:cache0:wt:1000
membus:cache1:wt:1000
cache0:cpu0:wt:1000
cache1:cpu1:wt:1000
cpu0:cache0:rd:11000
cpu1:cache1:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache1:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:1000
cache1:cpu1:rd:11000
cpu1:cache1:wt:11000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:rd:10000
membus:mem:wt:1000
mem:membus:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:wt:1000
cache0:membus:snp:10000
cache0:cpu0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cpu0:cache0:wt:1000
membus:cache1:rd:10000
cache0:cpu0:wt:1000
cpu0:cache0:rd:11000
cache1:cpu1:rd:10000
cpu1:cache1:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
membus:cache1:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
membus:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache1:cpu1:wt:10000
cpu1:cache1:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cpu1:cache1:rd:11000
cache0:membus:rd:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:snp:10000
membus:cache1:rd:11000
cache1:membus:snp:10000
cache1:cpu1:rd:11000
membus:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:cpu0:rd:10000
cache1:membus:wt:10000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:cache0:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:snp:10000
membus:cache0:rd:10000
membus:cache1:wt:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:wt:10000
cpu1:cache1:rd:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:wt:11000
membus:cache1:rd:1000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:1000
cache0:membus:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:snp:1000
membus:cache1:rd:1000
cache1:membus:snp:1000
cache1:cpu1:rd:1000
membus:cache0:rd:1000
cpu1:cache1:wt:10000
cache0:cpu0:rd:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:snp:1000
membus:cache1:wt:10000
membus:cache0:rd:1000
cache1:cpu1:wt:10000
cache0:cpu0:rd:1000
cpu1:cache1:wt:11000
cpu0:cache0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:wt:11000
membus:cache0:rd:1000
cache1:cpu1:wt:11000
cpu1:cache1:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:1000
cache0:membus:snp:1000
cpu0:cache0:rd:11000
membus:cache1:rd:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:rd:1000
cache1:membus:snp:11000
cpu1:cache1:wt:11000
membus:mem:rd:11000
cache1:membus:wt:11000
mem:membus:rd:11000
membus:cache0:snp:11000
membus:cache0:rd:11000
cache0:membus:snp:11000
cache0:cpu0:rd:11000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:wt:10000
membus:cache1:wt:11000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:cpu1:wt:11000
cache1:membus:snp:10000
cpu1:cache1:wt:1000
membus:mem:wt:10000
cache1:membus:wt:1000
mem:membus:wt:10000
membus:cache0:snp:1000
membus:cache0:wt:10000
cache0:membus:snp:1000
cache0:cpu0:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu0:cache0:rd:11000
membus:cache1:wt:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:wt:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:cpu1:wt:1000
cpu1:cache1:rd:1000
membus:cache0:rd:11000
cache1:membus:rd:1000
cache0:cpu0:rd:11000
membus:cache0:snp:1000
cpu0:cache0:wt:10000
cache0:membus:snp:1000
cache0:membus:wt:10000
membus:cache1:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:snp:10000
membus:cache1:rd:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
membus:cache0:wt:10000
cache1:membus:wt:11000
cache0:cpu0:wt:10000
membus:cache0:snp:11000
cpu0:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:rd:1000
membus:cache1:wt:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:rd:1000
membus:mem:rd:1000
cache1:membus:rd:1000
mem:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:rd:1000
cache0:membus:snp:1000
cache0:cpu0:rd:1000
membus:mem:rd:1000
mem:membus:rd:1000
cpu0:cache0:rd:10000
membus:cache1:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cache1:membus:snp:10000
cpu1:cache1:rd:1000
membus:mem:rd:10000
cache1:membus:rd:1000
mem:membus:rd:10000
membus:cache0:snp:1000
membus:cache0:rd:10000
cache0:membus:snp:1000
cache0:cpu0:rd:10000
membus:cache1:rd:1000
cpu0:cache0:rd:1000
cache1:cpu1:rd:1000
cache0:membus:rd:1000
cpu1:cache1:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:wt:10000
membus:cache1:snp:1000
cache1:cpu1:wt:10000
cache1:membus:snp:1000
cpu1:cache1:wt:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:wt:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:1000
cache0:cpu0:wt:1000
membus:cache0:snp:1000
cpu0:cache0:rd:11000
cache0:membus:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:wt:1000
cache1:membus:snp:11000
cache1:cpu1:wt:1000
membus:mem:rd:11000
cpu1:cache1:wt:10000
mem:membus:rd:11000
cache1:membus:wt:10000
membus:cache0:rd:11000
membus:cache0:snp:10000
cache0:cpu0:rd:11000
cache0:membus:snp:10000
cpu0:cache0:wt:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:wt:11000
membus:cache1:wt:10000
cpu0:cache0:rd:10000
cache1:cpu1:wt:10000
cache0:membus:rd:10000
cpu1:cache1:wt:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:wt:11000
membus:cache1:snp:10000
cache1:cpu1:wt:11000
cache1:membus:snp:10000
cpu1:cache1:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:wt:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache0:snp:10000
cache0:membus:snp:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
membus:cache1:snp:11000
cpu1:cache1:rd:11000
cache1:membus:snp:11000
cache1:membus:rd:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:11000
cache0:membus:snp:11000
membus:cache1:rd:11000
cache1:cpu1:rd:11000
cpu1:cache1:wt:10000
membus:cache1:snp:11000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:11000
cache0:membus:snp:10000
membus:cache0:rd:11000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:rd:11000
membus:cache1:wt:10000
cpu0:cache0:wt:11000
cache1:cpu1:wt:10000
cache0:cpu0:wt:11000
cpu1:cache1:wt:1000
cpu0:cache0:rd:11000
cache1:membus:wt:1000
cache0:membus:rd:11000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:wt:1000
membus:mem:rd:11000
mem:membus:wt:1000
mem:membus:rd:11000
membus:cache1:wt:1000
membus:cache0:rd:11000
cache1:cpu1:wt:1000
cpu1:cache1:wt:10000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache0:membus:wt:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache1:wt:10000
cache1:cpu1:wt:10000
membus:cache1:snp:10000
cpu1:cache1:wt:11000
cache1:membus:snp:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
membus:cache0:wt:10000
cache0:membus:snp:11000
cache0:cpu0:wt:10000
membus:cache1:wt:11000
cpu0:cache0:rd:11000
cache1:cpu1:wt:11000
cache0:membus:rd:11000
cpu1:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:snp:1000
membus:cache1:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:rd:10000
membus:cache0:rd:1000
cpu1:cache1:wt:11000
cache0:cpu0:rd:1000
cache1:membus:wt:11000
membus:cache0:snp:11000
cpu0:cache0:wt:11000
cache0:membus:snp:11000
cache0:membus:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache1:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:1000
membus:cache1:snp:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
membus:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
membus:cache1:rd:1000
cpu0:cache0:wt:1000
cache1:cpu1:rd:1000
cache0:membus:wt:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache1:snp:1000
membus:cache0:snp:11000
cache1:membus:snp:1000
membus:cache0:wt:1000
cache0:membus:snp:11000
cache0:cpu0:wt:1000
membus:cache1:rd:11000
cpu0:cache0:rd:1000
cache1:cpu1:rd:11000
cache0:membus:rd:1000
cpu1:cache1:wt:10000
membus:cache1:snp:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
membus:mem:rd:1000
cache0:membus:snp:10000
mem:membus:rd:1000
membus:cache0:rd:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache0:cpu0:rd:1000
membus:cache1:wt:10000
cpu0:cache0:wt:11000
cache1:cpu1:wt:10000
cache0:membus:wt:11000
cpu1:cache1:wt:11000
membus:cache1:snp:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:11000
membus:mem:wt:11000
cache0:membus:snp:11000
mem:membus:wt:11000
membus:cache0:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
cache0:cpu0:wt:11000
membus:cache1:wt:11000
cpu0:cache0:wt:11000
cache1:cpu1:wt:11000
cpu1:cache1:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
cache1:cpu1:wt:11000
cache0:membus:rd:1000
cpu1:cache1:wt:11000
membus:cache1:snp:1000
cache1:cpu1:wt:11000
cache1:membus:snp:1000
cpu1:cache1:wt:1000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
membus:cache0:rd:1000
cache0:membus:snp:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
membus:mem:wt:1000
mem:membus:wt:1000
cache0:membus:wt:11000
membus:cache1:wt:1000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:rd:1000
membus:cache0:wt:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache0:membus:snp:1000
cache0:cpu0:wt:11000
membus:mem:rd:1000
mem:membus:rd:1000
cpu0:cache0:wt:1000
membus:cache1:rd:1000
cache0:membus:wt:1000
cache1:cpu1:rd:1000
cpu1:cache1:rd:11000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:cache1:snp:1000
membus:cache1:rd:11000
cache1:membus:snp:1000
cache1:cpu1:rd:11000
membus:cache0:wt:1000
cpu1:cache1:rd:10000
cache0:cpu0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cpu0:cache0:wt:10000
cache0:membus:snp:10000
cache0:membus:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:wt:1000
membus:cache1:snp:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache1:membus:snp:10000
membus:cache0:wt:10000
cache0:membus:snp:1000
cache0:cpu0:wt:10000
membus:cache1:wt:1000
cpu0:cache0:rd:11000
cache1:cpu1:wt:1000
cache0:membus:rd:11000
cpu1:cache1:wt:1000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
cpu1:cache1:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache0:rd:11000
cache0:membus:snp:1000
cache0:cpu0:rd:11000
cpu0:cache0:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:10000
membus:cache1:rd:1000
membus:cache1:snp:10000
cache1:cpu1:rd:1000
cache1:membus:snp:10000
cpu1:cache1:rd:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache0:rd:10000
cache0:membus:snp:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:wt:1000
membus:cache1:rd:10000
membus:cache1:snp:1000
cache1:cpu1:rd:10000
cache1:membus:snp:1000
cpu1:cache1:rd:11000
membus:cache0:wt:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:cpu0:wt:1000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
cache1:membus:snp:1000
membus:mem:rd:1000
cache1:cpu1:rd:11000
mem:membus:rd:1000
cpu1:cache1:wt:1000
membus:cache0:rd:1000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:1000
cache0:membus:snp:1000
cache0:membus:rd:1000
membus:cache1:wt:1000
cache1:cpu1:wt:1000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:1000
cache0:membus:snp:10000
cache1:membus:snp:1000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:1000
membus:cache1:rd:10000
cache0:cpu0:rd:1000
cache1:cpu1:rd:10000
cpu0:cache0:wt:10000
cpu1:cache1:rd:11000
cache0:membus:wt:10000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache1:rd:11000
membus:cache1:snp:10000
cache1:cpu1:rd:11000
cache1:membus:snp:10000
cpu1:cache1:wt:1000
membus:cache0:wt:10000
cache1:membus:wt:1000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:membus:snp:1000
cache0:cpu0:wt:10000
membus:mem:wt:1000
mem:membus:wt:1000
cpu0:cache0:wt:11000
membus:cache1:wt:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cpu1:cache1:wt:11000
cache1:membus:snp:11000
cache1:membus:wt:11000
membus:mem:wt:11000
membus:cache0:snp:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:membus:snp:11000
cache0:cpu0:wt:11000
membus:mem:wt:11000
mem:membus:wt:11000
cpu0:cache0:wt:11000
membus:cache1:wt:11000
cache0:cpu0:wt:11000
cache1:cpu1:wt:11000
cpu0:cache0:rd:10000
cpu1:cache1:wt:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:wt:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:rd:10000
membus:cache1:wt:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:1000
cache0:membus:snp:10000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache1:rd:10000
membus:cache0:rd:1000
cache1:cpu1:rd:10000
cache0:cpu0:rd:1000
cpu1:cache1:rd:10000
cpu0:cache0:wt:1000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:1000
cpu0:cache0:wt:11000
cache0:membus:snp:10000
cache0:membus:wt:11000
membus:mem:rd:10000
membus:cache1:snp:11000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:membus:snp:11000
cache1:cpu1:rd:10000
membus:mem:wt:11000
mem:membus:wt:11000
cpu1:cache1:wt:10000
membus:cache0:wt:11000
cache1:cpu1:wt:10000
cache0:cpu0:wt:11000
cpu1:cache1:rd:11000
cpu0:cache0:rd:1000
cache1:membus:rd:11000
membus:cache0:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache0:membus:snp:11000
cache1:membus:snp:1000
membus:cache1:rd:11000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:rd:11000
membus:cache0:rd:1000
cpu1:cache1:wt:10000
cache0:cpu0:rd:1000
cache1:membus:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:1000
cache0:membus:snp:10000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:wt:10000
mem:membus:wt:10000
cache1:membus:snp:1000
membus:cache1:wt:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache1:cpu1:wt:10000
membus:cache0:rd:1000
cpu1:cache1:rd:1000
cache0:cpu0:rd:1000
cache1:membus:rd:1000
membus:cache0:snp:1000
cpu0:cache0:rd:11000
cache0:membus:snp:1000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:rd:1000
cache1:membus:snp:11000
cache1:cpu1:rd:1000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:wt:11000
membus:cache0:rd:11000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache0:cpu0:rd:11000
cache0:membus:snp:11000
cpu0:cache0:rd:11000
membus:cache1:wt:11000
cache0:membus:rd:11000
cache1:cpu1:wt:11000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
membus:mem:rd:10000
cache1:membus:snp:11000
mem:membus:rd:10000
membus:cache0:rd:11000
membus:cache1:rd:10000
cache0:cpu0:rd:11000
cache1:cpu1:rd:10000
cpu0:cache0:rd:11000
cpu1:cache1:rd:1000
cache0:membus:rd:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
membus:cache1:snp:11000
cache0:membus:snp:1000
cache1:membus:snp:11000
membus:mem:rd:11000
membus:mem:rd:1000
mem:membus:rd:11000
mem:membus:rd:1000
membus:cache0:rd:11000
membus:cache1:rd:1000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache1:cpu1:rd:1000
cpu1:cache1:rd:10000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache1:membus:snp:10000
cache0:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:wt:10000
membus:cache1:rd:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache0:cpu0:wt:10000
cache1:membus:rd:1000
cpu0:cache0:wt:10000
membus:cache0:snp:1000
cache0:cpu0:wt:10000
cache0:membus:snp:1000
cpu0:cache0:rd:10000
membus:mem:rd:1000
mem:membus:rd:1000
cache0:membus:rd:10000
membus:cache1:snp:10000
membus:cache1:rd:1000
cache1:membus:snp:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
membus:cache0:rd:10000
cache1:membus:wt:11000
cache0:cpu0:rd:10000
membus:cache0:snp:11000
cpu0:cache0:rd:1000
cache0:membus:snp:11000
cache0:membus:rd:1000
membus:cache1:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
cache1:membus:snp:1000
membus:cache1:wt:11000
membus:cache0:rd:1000
cache1:cpu1:wt:11000
cpu1:cache1:rd:10000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:membus:rd:10000
cache0:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
membus:cache1:snp:10000
cpu1:cache1:rd:10000
cache1:membus:snp:10000
cache1:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
membus:cache0:snp:10000
cpu0:cache0:rd:11000
cache0:membus:snp:10000
cache0:membus:rd:11000
membus:cache1:snp:11000
membus:cache1:rd:10000
cache1:membus:snp:11000
cache1:cpu1:rd:10000
membus:mem:rd:11000
mem:membus:rd:11000
cpu1:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cpu1:cache1:rd:10000
cache0:cpu0:rd:11000
cpu0:cache0:wt:11000
cache1:membus:rd:10000
membus:cache0:snp:10000
cache0:cpu0:wt:11000
cache0:membus:snp:10000
cpu0:cache0:wt:10000
membus:mem:rd:10000
mem:membus:rd:10000
cache0:membus:wt:10000
membus:cache1:rd:10000
cache1:cpu1:rd:10000
cpu1:cache1:rd:10000
cache1:membus:rd:10000
membus:cache0:snp:10000
membus:cache1:snp:10000
cache0:membus:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
membus:cache0:wt:10000
mem:membus:rd:10000
membus:cache1:rd:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:10000
cpu1:cache1:rd:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:rd:1000
membus:cache0:snp:1000
cache1:membus:snp:11000
cache0:membus:snp:1000
membus:mem:wt:11000
mem:membus:wt:11000
membus:mem:rd:1000
membus:cache0:wt:11000
mem:membus:rd:1000
membus:cache1:rd:1000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache1:cpu1:rd:1000
cpu1:cache1:wt:11000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:wt:11000
membus:cache0:snp:11000
cache1:membus:snp:10000
cache0:membus:snp:11000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache1:wt:11000
membus:cache0:rd:10000
cache1:cpu1:wt:11000
cache0:cpu0:rd:10000
cpu1:cache1:wt:10000
cpu0:cache0:rd:11000
cache1:membus:wt:10000
cache0:membus:rd:11000
membus:cache0:snp:10000
membus:cache1:snp:11000
cache0:membus:snp:10000
cache1:membus:snp:11000
membus:cache1:wt:10000
membus:cache0:rd:11000
cache1:cpu1:wt:10000
cache0:cpu0:rd:11000
cpu1:cache1:rd:1000
cpu0:cache0:rd:10000
cache1:membus:rd:1000
cache0:membus:rd:10000
membus:cache0:snp:1000
membus:cache1:snp:10000
cache0:membus:snp:1000
cache1:membus:snp:10000
membus:mem:rd:1000
membus:cache0:rd:10000
mem:membus:rd:1000
membus:cache1:rd:1000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache1:cpu1:rd:1000
cpu1:cache1:wt:1000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:cpu1:wt:1000
cache1:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:10000
cache0:membus:wt:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:wt:10000
mem:membus:wt:10000
membus:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:1000
cache0:membus:wt:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:wt:1000
mem:membus:wt:1000
membus:cache0:wt:1000
cache0:cpu0:wt:1000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
cpu0:cache0:rd:1000
cache0:membus:rd:1000
membus:cache1:snp:1000
cache1:membus:snp:1000
membus:mem:rd:1000
mem:membus:rd:1000
membus:cache0:rd:1000
cache0:cpu0:rd:1000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:11000
cache0:membus:wt:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:wt:11000
mem:membus:wt:11000
membus:cache0:wt:11000
cache0:cpu0:wt:11000
cpu0:cache0:rd:11000
cache0:membus:rd:11000
membus:cache1:snp:11000
cache1:membus:snp:11000
membus:mem:rd:11000
mem:membus:rd:11000
membus:cache0:rd:11000
cache0:cpu0:rd:11000
cpu0:cache0:rd:10000
cache0:membus:rd:10000
membus:cache1:snp:10000
cache1:membus:snp:10000
membus:mem:rd:10000
mem:membus:rd:10000
membus:cache0:rd:10000
cache0:cpu0:rd:10000
cpu0:cache0:wt:10000
cache0:cpu0:wt:10000
