0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/fa/fa.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/fa/fa.srcs/sim_1/new/tb.v,1702780821,verilog,,,,tb,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/fa/fa.srcs/sources_1/imports/fa2/fa.v,1702655450,verilog,,C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/fa/fa.srcs/sim_1/new/tb.v,,fa,,,,,,,,
