

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Tue Jun 11 19:21:27 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C4values
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   41|   33|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   32|   40|  8 ~ 10  |          -|          -|      4|    no    |
        | + loop2  |    4|    6|         5|          1|          1| 0 ~ 2 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    105|
|Register         |        0|      -|     634|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     634|    581|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_463_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_458_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_316_p2                 |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_390_p2               |     +    |      0|  0|  39|          32|           2|
    |k_1_fu_364_p2                 |     +    |      0|  0|  39|          32|           1|
    |ytmp_1_1_fu_472_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_467_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_310_p2            |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_fu_418_p2            |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_423_p2            |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_413_p2             |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_1_fu_370_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_332_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4  |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_436_p2             |    or    |      0|  0|   2|           1|           1|
    |newSel6_fu_442_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_450_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_428_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 380|         274|         305|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_values_load_0_phi_reg_274  |  27|          5|   32|        160|
    |i_reg_254                                       |   9|          2|    3|          6|
    |k1_reg_265                                      |   9|          2|   32|         64|
    |ytmp_lcssa_reg_299                              |   9|          2|   32|         64|
    |ytmp_reg_287                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 105|         21|  133|        366|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_values_load_0_phi_reg_274  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_274  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_values_load_0_phi_reg_274  |  32|   0|   32|          0|
    |i_1_reg_480                                     |   3|   0|    3|          0|
    |i_reg_254                                       |   3|   0|    3|          0|
    |k1_reg_265                                      |  32|   0|   32|          0|
    |newIndex_reg_551                                |  30|   0|   30|          0|
    |newSel8_reg_621                                 |  32|   0|   32|          0|
    |rowPtr_load_reg_505                             |  32|   0|   32|          0|
    |tmp_3_1_reg_547                                 |   1|   0|    1|          0|
    |tmp_3_reg_511                                   |   1|   0|    1|          0|
    |tmp_6_1_reg_636                                 |  32|   0|   32|          0|
    |tmp_6_reg_631                                   |  32|   0|   32|          0|
    |tmp_7_reg_515                                   |   2|   0|    2|          0|
    |tmp_reg_485                                     |   3|   0|   64|         61|
    |values_0_addr_reg_522                           |   2|   0|    2|          0|
    |values_1_addr_reg_527                           |   1|   0|    1|          0|
    |values_2_addr_reg_532                           |   1|   0|    1|          0|
    |values_3_addr_reg_537                           |   1|   0|    1|          0|
    |x_load_1_reg_626                                |  32|   0|   32|          0|
    |x_load_reg_616                                  |  32|   0|   32|          0|
    |ytmp_lcssa_reg_299                              |  32|   0|   32|          0|
    |ytmp_reg_287                                    |  32|   0|   32|          0|
    |tmp_3_1_reg_547                                 |  64|  32|    1|          0|
    |tmp_3_reg_511                                   |  64|  32|    1|          0|
    |tmp_7_reg_515                                   |  64|  32|    2|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 634|  96|  507|         61|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     smvm     | return value |
|rowPtr_address0       | out |    3|  ap_memory |    rowPtr    |     array    |
|rowPtr_ce0            | out |    1|  ap_memory |    rowPtr    |     array    |
|rowPtr_q0             |  in |   32|  ap_memory |    rowPtr    |     array    |
|rowPtr_address1       | out |    3|  ap_memory |    rowPtr    |     array    |
|rowPtr_ce1            | out |    1|  ap_memory |    rowPtr    |     array    |
|rowPtr_q1             |  in |   32|  ap_memory |    rowPtr    |     array    |
|columnIndex_address0  | out |    4|  ap_memory |  columnIndex |     array    |
|columnIndex_ce0       | out |    1|  ap_memory |  columnIndex |     array    |
|columnIndex_q0        |  in |   32|  ap_memory |  columnIndex |     array    |
|columnIndex_address1  | out |    4|  ap_memory |  columnIndex |     array    |
|columnIndex_ce1       | out |    1|  ap_memory |  columnIndex |     array    |
|columnIndex_q1        |  in |   32|  ap_memory |  columnIndex |     array    |
|values_0_address0     | out |    2|  ap_memory |   values_0   |     array    |
|values_0_ce0          | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q0           |  in |   32|  ap_memory |   values_0   |     array    |
|values_0_address1     | out |    2|  ap_memory |   values_0   |     array    |
|values_0_ce1          | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q1           |  in |   32|  ap_memory |   values_0   |     array    |
|values_1_address0     | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce0          | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q0           |  in |   32|  ap_memory |   values_1   |     array    |
|values_1_address1     | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce1          | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q1           |  in |   32|  ap_memory |   values_1   |     array    |
|values_2_address0     | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce0          | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q0           |  in |   32|  ap_memory |   values_2   |     array    |
|values_2_address1     | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce1          | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q1           |  in |   32|  ap_memory |   values_2   |     array    |
|values_3_address0     | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce0          | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q0           |  in |   32|  ap_memory |   values_3   |     array    |
|values_3_address1     | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce1          | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q1           |  in |   32|  ap_memory |   values_3   |     array    |
|y_address0            | out |    2|  ap_memory |       y      |     array    |
|y_ce0                 | out |    1|  ap_memory |       y      |     array    |
|y_we0                 | out |    1|  ap_memory |       y      |     array    |
|y_d0                  | out |   32|  ap_memory |       y      |     array    |
|x_address0            | out |    2|  ap_memory |       x      |     array    |
|x_ce0                 | out |    1|  ap_memory |       x      |     array    |
|x_q0                  |  in |   32|  ap_memory |       x      |     array    |
|x_address1            | out |    2|  ap_memory |       x      |     array    |
|x_ce1                 | out |    1|  ap_memory |       x      |     array    |
|x_q1                  |  in |   32|  ap_memory |       x      |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

