<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-1\impl\gwsynthesis\vid80.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\matt\Documents\FPGA\vid80-1\src\nano-9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 14 06:03:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3932</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2027</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>65</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>n964_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n964_s2/F </td>
</tr>
<tr>
<td>adc_cnt[4]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>adc_cnt_4_s0/Q </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.010</td>
<td>99.900
<td>0.000</td>
<td>5.005</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>vgaclkpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.025</td>
<td>39.960
<td>0.000</td>
<td>12.513</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>n964_6</td>
<td>50.000(MHz)</td>
<td>108.284(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>adc_cnt[4]</td>
<td>50.000(MHz)</td>
<td>221.653(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>199.800(MHz)</td>
<td style="color: #FF0000;" class = "error">90.037(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>39.960(MHz)</td>
<td>42.571(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n964_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n964_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_cnt[4]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_cnt[4]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-115.688</td>
<td>65</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vgaclkpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.101</td>
<td>nco_in_4_s0/Q</td>
<td>nco_31_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>10.707</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.240</td>
<td>nco_in_4_s0/Q</td>
<td>nco_30_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.183</td>
<td>nco_in_4_s0/Q</td>
<td>nco_29_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.126</td>
<td>nco_in_4_s0/Q</td>
<td>nco_28_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.069</td>
<td>nco_in_4_s0/Q</td>
<td>nco_27_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.674</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.012</td>
<td>nco_in_4_s0/Q</td>
<td>nco_26_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.955</td>
<td>nco_in_4_s0/Q</td>
<td>nco_25_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.898</td>
<td>nco_in_4_s0/Q</td>
<td>nco_24_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.503</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.841</td>
<td>nco_in_4_s0/Q</td>
<td>nco_23_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.446</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.784</td>
<td>nco_in_4_s0/Q</td>
<td>nco_22_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.727</td>
<td>nco_in_4_s0/Q</td>
<td>nco_21_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.670</td>
<td>nco_in_4_s0/Q</td>
<td>nco_20_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.613</td>
<td>nco_in_4_s0/Q</td>
<td>nco_19_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>9.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.201</td>
<td>nco_in_4_s0/Q</td>
<td>nco_18_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>8.806</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.724</td>
<td>nco_in_4_s0/Q</td>
<td>nco_17_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>8.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.223</td>
<td>nco_in_4_s0/Q</td>
<td>nco_16_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>7.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.110</td>
<td>nco_in_4_s0/Q</td>
<td>nco_15_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>7.715</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.821</td>
<td>nco_in_4_s0/Q</td>
<td>nco_14_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>7.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.409</td>
<td>nco_in_4_s0/Q</td>
<td>nco_13_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>7.014</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.341</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_7_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>6.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.235</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_8_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>6.840</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.845</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_6_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>6.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.778</td>
<td>hcnt_1_s0/Q</td>
<td>hcnt_9_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>6.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.694</td>
<td>nco_in_4_s0/Q</td>
<td>nco_12_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>6.299</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.282</td>
<td>nco_in_4_s0/Q</td>
<td>nco_11_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.005</td>
<td>0.000</td>
<td>5.887</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.445</td>
<td>cyy_6_s0/Q</td>
<td>display_ram/dpb_inst_0/ADB[11]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>2</td>
<td>0.510</td>
<td>vcnt_in_4_s0/Q</td>
<td>display_ram/dpb_inst_0/ADA[11]</td>
<td>n964_6:[R]</td>
<td>n964_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>3</td>
<td>0.562</td>
<td>adc_en_s0/Q</td>
<td>adc_cnt_0_s0/CE</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>4</td>
<td>0.589</td>
<td>nco_31_s0/Q</td>
<td>hcnt_2_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>5</td>
<td>0.593</td>
<td>nco_31_s0/Q</td>
<td>hcnt_0_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>6</td>
<td>0.593</td>
<td>nco_31_s0/Q</td>
<td>hcnt_1_s0/CE</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>7</td>
<td>0.685</td>
<td>cxx_7_s0/Q</td>
<td>display_ram/dpb_inst_2/ADB[5]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.845</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>nco_0_s0/Q</td>
<td>nco_0_s0/D</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>hcnt_in_2_s0/Q</td>
<td>hcnt_in_2_s0/D</td>
<td>n964_6:[R]</td>
<td>n964_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>adc_cnt[4]:[R]</td>
<td>adc_cnt[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>adc_cnt[4]:[R]</td>
<td>adc_cnt[4]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>adc_reg_11_s1/Q</td>
<td>adc_reg_11_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>adc_nco_2_s0/Q</td>
<td>adc_nco_2_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>cxx_9_s0/Q</td>
<td>display_ram/dpb_inst_2/ADB[7]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.868</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>hdmi/cx_0_s0/Q</td>
<td>hdmi/cx_0_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>adc_nco_9_s0/Q</td>
<td>adc_nco_9_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>cyy_1_s0/Q</td>
<td>cyy_1_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>adc_nco_3_s0/Q</td>
<td>adc_nco_3_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>adc_nco_5_s0/Q</td>
<td>adc_nco_5_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>adc_nco_6_s0/Q</td>
<td>adc_nco_6_s0/D</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>vcnt_in_1_s0/Q</td>
<td>vcnt_in_1_s0/D</td>
<td>n964_6:[R]</td>
<td>n964_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>hcnt_in_0_s0/Q</td>
<td>hcnt_in_0_s0/D</td>
<td>n964_6:[R]</td>
<td>n964_6:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hsync_in_dly_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.175</td>
<td>2.425</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>nco_in_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>11.749</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/COUT</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][A]</td>
<td>n591_s/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">n591_s/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][B]</td>
<td>n590_s/CIN</td>
</tr>
<tr>
<td>11.863</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">n590_s/COUT</td>
</tr>
<tr>
<td>11.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[2][A]</td>
<td>n589_s/CIN</td>
</tr>
<tr>
<td>11.920</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">n589_s/COUT</td>
</tr>
<tr>
<td>11.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[2][B]</td>
<td>n588_s/CIN</td>
</tr>
<tr>
<td>11.977</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" background: #97FFFF;">n588_s/COUT</td>
</tr>
<tr>
<td>13.344</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.175, 48.335%; route: 5.073, 47.384%; tC2Q: 0.458, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>11.749</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/COUT</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][A]</td>
<td>n591_s/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">n591_s/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][B]</td>
<td>n590_s/CIN</td>
</tr>
<tr>
<td>11.863</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">n590_s/COUT</td>
</tr>
<tr>
<td>11.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[2][A]</td>
<td>n589_s/CIN</td>
</tr>
<tr>
<td>11.920</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">n589_s/COUT</td>
</tr>
<tr>
<td>11.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[2][B]</td>
<td>n588_s/CIN</td>
</tr>
<tr>
<td>12.483</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" background: #97FFFF;">n588_s/SUM</td>
</tr>
<tr>
<td>12.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" font-weight:bold;">nco_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>nco_30_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>nco_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.681, 57.704%; route: 3.706, 37.641%; tC2Q: 0.458, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>11.749</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/COUT</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][A]</td>
<td>n591_s/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">n591_s/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][B]</td>
<td>n590_s/CIN</td>
</tr>
<tr>
<td>11.863</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">n590_s/COUT</td>
</tr>
<tr>
<td>11.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[2][A]</td>
<td>n589_s/CIN</td>
</tr>
<tr>
<td>12.426</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" background: #97FFFF;">n589_s/SUM</td>
</tr>
<tr>
<td>12.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" font-weight:bold;">nco_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>nco_29_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>nco_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.624, 57.457%; route: 3.706, 37.860%; tC2Q: 0.458, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>11.749</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/COUT</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][A]</td>
<td>n591_s/CIN</td>
</tr>
<tr>
<td>11.806</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">n591_s/COUT</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][B]</td>
<td>n590_s/CIN</td>
</tr>
<tr>
<td>12.369</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">n590_s/SUM</td>
</tr>
<tr>
<td>12.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" font-weight:bold;">nco_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>nco_28_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>nco_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.567, 57.208%; route: 3.706, 38.082%; tC2Q: 0.458, 4.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>11.749</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/COUT</td>
</tr>
<tr>
<td>11.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[1][A]</td>
<td>n591_s/CIN</td>
</tr>
<tr>
<td>12.312</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">n591_s/SUM</td>
</tr>
<tr>
<td>12.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">nco_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>nco_27_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>nco_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.510, 56.956%; route: 3.706, 38.306%; tC2Q: 0.458, 4.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>11.692</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/COUT</td>
</tr>
<tr>
<td>11.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][B]</td>
<td>n592_s/CIN</td>
</tr>
<tr>
<td>12.255</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" background: #97FFFF;">n592_s/SUM</td>
</tr>
<tr>
<td>12.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td style=" font-weight:bold;">nco_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>nco_26_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][B]</td>
<td>nco_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.453, 56.701%; route: 3.706, 38.533%; tC2Q: 0.458, 4.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>11.635</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/COUT</td>
</tr>
<tr>
<td>11.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C11[0][A]</td>
<td>n593_s/CIN</td>
</tr>
<tr>
<td>12.198</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" background: #97FFFF;">n593_s/SUM</td>
</tr>
<tr>
<td>12.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td style=" font-weight:bold;">nco_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>nco_25_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11[0][A]</td>
<td>nco_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.396, 56.443%; route: 3.706, 38.763%; tC2Q: 0.458, 4.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>11.578</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/COUT</td>
</tr>
<tr>
<td>11.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][B]</td>
<td>n594_s/CIN</td>
</tr>
<tr>
<td>12.141</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" background: #97FFFF;">n594_s/SUM</td>
</tr>
<tr>
<td>12.141</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td style=" font-weight:bold;">nco_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>nco_24_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][B]</td>
<td>nco_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.339, 56.181%; route: 3.706, 38.996%; tC2Q: 0.458, 4.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>11.521</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/COUT</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[2][A]</td>
<td>n595_s/CIN</td>
</tr>
<tr>
<td>12.084</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">n595_s/SUM</td>
</tr>
<tr>
<td>12.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" font-weight:bold;">nco_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>nco_23_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.282, 55.917%; route: 3.706, 39.231%; tC2Q: 0.458, 4.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.464</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/COUT</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][B]</td>
<td>n596_s/CIN</td>
</tr>
<tr>
<td>12.027</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">n596_s/SUM</td>
</tr>
<tr>
<td>12.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" font-weight:bold;">nco_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>nco_22_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>nco_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.225, 55.649%; route: 3.706, 39.469%; tC2Q: 0.458, 4.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.407</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/COUT</td>
</tr>
<tr>
<td>11.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[1][A]</td>
<td>n597_s/CIN</td>
</tr>
<tr>
<td>11.970</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" background: #97FFFF;">n597_s/SUM</td>
</tr>
<tr>
<td>11.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td style=" font-weight:bold;">nco_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>nco_21_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[1][A]</td>
<td>nco_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.168, 55.378%; route: 3.706, 39.710%; tC2Q: 0.458, 4.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.350</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/COUT</td>
</tr>
<tr>
<td>11.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C10[0][B]</td>
<td>n598_s/CIN</td>
</tr>
<tr>
<td>11.913</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">n598_s/SUM</td>
</tr>
<tr>
<td>11.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" font-weight:bold;">nco_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>nco_20_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][B]</td>
<td>nco_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.111, 55.104%; route: 3.706, 39.954%; tC2Q: 0.458, 4.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.293</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/COUT</td>
</tr>
<tr>
<td>11.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C10[0][A]</td>
<td>n599_s/CIN</td>
</tr>
<tr>
<td>11.856</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">n599_s/SUM</td>
</tr>
<tr>
<td>11.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">nco_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>nco_19_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>nco_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.054, 54.827%; route: 3.706, 40.201%; tC2Q: 0.458, 4.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][A]</td>
<td>n575_s4/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s4/F</td>
</tr>
<tr>
<td>8.982</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td>n575_s3/I1</td>
</tr>
<tr>
<td>9.608</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][A]</td>
<td style=" background: #97FFFF;">n575_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][B]</td>
<td>n600_s/I1</td>
</tr>
<tr>
<td>11.444</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" background: #97FFFF;">n600_s/SUM</td>
</tr>
<tr>
<td>11.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" font-weight:bold;">nco_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>nco_18_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>nco_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.642, 52.713%; route: 3.706, 42.082%; tC2Q: 0.458, 5.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>n576_s3/I2</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">n576_s3/F</td>
</tr>
<tr>
<td>10.266</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[2][A]</td>
<td>n601_s/I1</td>
</tr>
<tr>
<td>10.967</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">n601_s/SUM</td>
</tr>
<tr>
<td>10.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">nco_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>nco_17_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>nco_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.016, 48.215%; route: 3.855, 46.283%; tC2Q: 0.458, 5.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][B]</td>
<td>n576_s4/I0</td>
</tr>
<tr>
<td>7.428</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R17C12[2][B]</td>
<td style=" background: #97FFFF;">n576_s4/F</td>
</tr>
<tr>
<td>7.444</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][B]</td>
<td>n577_s4/I1</td>
</tr>
<tr>
<td>8.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C12[3][B]</td>
<td style=" background: #97FFFF;">n577_s4/F</td>
</tr>
<tr>
<td>9.765</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[1][B]</td>
<td>n602_s/I1</td>
</tr>
<tr>
<td>10.466</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" background: #97FFFF;">n602_s/SUM</td>
</tr>
<tr>
<td>10.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" font-weight:bold;">nco_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>nco_16_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>nco_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.016, 51.301%; route: 3.354, 42.844%; tC2Q: 0.458, 5.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.375</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.798</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td>n579_s3/I1</td>
</tr>
<tr>
<td>7.620</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[2][A]</td>
<td style=" background: #97FFFF;">n579_s3/F</td>
</tr>
<tr>
<td>9.240</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[0][B]</td>
<td>n604_s/I1</td>
</tr>
<tr>
<td>9.790</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" background: #97FFFF;">n604_s/COUT</td>
</tr>
<tr>
<td>9.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C9[1][A]</td>
<td>n603_s/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td style=" background: #97FFFF;">n603_s/SUM</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td style=" font-weight:bold;">nco_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>nco_15_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>nco_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.592, 46.560%; route: 3.664, 47.499%; tC2Q: 0.458, 5.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.376</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.393</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[3][A]</td>
<td>n580_s4/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[3][A]</td>
<td style=" background: #97FFFF;">n580_s4/F</td>
</tr>
<tr>
<td>8.951</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[0][A]</td>
<td>n605_s/I1</td>
</tr>
<tr>
<td>9.501</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">n605_s/COUT</td>
</tr>
<tr>
<td>9.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C9[0][B]</td>
<td>n604_s/CIN</td>
</tr>
<tr>
<td>10.064</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" background: #97FFFF;">n604_s/SUM</td>
</tr>
<tr>
<td>10.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">nco_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>nco_14_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>nco_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.870, 52.115%; route: 3.098, 41.713%; tC2Q: 0.458, 6.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n579_s4/I3</td>
</tr>
<tr>
<td>6.376</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n579_s4/F</td>
</tr>
<tr>
<td>6.393</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[3][A]</td>
<td>n580_s4/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[3][A]</td>
<td style=" background: #97FFFF;">n580_s4/F</td>
</tr>
<tr>
<td>8.951</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C9[0][A]</td>
<td>n605_s/I1</td>
</tr>
<tr>
<td>9.652</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">n605_s/SUM</td>
</tr>
<tr>
<td>9.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">nco_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>nco_13_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>nco_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.458, 49.302%; route: 3.098, 44.163%; tC2Q: 0.458, 6.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C9[2][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>4.249</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td>n683_s3/I1</td>
</tr>
<tr>
<td>5.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C10[3][A]</td>
<td style=" background: #97FFFF;">n683_s3/F</td>
</tr>
<tr>
<td>6.505</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][A]</td>
<td>n680_s3/I2</td>
</tr>
<tr>
<td>7.604</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C9[3][A]</td>
<td style=" background: #97FFFF;">n680_s3/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>n681_s1/I2</td>
</tr>
<tr>
<td>9.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td style=" background: #97FFFF;">n681_s1/F</td>
</tr>
<tr>
<td>9.583</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td style=" font-weight:bold;">hcnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>hcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 43.481%; route: 3.467, 49.920%; tC2Q: 0.458, 6.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C9[2][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>4.249</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td>n683_s3/I1</td>
</tr>
<tr>
<td>5.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C10[3][A]</td>
<td style=" background: #97FFFF;">n683_s3/F</td>
</tr>
<tr>
<td>6.174</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>n682_s3/I2</td>
</tr>
<tr>
<td>6.799</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C9[2][A]</td>
<td style=" background: #97FFFF;">n682_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>n680_s4/I2</td>
</tr>
<tr>
<td>7.846</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C9[2][A]</td>
<td style=" background: #97FFFF;">n680_s4/F</td>
</tr>
<tr>
<td>8.656</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td>n680_s2/I2</td>
</tr>
<tr>
<td>9.478</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td style=" background: #97FFFF;">n680_s2/F</td>
</tr>
<tr>
<td>9.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td style=" font-weight:bold;">hcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][B]</td>
<td>hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[0][B]</td>
<td>hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 46.374%; route: 3.210, 46.925%; tC2Q: 0.458, 6.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C9[2][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>4.249</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td>n683_s3/I1</td>
</tr>
<tr>
<td>5.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C10[3][A]</td>
<td style=" background: #97FFFF;">n683_s3/F</td>
</tr>
<tr>
<td>6.505</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][A]</td>
<td>n680_s3/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C9[3][A]</td>
<td style=" background: #97FFFF;">n680_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>n682_s2/I0</td>
</tr>
<tr>
<td>9.088</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td style=" background: #97FFFF;">n682_s2/F</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td style=" font-weight:bold;">hcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 50.528%; route: 2.733, 42.366%; tC2Q: 0.458, 7.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C9[2][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/Q</td>
</tr>
<tr>
<td>4.249</td>
<td>1.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td>n683_s3/I1</td>
</tr>
<tr>
<td>5.348</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C10[3][A]</td>
<td style=" background: #97FFFF;">n683_s3/F</td>
</tr>
<tr>
<td>6.505</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[3][A]</td>
<td>n680_s3/I2</td>
</tr>
<tr>
<td>7.566</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C9[3][A]</td>
<td style=" background: #97FFFF;">n680_s3/F</td>
</tr>
<tr>
<td>7.989</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>n679_s1/I2</td>
</tr>
<tr>
<td>9.021</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">n679_s1/F</td>
</tr>
<tr>
<td>9.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" font-weight:bold;">hcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.192, 50.009%; route: 2.733, 42.811%; tC2Q: 0.458, 7.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>n582_s4/I1</td>
</tr>
<tr>
<td>6.849</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">n582_s4/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[2][A]</td>
<td>n607_s/I1</td>
</tr>
<tr>
<td>8.374</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">n607_s/COUT</td>
</tr>
<tr>
<td>8.374</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C8[2][B]</td>
<td>n606_s/CIN</td>
</tr>
<tr>
<td>8.937</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">n606_s/SUM</td>
</tr>
<tr>
<td>8.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td style=" font-weight:bold;">nco_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>nco_12_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>nco_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.244, 51.502%; route: 2.597, 41.222%; tC2Q: 0.458, 7.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>nco_in_4_s0/CLK</td>
</tr>
<tr>
<td>3.096</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">nco_in_4_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>4.940</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>n582_s4/I1</td>
</tr>
<tr>
<td>6.849</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">n582_s4/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[2][A]</td>
<td>n607_s/I1</td>
</tr>
<tr>
<td>8.525</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">n607_s/SUM</td>
</tr>
<tr>
<td>8.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td style=" font-weight:bold;">nco_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>5.005</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.643</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>nco_11_s0/CLK</td>
</tr>
<tr>
<td>7.243</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.005</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.832, 48.107%; route: 2.597, 44.107%; tC2Q: 0.458, 7.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>cyy_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>cyy_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">cyy_6_s0/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_0/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>0.673</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.935%; tC2Q: 0.333, 55.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n964_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n964_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>vcnt_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C11[2][B]</td>
<td style=" font-weight:bold;">vcnt_in_4_s0/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_0/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.070</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>display_ram/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>adc_en_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C9[1][B]</td>
<td style=" font-weight:bold;">adc_en_s0/Q</td>
</tr>
<tr>
<td>1.088</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">adc_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>adc_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>adc_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.973%; tC2Q: 0.333, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">nco_31_s0/Q</td>
</tr>
<tr>
<td>3.180</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td style=" font-weight:bold;">hcnt_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">nco_31_s0/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td style=" font-weight:bold;">hcnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.954%; tC2Q: 0.333, 55.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>nco_31_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">nco_31_s0/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td style=" font-weight:bold;">hcnt_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[2][A]</td>
<td>hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.954%; tC2Q: 0.333, 55.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>cxx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>cxx_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">cxx_7_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_2/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2/CLKB</td>
</tr>
<tr>
<td>0.673</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.575%; tC2Q: 0.333, 39.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>2.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/Q</td>
</tr>
<tr>
<td>2.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>n618_s2/I0</td>
</tr>
<tr>
<td>3.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" background: #97FFFF;">n618_s2/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">nco_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>106</td>
<td>PLL_R</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.578</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>nco_0_s0/CLK</td>
</tr>
<tr>
<td>2.578</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>nco_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n964_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n964_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/Q</td>
</tr>
<tr>
<td>1.331</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>n1019_s0/I2</td>
</tr>
<tr>
<td>1.703</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">n1019_s0/F</td>
</tr>
<tr>
<td>1.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">hcnt_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>hcnt_in_2_s0/CLK</td>
</tr>
<tr>
<td>0.995</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>hcnt_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_cnt[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adc_cnt[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_cnt[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R13C9[1][B]</td>
<td>adc_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_cnt[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R13C9[1][B]</td>
<td>adc_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_cnt[4]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adc_cnt[4]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_cnt[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R13C9[1][B]</td>
<td>adc_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_cnt[4]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R13C9[1][B]</td>
<td>adc_cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_reg_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>adc_reg_11_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">adc_reg_11_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>n130_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">n130_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">adc_reg_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>adc_reg_11_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>adc_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_nco_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_nco_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>adc_nco_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">adc_nco_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>n31_s6/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">adc_nco_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>adc_nco_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>adc_nco_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>cxx_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ram/dpb_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>cxx_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C10[2][B]</td>
<td style=" font-weight:bold;">cxx_9_s0/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">display_ram/dpb_inst_2/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2/CLKB</td>
</tr>
<tr>
<td>0.673</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>display_ram/dpb_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 61.594%; tC2Q: 0.333, 38.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n507_s1/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n507_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/parity[4]_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n54_s6/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n54_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cx_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>hdmi/n287_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n287_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">hdmi/cx_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>hdmi/cx_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>hdmi/cx_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_nco_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_nco_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>adc_nco_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">adc_nco_9_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>n34_s0/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">n34_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">adc_nco_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>adc_nco_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>adc_nco_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>cyy_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cyy_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>cyy_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">cyy_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>n1193_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">n1193_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">cyy_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>cyy_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>cyy_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_nco_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_nco_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>adc_nco_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">adc_nco_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>n30_s5/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">n30_s5/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" font-weight:bold;">adc_nco_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>adc_nco_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>adc_nco_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_nco_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_nco_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>adc_nco_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">adc_nco_5_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n38_s1/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n38_s1/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">adc_nco_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>adc_nco_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>adc_nco_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_nco_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_nco_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>adc_nco_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">adc_nco_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>n37_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">adc_nco_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>682</td>
<td>TOPSIDE[0]</td>
<td>clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>adc_nco_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>adc_nco_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>vcnt_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vcnt_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n964_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n964_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>vcnt_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>n1085_s2/I1</td>
</tr>
<tr>
<td>1.704</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">n1085_s2/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">vcnt_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>vcnt_in_1_s0/CLK</td>
</tr>
<tr>
<td>0.995</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>vcnt_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hcnt_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n964_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n964_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>n1021_s2/I0</td>
</tr>
<tr>
<td>1.704</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">n1021_s2/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">hcnt_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n964_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C11[3][B]</td>
<td>n964_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>hcnt_in_0_s0/CLK</td>
</tr>
<tr>
<td>0.995</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>hcnt_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.995, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hsync_in_dly_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>hsync_in_dly_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_23_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_in_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.896</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.159</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>nco_in_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td></td>
<td></td>
<td>vgaclkpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.399</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>vgaclkpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.583</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>nco_in_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>682</td>
<td>vgaclk</td>
<td>1.535</td>
<td>0.257</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>15.188</td>
<td>3.365</td>
</tr>
<tr>
<td>128</td>
<td>n4044_6</td>
<td>14.459</td>
<td>1.813</td>
</tr>
<tr>
<td>106</td>
<td>vgaclk_x5</td>
<td>-6.101</td>
<td>0.376</td>
</tr>
<tr>
<td>99</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>8.398</td>
<td>3.988</td>
</tr>
<tr>
<td>83</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>10.851</td>
<td>3.463</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>15.381</td>
<td>4.765</td>
</tr>
<tr>
<td>58</td>
<td>true_hdmi_output.packet_pixel_counter[2]</td>
<td>12.640</td>
<td>3.490</td>
</tr>
<tr>
<td>51</td>
<td>true_hdmi_output.packet_pixel_counter[3]</td>
<td>13.450</td>
<td>3.607</td>
</tr>
<tr>
<td>49</td>
<td>packet_type[1]</td>
<td>9.216</td>
<td>3.278</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C10</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R18C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R12C20</td>
<td>81.94%</td>
</tr>
<tr>
<td>R18C12</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
