<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/system_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/system_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_1921/sim/system_altera_merlin_master_agent_1921_2inlndi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/system_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1931/sim/system_altera_avalon_sc_fifo_1931_vhmcgqy.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1931" />
 <file
   path="altera_merlin_router_1921/sim/system_altera_merlin_router_1921_3x2ld6i.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/system_altera_merlin_router_1921_xl25uli.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/system_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_pipeline_stage_1930" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_gjk65ta.v"
   type="VERILOG"
   library="altera_merlin_burst_adapter_1931"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/system_altera_merlin_burst_adapter_1931_isablti.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_burst_adapter_1931/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_1931" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/system_altera_merlin_demultiplexer_1921_4qvfzsi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/system_altera_merlin_multiplexer_1922_5zre3aq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/system_altera_merlin_multiplexer_1922_4t7siiq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_mm_interconnect_1920/sim/system_altera_mm_interconnect_1920_ciglmda.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/system.v"
   type="VERILOG"
   library="system"
   hasInlineConfiguration="true" />
 <topLevel name="system.system" />
 <deviceFamily name="agilex5" />
 <device name="A5ED065BB32AE4S" />
 <modelMap controllerPath="system.mem0" modelPath="system.mem0" />
</simPackage>
