WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500048 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500049 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500049 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 5512778 heartbeat IPC: 3.31925 cumulative IPC: 3.31926 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8538198 heartbeat IPC: 3.30533 cumulative IPC: 3.31228 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11568458 heartbeat IPC: 3.30005 cumulative IPC: 3.30819 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14580272 heartbeat IPC: 3.32026 cumulative IPC: 3.3112 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 17596701 heartbeat IPC: 3.31518 cumulative IPC: 3.312 (Simulation time: 0 hr 1 min 53 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 15096653 cumulative IPC: 3.312 (Simulation time: 0 hr 1 min 53 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 15096653 (Simulation time: 0 hr 1 min 53 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.312 instructions: 50000000 cycles: 15096653
CPU 0 Branch Prediction Accuracy: 95.2596% MPKI: 2.03993 Average ROB Occupancy at Mispredict: 143.355
Branch type MPKI
BRANCH_DIRECT_JUMP: 4.00001e-05
BRANCH_INDIRECT: 2.00001e-05
BRANCH_CONDITIONAL: 2.03851
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00136001
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:      11999  HIT:       3182  MISS:       8817
LLC LOAD         ACCESS:      11329  HIT:       3019  MISS:       8310
LLC RFO          ACCESS:        471  HIT:          4  MISS:        467
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        147  HIT:        147  MISS:          0
LLC TRANSLATION  ACCESS:         52  HIT:         12  MISS:         40
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 116.572 cycles
cpu0_DTLB TOTAL       ACCESS:    9994603  HIT:    9985559  MISS:       9044
cpu0_DTLB LOAD         ACCESS:    9994603  HIT:    9985559  MISS:       9044
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.70954 cycles
cpu0_ITLB TOTAL       ACCESS:     696107  HIT:     696107  MISS:          0
cpu0_ITLB LOAD         ACCESS:     696107  HIT:     696107  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   10997700  HIT:   10950151  MISS:      47549
cpu0_L1D LOAD         ACCESS:    7974705  HIT:    7927811  MISS:      46894
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3022839  HIT:    3022332  MISS:        507
cpu0_L1D TRANSLATION  ACCESS:        156  HIT:          8  MISS:        148
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.5994 cycles
cpu0_L1I TOTAL       ACCESS:     853250  HIT:     853247  MISS:          3
cpu0_L1I LOAD         ACCESS:     853250  HIT:     853247  MISS:          3
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 131.334 cycles
cpu0_L2C TOTAL       ACCESS:      16779  HIT:       4926  MISS:      11853
cpu0_L2C LOAD         ACCESS:      15873  HIT:       4544  MISS:      11329
cpu0_L2C RFO          ACCESS:        472  HIT:          1  MISS:        471
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        286  HIT:        285  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        148  HIT:         96  MISS:         52
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 107.457 cycles
cpu0_STLB TOTAL       ACCESS:       3478  HIT:       3322  MISS:        156
cpu0_STLB LOAD         ACCESS:       3478  HIT:       3322  MISS:        156
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 267.526 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       6115
  ROW_BUFFER_MISS:       2702
 AVG DBUS CONGESTED CYCLE:    3.58297
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
