
CMSIS_blinkled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001130  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800123c  0800123c  0000223c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001260  08001260  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001260  08001260  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001260  08001260  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001260  08001260  00002260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001264  08001264  00002264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001268  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001274  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001274  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c5c  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f40  00000000  00000000  00005c91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000418  00000000  00000000  00006bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002f0  00000000  00000000  00006ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016695  00000000  00000000  000072e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004e96  00000000  00000000  0001d975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008017b  00000000  00000000  0002280b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2986  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e80  00000000  00000000  000a29cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000a384c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001224 	.word	0x08001224

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001224 	.word	0x08001224

0800014c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000156:	683b      	ldr	r3, [r7, #0]
 8000158:	0a1b      	lsrs	r3, r3, #8
 800015a:	b29a      	uxth	r2, r3
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	611a      	str	r2, [r3, #16]
}
 8000160:	bf00      	nop
 8000162:	370c      	adds	r7, #12
 8000164:	46bd      	mov	sp, r7
 8000166:	bc80      	pop	{r7}
 8000168:	4770      	bx	lr

0800016a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800016a:	b480      	push	{r7}
 800016c:	b083      	sub	sp, #12
 800016e:	af00      	add	r7, sp, #0
 8000170:	6078      	str	r0, [r7, #4]
 8000172:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000174:	683b      	ldr	r3, [r7, #0]
 8000176:	0a1b      	lsrs	r3, r3, #8
 8000178:	b29a      	uxth	r2, r3
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	615a      	str	r2, [r3, #20]
}
 800017e:	bf00      	nop
 8000180:	370c      	adds	r7, #12
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr

08000188 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000188:	b480      	push	{r7}
 800018a:	b085      	sub	sp, #20
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000190:	4b08      	ldr	r3, [pc, #32]	@ (80001b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000192:	699a      	ldr	r2, [r3, #24]
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	4313      	orrs	r3, r2
 800019a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800019c:	4b05      	ldr	r3, [pc, #20]	@ (80001b4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800019e:	699a      	ldr	r2, [r3, #24]
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	4013      	ands	r3, r2
 80001a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80001a6:	68fb      	ldr	r3, [r7, #12]
}
 80001a8:	bf00      	nop
 80001aa:	3714      	adds	r7, #20
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bc80      	pop	{r7}
 80001b0:	4770      	bx	lr
 80001b2:	bf00      	nop
 80001b4:	40021000 	.word	0x40021000

080001b8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001bc:	f000 f9c4 	bl	8000548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c0:	f000 f81c 	bl	80001fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c4:	f000 f854 	bl	8000270 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  i2c_I2C1_GPIO_config();
 80001c8:	f000 f87e 	bl	80002c8 <i2c_I2C1_GPIO_config>
  i2c_I2C1_config();
 80001cc:	f000 f89e 	bl	800030c <i2c_I2C1_config>
  //  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);

  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80001d0:	4908      	ldr	r1, [pc, #32]	@ (80001f4 <main+0x3c>)
 80001d2:	4809      	ldr	r0, [pc, #36]	@ (80001f8 <main+0x40>)
 80001d4:	f7ff ffba 	bl	800014c <LL_GPIO_SetOutputPin>
//  for (int i = 0; i < 1000; ++i)
//    ;
  if (i2c_I2C1_isSlaveAddressExist(0x68 << 1))
 80001d8:	20d0      	movs	r0, #208	@ 0xd0
 80001da:	f000 f8c9 	bl	8000370 <i2c_I2C1_isSlaveAddressExist>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d004      	beq.n	80001ee <main+0x36>
  {
    LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80001e4:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <main+0x3c>)
 80001e6:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <main+0x40>)
 80001e8:	f7ff ffbf 	bl	800016a <LL_GPIO_ResetOutputPin>
  //  i2c_I2C1_masterReceive(117, &data, 1);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001ec:	bf00      	nop
 80001ee:	bf00      	nop
 80001f0:	e7fd      	b.n	80001ee <main+0x36>
 80001f2:	bf00      	nop
 80001f4:	04200020 	.word	0x04200020
 80001f8:	40011000 	.word	0x40011000

080001fc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b090      	sub	sp, #64	@ 0x40
 8000200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000202:	f107 0318 	add.w	r3, r7, #24
 8000206:	2228      	movs	r2, #40	@ 0x28
 8000208:	2100      	movs	r1, #0
 800020a:	4618      	mov	r0, r3
 800020c:	f000 ffde 	bl	80011cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
 8000216:	605a      	str	r2, [r3, #4]
 8000218:	609a      	str	r2, [r3, #8]
 800021a:	60da      	str	r2, [r3, #12]
 800021c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800021e:	2301      	movs	r3, #1
 8000220:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000222:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000226:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000228:	2300      	movs	r3, #0
 800022a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022c:	f107 0318 	add.w	r3, r7, #24
 8000230:	4618      	mov	r0, r3
 8000232:	f000 facf 	bl	80007d4 <HAL_RCC_OscConfig>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d001      	beq.n	8000240 <SystemClock_Config+0x44>
  {
    Error_Handler();
 800023c:	f000 f8f4 	bl	8000428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000240:	230f      	movs	r3, #15
 8000242:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000244:	2301      	movs	r3, #1
 8000246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2100      	movs	r1, #0
 8000258:	4618      	mov	r0, r3
 800025a:	f000 fd3d 	bl	8000cd8 <HAL_RCC_ClockConfig>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000264:	f000 f8e0 	bl	8000428 <Error_Handler>
  }
}
 8000268:	bf00      	nop
 800026a:	3740      	adds	r7, #64	@ 0x40
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	2200      	movs	r2, #0
 800027a:	601a      	str	r2, [r3, #0]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	609a      	str	r2, [r3, #8]
 8000280:	60da      	str	r2, [r3, #12]
 8000282:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8000284:	2010      	movs	r0, #16
 8000286:	f7ff ff7f 	bl	8000188 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 800028a:	2020      	movs	r0, #32
 800028c:	f7ff ff7c 	bl	8000188 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000290:	2004      	movs	r0, #4
 8000292:	f7ff ff79 	bl	8000188 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000296:	490a      	ldr	r1, [pc, #40]	@ (80002c0 <MX_GPIO_Init+0x50>)
 8000298:	480a      	ldr	r0, [pc, #40]	@ (80002c4 <MX_GPIO_Init+0x54>)
 800029a:	f7ff ff66 	bl	800016a <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 800029e:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <MX_GPIO_Init+0x50>)
 80002a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80002a2:	2301      	movs	r3, #1
 80002a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80002a6:	2302      	movs	r3, #2
 80002a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80002aa:	2300      	movs	r3, #0
 80002ac:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002ae:	1d3b      	adds	r3, r7, #4
 80002b0:	4619      	mov	r1, r3
 80002b2:	4804      	ldr	r0, [pc, #16]	@ (80002c4 <MX_GPIO_Init+0x54>)
 80002b4:	f000 ff24 	bl	8001100 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80002b8:	bf00      	nop
 80002ba:	3718      	adds	r7, #24
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	04200020 	.word	0x04200020
 80002c4:	40011000 	.word	0x40011000

080002c8 <i2c_I2C1_GPIO_config>:

/* USER CODE BEGIN 4 */
void i2c_I2C1_GPIO_config(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
  // PB6 (SCL), PB7(SDA)
  // Bật xung clock PORTB
  RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;
 80002cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000304 <i2c_I2C1_GPIO_config+0x3c>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000304 <i2c_I2C1_GPIO_config+0x3c>)
 80002d2:	f043 0308 	orr.w	r3, r3, #8
 80002d6:	6193      	str	r3, [r2, #24]
  // Chế độ: xuất 10Mhz
  GPIOB->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_MODE7); // Xóa MODE6 và MODE7
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002de:	f023 534c 	bic.w	r3, r3, #855638016	@ 0x33000000
 80002e2:	6013      	str	r3, [r2, #0]
  GPIOB->CRL |= (GPIO_CRL_MODE6_0 | GPIO_CRL_MODE7_0);
 80002e4:	4b08      	ldr	r3, [pc, #32]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a07      	ldr	r2, [pc, #28]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002ea:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 80002ee:	6013      	str	r3, [r2, #0]
  // CNF: Alternate function Open-Drain
  GPIOB->CRL |= (GPIO_CRL_CNF6 | GPIO_CRL_CNF7);
 80002f0:	4b05      	ldr	r3, [pc, #20]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <i2c_I2C1_GPIO_config+0x40>)
 80002f6:	f043 434c 	orr.w	r3, r3, #3422552064	@ 0xcc000000
 80002fa:	6013      	str	r3, [r2, #0]
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	40021000 	.word	0x40021000
 8000308:	40010c00 	.word	0x40010c00

0800030c <i2c_I2C1_config>:

void i2c_I2C1_config(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  // Bật xung clock I2C
  RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000310:	4b15      	ldr	r3, [pc, #84]	@ (8000368 <i2c_I2C1_config+0x5c>)
 8000312:	69db      	ldr	r3, [r3, #28]
 8000314:	4a14      	ldr	r2, [pc, #80]	@ (8000368 <i2c_I2C1_config+0x5c>)
 8000316:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800031a:	61d3      	str	r3, [r2, #28]

  // Cấu hình tần số I2C dùng thanh ghi I2C_CR2
  // tần số này trùng với tần số APB1 mà bạn đã cấu hình trước đó
  I2C1->CR2 &= ~(I2C_CR2_FREQ);
 800031c:	4b13      	ldr	r3, [pc, #76]	@ (800036c <i2c_I2C1_config+0x60>)
 800031e:	685b      	ldr	r3, [r3, #4]
 8000320:	4a12      	ldr	r2, [pc, #72]	@ (800036c <i2c_I2C1_config+0x60>)
 8000322:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000326:	6053      	str	r3, [r2, #4]
  I2C1->CR2 |= (8UL << 0);
 8000328:	4b10      	ldr	r3, [pc, #64]	@ (800036c <i2c_I2C1_config+0x60>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <i2c_I2C1_config+0x60>)
 800032e:	f043 0308 	orr.w	r3, r3, #8
 8000332:	6053      	str	r3, [r2, #4]
  //  Cấu hình TRISE dùng thanh ghi I2C_TRISE
  //  như đã thấy ở phần ví dụ bit 5:0 của thanh ghi I2C_TRISE, ta dùng tần số 8Mhz nên TRISE= 0x09
  I2C1->TRISE &=~(0xFF);
 8000334:	4b0d      	ldr	r3, [pc, #52]	@ (800036c <i2c_I2C1_config+0x60>)
 8000336:	6a1b      	ldr	r3, [r3, #32]
 8000338:	4a0c      	ldr	r2, [pc, #48]	@ (800036c <i2c_I2C1_config+0x60>)
 800033a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800033e:	6213      	str	r3, [r2, #32]
  I2C1->TRISE |= 0x09;
 8000340:	4b0a      	ldr	r3, [pc, #40]	@ (800036c <i2c_I2C1_config+0x60>)
 8000342:	6a1b      	ldr	r3, [r3, #32]
 8000344:	4a09      	ldr	r2, [pc, #36]	@ (800036c <i2c_I2C1_config+0x60>)
 8000346:	f043 0309 	orr.w	r3, r3, #9
 800034a:	6213      	str	r3, [r2, #32]
  // Cấu hình tốc độ I2C (100KHz SCL) dùng thanh ghi I2C_CCR
  // ta có f=8Mhz -> T=0.125ns, ta muốn T_high=T_low=5us => CCR=5us/0.125ns=40
  I2C1->CCR = 0x28;
 800034c:	4b07      	ldr	r3, [pc, #28]	@ (800036c <i2c_I2C1_config+0x60>)
 800034e:	2228      	movs	r2, #40	@ 0x28
 8000350:	61da      	str	r2, [r3, #28]
  // Bật ngoại vi I2C dùng I2C_CR1 bằng cách đặt PE=1
  I2C1->CR1 |= I2C_CR1_PE;
 8000352:	4b06      	ldr	r3, [pc, #24]	@ (800036c <i2c_I2C1_config+0x60>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a05      	ldr	r2, [pc, #20]	@ (800036c <i2c_I2C1_config+0x60>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6013      	str	r3, [r2, #0]
//  // Bật bit ACK để nhận ACK mỗi khi nhận được byte dữ liệu hoặc địa chỉ
//  I2C1->CR1 |= I2C_CR1_ACK;
}
 800035e:	bf00      	nop
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	40021000 	.word	0x40021000
 800036c:	40005400 	.word	0x40005400

08000370 <i2c_I2C1_isSlaveAddressExist>:

bool i2c_I2C1_isSlaveAddressExist(uint8_t Addr)
{
 8000370:	b480      	push	{r7}
 8000372:	b085      	sub	sp, #20
 8000374:	af00      	add	r7, sp, #0
 8000376:	4603      	mov	r3, r0
 8000378:	71fb      	strb	r3, [r7, #7]
  uint32_t count = 0;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
  // Gửi đi�?u kiện Start ra

  I2C1->CR1 &= ~(I2C_CR1_POS);
 800037e:	4b29      	ldr	r3, [pc, #164]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a28      	ldr	r2, [pc, #160]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 8000384:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000388:	6013      	str	r3, [r2, #0]

  I2C1->CR1 |= I2C_CR1_START;
 800038a:	4b26      	ldr	r3, [pc, #152]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4a25      	ldr	r2, [pc, #148]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 8000390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000394:	6013      	str	r3, [r2, #0]
  // Ch�? bit start được tạo
  while (!(I2C1->SR1 & I2C_SR1_SB))
 8000396:	e007      	b.n	80003a8 <i2c_I2C1_isSlaveAddressExist+0x38>
  {
    if (++count > 20)
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	3301      	adds	r3, #1
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	2b14      	cmp	r3, #20
 80003a2:	d901      	bls.n	80003a8 <i2c_I2C1_isSlaveAddressExist+0x38>
      return false;
 80003a4:	2300      	movs	r3, #0
 80003a6:	e038      	b.n	800041a <i2c_I2C1_isSlaveAddressExist+0xaa>
  while (!(I2C1->SR1 & I2C_SR1_SB))
 80003a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	f003 0301 	and.w	r3, r3, #1
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d0f1      	beq.n	8000398 <i2c_I2C1_isSlaveAddressExist+0x28>
  }
  count = 0;
 80003b4:	2300      	movs	r3, #0
 80003b6:	60fb      	str	r3, [r7, #12]
  // Xóa SB bằng cách đ�?c thanh ghi SR1, sau đó ghi địa chỉ vào thanh ghi DR
  //  Gửi địa chỉ slave ra
  I2C1->DR = Addr;
 80003b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003ba:	79fb      	ldrb	r3, [r7, #7]
 80003bc:	6113      	str	r3, [r2, #16]
  //  LL_I2C_TransmitData8(I2C1, Addr);
  // Ch�? ACK
  while (!(I2C1->SR1 & I2C_SR1_ADDR))
 80003be:	bf00      	nop
 80003c0:	4b18      	ldr	r3, [pc, #96]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003c2:	695b      	ldr	r3, [r3, #20]
 80003c4:	f003 0302 	and.w	r3, r3, #2
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d0f9      	beq.n	80003c0 <i2c_I2C1_isSlaveAddressExist+0x50>
    ;
  {
    if (++count > 100)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	3301      	adds	r3, #1
 80003d0:	60fb      	str	r3, [r7, #12]
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	2b64      	cmp	r3, #100	@ 0x64
 80003d6:	d901      	bls.n	80003dc <i2c_I2C1_isSlaveAddressExist+0x6c>
      return false;
 80003d8:	2300      	movs	r3, #0
 80003da:	e01e      	b.n	800041a <i2c_I2C1_isSlaveAddressExist+0xaa>
  }
  count = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
  // Tạo đi�?u kiện Stop
  I2C1->CR1 |= I2C_CR1_STOP;
 80003e0:	4b10      	ldr	r3, [pc, #64]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003ea:	6013      	str	r3, [r2, #0]
  // Xóa c�? Addr bằng cách đ�?c SR1 trước rồi tiếp đến SR2
  __IO uint32_t tempRd = I2C1->SR1;
 80003ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003ee:	695b      	ldr	r3, [r3, #20]
 80003f0:	60bb      	str	r3, [r7, #8]
  tempRd = I2C1->SR2;
 80003f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 80003f4:	699b      	ldr	r3, [r3, #24]
 80003f6:	60bb      	str	r3, [r7, #8]
  (void)tempRd; // B�? qua biến tempRd
 80003f8:	68bb      	ldr	r3, [r7, #8]
  // Ch�? I2C vào trạng thái bận
  while ((I2C1->SR1 & I2C_SR2_BUSY))
 80003fa:	e007      	b.n	800040c <i2c_I2C1_isSlaveAddressExist+0x9c>
  {
    if (++count > 20)
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	3301      	adds	r3, #1
 8000400:	60fb      	str	r3, [r7, #12]
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	2b14      	cmp	r3, #20
 8000406:	d901      	bls.n	800040c <i2c_I2C1_isSlaveAddressExist+0x9c>
      return false;
 8000408:	2300      	movs	r3, #0
 800040a:	e006      	b.n	800041a <i2c_I2C1_isSlaveAddressExist+0xaa>
  while ((I2C1->SR1 & I2C_SR2_BUSY))
 800040c:	4b05      	ldr	r3, [pc, #20]	@ (8000424 <i2c_I2C1_isSlaveAddressExist+0xb4>)
 800040e:	695b      	ldr	r3, [r3, #20]
 8000410:	f003 0302 	and.w	r3, r3, #2
 8000414:	2b00      	cmp	r3, #0
 8000416:	d1f1      	bne.n	80003fc <i2c_I2C1_isSlaveAddressExist+0x8c>
  }
  return true;
 8000418:	2301      	movs	r3, #1
}
 800041a:	4618      	mov	r0, r3
 800041c:	3714      	adds	r7, #20
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr
 8000424:	40005400 	.word	0x40005400

08000428 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800042c:	b672      	cpsid	i
}
 800042e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000430:	bf00      	nop
 8000432:	e7fd      	b.n	8000430 <Error_Handler+0x8>

08000434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000434:	b480      	push	{r7}
 8000436:	b085      	sub	sp, #20
 8000438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800043a:	4b15      	ldr	r3, [pc, #84]	@ (8000490 <HAL_MspInit+0x5c>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	4a14      	ldr	r2, [pc, #80]	@ (8000490 <HAL_MspInit+0x5c>)
 8000440:	f043 0301 	orr.w	r3, r3, #1
 8000444:	6193      	str	r3, [r2, #24]
 8000446:	4b12      	ldr	r3, [pc, #72]	@ (8000490 <HAL_MspInit+0x5c>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	f003 0301 	and.w	r3, r3, #1
 800044e:	60bb      	str	r3, [r7, #8]
 8000450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	@ (8000490 <HAL_MspInit+0x5c>)
 8000454:	69db      	ldr	r3, [r3, #28]
 8000456:	4a0e      	ldr	r2, [pc, #56]	@ (8000490 <HAL_MspInit+0x5c>)
 8000458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800045c:	61d3      	str	r3, [r2, #28]
 800045e:	4b0c      	ldr	r3, [pc, #48]	@ (8000490 <HAL_MspInit+0x5c>)
 8000460:	69db      	ldr	r3, [r3, #28]
 8000462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800046a:	4b0a      	ldr	r3, [pc, #40]	@ (8000494 <HAL_MspInit+0x60>)
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	60fb      	str	r3, [r7, #12]
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	4a04      	ldr	r2, [pc, #16]	@ (8000494 <HAL_MspInit+0x60>)
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000486:	bf00      	nop
 8000488:	3714      	adds	r7, #20
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr
 8000490:	40021000 	.word	0x40021000
 8000494:	40010000 	.word	0x40010000

08000498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <NMI_Handler+0x4>

080004a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a4:	bf00      	nop
 80004a6:	e7fd      	b.n	80004a4 <HardFault_Handler+0x4>

080004a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <MemManage_Handler+0x4>

080004b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b4:	bf00      	nop
 80004b6:	e7fd      	b.n	80004b4 <BusFault_Handler+0x4>

080004b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004bc:	bf00      	nop
 80004be:	e7fd      	b.n	80004bc <UsageFault_Handler+0x4>

080004c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr

080004cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr

080004d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e8:	f000 f874 	bl	80005d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004ec:	bf00      	nop
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004fc:	f7ff fff8 	bl	80004f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000500:	480b      	ldr	r0, [pc, #44]	@ (8000530 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000502:	490c      	ldr	r1, [pc, #48]	@ (8000534 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000504:	4a0c      	ldr	r2, [pc, #48]	@ (8000538 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000508:	e002      	b.n	8000510 <LoopCopyDataInit>

0800050a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800050a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800050c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800050e:	3304      	adds	r3, #4

08000510 <LoopCopyDataInit>:

LoopCopyDataInit:

  adds r4, r0, r3
 8000510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000514:	d3f9      	bcc.n	800050a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000516:	4a09      	ldr	r2, [pc, #36]	@ (800053c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000518:	4c09      	ldr	r4, [pc, #36]	@ (8000540 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800051a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800051c:	e001      	b.n	8000522 <LoopFillZerobss>

0800051e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800051e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000520:	3204      	adds	r2, #4

08000522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000524:	d3fb      	bcc.n	800051e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000526:	f000 fe59 	bl	80011dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800052a:	f7ff fe45 	bl	80001b8 <main>
  bx lr
 800052e:	4770      	bx	lr
  ldr r0, =_sdata
 8000530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000534:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000538:	08001268 	.word	0x08001268
  ldr r2, =_sbss
 800053c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000540:	2000002c 	.word	0x2000002c

08000544 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000544:	e7fe      	b.n	8000544 <ADC1_2_IRQHandler>
	...

08000548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800054c:	4b08      	ldr	r3, [pc, #32]	@ (8000570 <HAL_Init+0x28>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a07      	ldr	r2, [pc, #28]	@ (8000570 <HAL_Init+0x28>)
 8000552:	f043 0310 	orr.w	r3, r3, #16
 8000556:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000558:	2003      	movs	r0, #3
 800055a:	f000 f907 	bl	800076c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800055e:	200f      	movs	r0, #15
 8000560:	f000 f808 	bl	8000574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000564:	f7ff ff66 	bl	8000434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000568:	2300      	movs	r3, #0
}
 800056a:	4618      	mov	r0, r3
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40022000 	.word	0x40022000

08000574 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800057c:	4b12      	ldr	r3, [pc, #72]	@ (80005c8 <HAL_InitTick+0x54>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	4b12      	ldr	r3, [pc, #72]	@ (80005cc <HAL_InitTick+0x58>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	4619      	mov	r1, r3
 8000586:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800058a:	fbb3 f3f1 	udiv	r3, r3, r1
 800058e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000592:	4618      	mov	r0, r3
 8000594:	f000 f911 	bl	80007ba <HAL_SYSTICK_Config>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800059e:	2301      	movs	r3, #1
 80005a0:	e00e      	b.n	80005c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b0f      	cmp	r3, #15
 80005a6:	d80a      	bhi.n	80005be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a8:	2200      	movs	r2, #0
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 f8e7 	bl	8000782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b4:	4a06      	ldr	r2, [pc, #24]	@ (80005d0 <HAL_InitTick+0x5c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	e000      	b.n	80005c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005be:	2301      	movs	r3, #1
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000000 	.word	0x20000000
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000004 	.word	0x20000004

080005d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005d8:	4b05      	ldr	r3, [pc, #20]	@ (80005f0 <HAL_IncTick+0x1c>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	461a      	mov	r2, r3
 80005de:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <HAL_IncTick+0x20>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4413      	add	r3, r2
 80005e4:	4a03      	ldr	r2, [pc, #12]	@ (80005f4 <HAL_IncTick+0x20>)
 80005e6:	6013      	str	r3, [r2, #0]
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr
 80005f0:	20000008 	.word	0x20000008
 80005f4:	20000028 	.word	0x20000028

080005f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  return uwTick;
 80005fc:	4b02      	ldr	r3, [pc, #8]	@ (8000608 <HAL_GetTick+0x10>)
 80005fe:	681b      	ldr	r3, [r3, #0]
}
 8000600:	4618      	mov	r0, r3
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	20000028 	.word	0x20000028

0800060c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f003 0307 	and.w	r3, r3, #7
 800061a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800061c:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <__NVIC_SetPriorityGrouping+0x44>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000622:	68ba      	ldr	r2, [r7, #8]
 8000624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000628:	4013      	ands	r3, r2
 800062a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800063c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800063e:	4a04      	ldr	r2, [pc, #16]	@ (8000650 <__NVIC_SetPriorityGrouping+0x44>)
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	60d3      	str	r3, [r2, #12]
}
 8000644:	bf00      	nop
 8000646:	3714      	adds	r7, #20
 8000648:	46bd      	mov	sp, r7
 800064a:	bc80      	pop	{r7}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000658:	4b04      	ldr	r3, [pc, #16]	@ (800066c <__NVIC_GetPriorityGrouping+0x18>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	0a1b      	lsrs	r3, r3, #8
 800065e:	f003 0307 	and.w	r3, r3, #7
}
 8000662:	4618      	mov	r0, r3
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	6039      	str	r1, [r7, #0]
 800067a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800067c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000680:	2b00      	cmp	r3, #0
 8000682:	db0a      	blt.n	800069a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	b2da      	uxtb	r2, r3
 8000688:	490c      	ldr	r1, [pc, #48]	@ (80006bc <__NVIC_SetPriority+0x4c>)
 800068a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068e:	0112      	lsls	r2, r2, #4
 8000690:	b2d2      	uxtb	r2, r2
 8000692:	440b      	add	r3, r1
 8000694:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000698:	e00a      	b.n	80006b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	b2da      	uxtb	r2, r3
 800069e:	4908      	ldr	r1, [pc, #32]	@ (80006c0 <__NVIC_SetPriority+0x50>)
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	f003 030f 	and.w	r3, r3, #15
 80006a6:	3b04      	subs	r3, #4
 80006a8:	0112      	lsls	r2, r2, #4
 80006aa:	b2d2      	uxtb	r2, r2
 80006ac:	440b      	add	r3, r1
 80006ae:	761a      	strb	r2, [r3, #24]
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	e000e100 	.word	0xe000e100
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b089      	sub	sp, #36	@ 0x24
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	60f8      	str	r0, [r7, #12]
 80006cc:	60b9      	str	r1, [r7, #8]
 80006ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d8:	69fb      	ldr	r3, [r7, #28]
 80006da:	f1c3 0307 	rsb	r3, r3, #7
 80006de:	2b04      	cmp	r3, #4
 80006e0:	bf28      	it	cs
 80006e2:	2304      	movcs	r3, #4
 80006e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3304      	adds	r3, #4
 80006ea:	2b06      	cmp	r3, #6
 80006ec:	d902      	bls.n	80006f4 <NVIC_EncodePriority+0x30>
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	3b03      	subs	r3, #3
 80006f2:	e000      	b.n	80006f6 <NVIC_EncodePriority+0x32>
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f8:	f04f 32ff 	mov.w	r2, #4294967295
 80006fc:	69bb      	ldr	r3, [r7, #24]
 80006fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000702:	43da      	mvns	r2, r3
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	401a      	ands	r2, r3
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800070c:	f04f 31ff 	mov.w	r1, #4294967295
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	43d9      	mvns	r1, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	4313      	orrs	r3, r2
         );
}
 800071e:	4618      	mov	r0, r3
 8000720:	3724      	adds	r7, #36	@ 0x24
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr

08000728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000738:	d301      	bcc.n	800073e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800073a:	2301      	movs	r3, #1
 800073c:	e00f      	b.n	800075e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073e:	4a0a      	ldr	r2, [pc, #40]	@ (8000768 <SysTick_Config+0x40>)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000746:	210f      	movs	r1, #15
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f7ff ff90 	bl	8000670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000750:	4b05      	ldr	r3, [pc, #20]	@ (8000768 <SysTick_Config+0x40>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	4b04      	ldr	r3, [pc, #16]	@ (8000768 <SysTick_Config+0x40>)
 8000758:	2207      	movs	r2, #7
 800075a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010

0800076c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff49 	bl	800060c <__NVIC_SetPriorityGrouping>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000782:	b580      	push	{r7, lr}
 8000784:	b086      	sub	sp, #24
 8000786:	af00      	add	r7, sp, #0
 8000788:	4603      	mov	r3, r0
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]
 800078e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000794:	f7ff ff5e 	bl	8000654 <__NVIC_GetPriorityGrouping>
 8000798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	6978      	ldr	r0, [r7, #20]
 80007a0:	f7ff ff90 	bl	80006c4 <NVIC_EncodePriority>
 80007a4:	4602      	mov	r2, r0
 80007a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ff5f 	bl	8000670 <__NVIC_SetPriority>
}
 80007b2:	bf00      	nop
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f7ff ffb0 	bl	8000728 <SysTick_Config>
 80007c8:	4603      	mov	r3, r0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b086      	sub	sp, #24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d101      	bne.n	80007e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
 80007e4:	e272      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f003 0301 	and.w	r3, r3, #1
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	f000 8087 	beq.w	8000902 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80007f4:	4b92      	ldr	r3, [pc, #584]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	f003 030c 	and.w	r3, r3, #12
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	d00c      	beq.n	800081a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000800:	4b8f      	ldr	r3, [pc, #572]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f003 030c 	and.w	r3, r3, #12
 8000808:	2b08      	cmp	r3, #8
 800080a:	d112      	bne.n	8000832 <HAL_RCC_OscConfig+0x5e>
 800080c:	4b8c      	ldr	r3, [pc, #560]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000818:	d10b      	bne.n	8000832 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800081a:	4b89      	ldr	r3, [pc, #548]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d06c      	beq.n	8000900 <HAL_RCC_OscConfig+0x12c>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d168      	bne.n	8000900 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	e24c      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800083a:	d106      	bne.n	800084a <HAL_RCC_OscConfig+0x76>
 800083c:	4b80      	ldr	r3, [pc, #512]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a7f      	ldr	r2, [pc, #508]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000846:	6013      	str	r3, [r2, #0]
 8000848:	e02e      	b.n	80008a8 <HAL_RCC_OscConfig+0xd4>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d10c      	bne.n	800086c <HAL_RCC_OscConfig+0x98>
 8000852:	4b7b      	ldr	r3, [pc, #492]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a7a      	ldr	r2, [pc, #488]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800085c:	6013      	str	r3, [r2, #0]
 800085e:	4b78      	ldr	r3, [pc, #480]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a77      	ldr	r2, [pc, #476]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000864:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000868:	6013      	str	r3, [r2, #0]
 800086a:	e01d      	b.n	80008a8 <HAL_RCC_OscConfig+0xd4>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000874:	d10c      	bne.n	8000890 <HAL_RCC_OscConfig+0xbc>
 8000876:	4b72      	ldr	r3, [pc, #456]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a71      	ldr	r2, [pc, #452]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800087c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000880:	6013      	str	r3, [r2, #0]
 8000882:	4b6f      	ldr	r3, [pc, #444]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a6e      	ldr	r2, [pc, #440]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800088c:	6013      	str	r3, [r2, #0]
 800088e:	e00b      	b.n	80008a8 <HAL_RCC_OscConfig+0xd4>
 8000890:	4b6b      	ldr	r3, [pc, #428]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a6a      	ldr	r2, [pc, #424]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800089a:	6013      	str	r3, [r2, #0]
 800089c:	4b68      	ldr	r3, [pc, #416]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a67      	ldr	r2, [pc, #412]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80008a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80008a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d013      	beq.n	80008d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008b0:	f7ff fea2 	bl	80005f8 <HAL_GetTick>
 80008b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008b6:	e008      	b.n	80008ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008b8:	f7ff fe9e 	bl	80005f8 <HAL_GetTick>
 80008bc:	4602      	mov	r2, r0
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	2b64      	cmp	r3, #100	@ 0x64
 80008c4:	d901      	bls.n	80008ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80008c6:	2303      	movs	r3, #3
 80008c8:	e200      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008ca:	4b5d      	ldr	r3, [pc, #372]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d0f0      	beq.n	80008b8 <HAL_RCC_OscConfig+0xe4>
 80008d6:	e014      	b.n	8000902 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d8:	f7ff fe8e 	bl	80005f8 <HAL_GetTick>
 80008dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008de:	e008      	b.n	80008f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80008e0:	f7ff fe8a 	bl	80005f8 <HAL_GetTick>
 80008e4:	4602      	mov	r2, r0
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	2b64      	cmp	r3, #100	@ 0x64
 80008ec:	d901      	bls.n	80008f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e1ec      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008f2:	4b53      	ldr	r3, [pc, #332]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f0      	bne.n	80008e0 <HAL_RCC_OscConfig+0x10c>
 80008fe:	e000      	b.n	8000902 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	f003 0302 	and.w	r3, r3, #2
 800090a:	2b00      	cmp	r3, #0
 800090c:	d063      	beq.n	80009d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800090e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f003 030c 	and.w	r3, r3, #12
 8000916:	2b00      	cmp	r3, #0
 8000918:	d00b      	beq.n	8000932 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800091a:	4b49      	ldr	r3, [pc, #292]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f003 030c 	and.w	r3, r3, #12
 8000922:	2b08      	cmp	r3, #8
 8000924:	d11c      	bne.n	8000960 <HAL_RCC_OscConfig+0x18c>
 8000926:	4b46      	ldr	r3, [pc, #280]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800092e:	2b00      	cmp	r3, #0
 8000930:	d116      	bne.n	8000960 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000932:	4b43      	ldr	r3, [pc, #268]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	2b00      	cmp	r3, #0
 800093c:	d005      	beq.n	800094a <HAL_RCC_OscConfig+0x176>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	691b      	ldr	r3, [r3, #16]
 8000942:	2b01      	cmp	r3, #1
 8000944:	d001      	beq.n	800094a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e1c0      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800094a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	00db      	lsls	r3, r3, #3
 8000958:	4939      	ldr	r1, [pc, #228]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800095a:	4313      	orrs	r3, r2
 800095c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800095e:	e03a      	b.n	80009d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	691b      	ldr	r3, [r3, #16]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d020      	beq.n	80009aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000968:	4b36      	ldr	r3, [pc, #216]	@ (8000a44 <HAL_RCC_OscConfig+0x270>)
 800096a:	2201      	movs	r2, #1
 800096c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800096e:	f7ff fe43 	bl	80005f8 <HAL_GetTick>
 8000972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000974:	e008      	b.n	8000988 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000976:	f7ff fe3f 	bl	80005f8 <HAL_GetTick>
 800097a:	4602      	mov	r2, r0
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	2b02      	cmp	r3, #2
 8000982:	d901      	bls.n	8000988 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000984:	2303      	movs	r3, #3
 8000986:	e1a1      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000988:	4b2d      	ldr	r3, [pc, #180]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f003 0302 	and.w	r3, r3, #2
 8000990:	2b00      	cmp	r3, #0
 8000992:	d0f0      	beq.n	8000976 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000994:	4b2a      	ldr	r3, [pc, #168]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	695b      	ldr	r3, [r3, #20]
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	4927      	ldr	r1, [pc, #156]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80009a4:	4313      	orrs	r3, r2
 80009a6:	600b      	str	r3, [r1, #0]
 80009a8:	e015      	b.n	80009d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009aa:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <HAL_RCC_OscConfig+0x270>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b0:	f7ff fe22 	bl	80005f8 <HAL_GetTick>
 80009b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009b6:	e008      	b.n	80009ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80009b8:	f7ff fe1e 	bl	80005f8 <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	d901      	bls.n	80009ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80009c6:	2303      	movs	r3, #3
 80009c8:	e180      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009ca:	4b1d      	ldr	r3, [pc, #116]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d1f0      	bne.n	80009b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f003 0308 	and.w	r3, r3, #8
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d03a      	beq.n	8000a58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d019      	beq.n	8000a1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <HAL_RCC_OscConfig+0x274>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009f0:	f7ff fe02 	bl	80005f8 <HAL_GetTick>
 80009f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009f6:	e008      	b.n	8000a0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009f8:	f7ff fdfe 	bl	80005f8 <HAL_GetTick>
 80009fc:	4602      	mov	r2, r0
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d901      	bls.n	8000a0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000a06:	2303      	movs	r3, #3
 8000a08:	e160      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <HAL_RCC_OscConfig+0x26c>)
 8000a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d0f0      	beq.n	80009f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000a16:	2001      	movs	r0, #1
 8000a18:	f000 fa9c 	bl	8000f54 <RCC_Delay>
 8000a1c:	e01c      	b.n	8000a58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a48 <HAL_RCC_OscConfig+0x274>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a24:	f7ff fde8 	bl	80005f8 <HAL_GetTick>
 8000a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a2a:	e00f      	b.n	8000a4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a2c:	f7ff fde4 	bl	80005f8 <HAL_GetTick>
 8000a30:	4602      	mov	r2, r0
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d908      	bls.n	8000a4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	e146      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
 8000a3e:	bf00      	nop
 8000a40:	40021000 	.word	0x40021000
 8000a44:	42420000 	.word	0x42420000
 8000a48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a4c:	4b92      	ldr	r3, [pc, #584]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a50:	f003 0302 	and.w	r3, r3, #2
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1e9      	bne.n	8000a2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f003 0304 	and.w	r3, r3, #4
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	f000 80a6 	beq.w	8000bb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a66:	2300      	movs	r3, #0
 8000a68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a6a:	4b8b      	ldr	r3, [pc, #556]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d10d      	bne.n	8000a92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a76:	4b88      	ldr	r3, [pc, #544]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000a78:	69db      	ldr	r3, [r3, #28]
 8000a7a:	4a87      	ldr	r2, [pc, #540]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a80:	61d3      	str	r3, [r2, #28]
 8000a82:	4b85      	ldr	r3, [pc, #532]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a92:	4b82      	ldr	r3, [pc, #520]	@ (8000c9c <HAL_RCC_OscConfig+0x4c8>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d118      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a9e:	4b7f      	ldr	r3, [pc, #508]	@ (8000c9c <HAL_RCC_OscConfig+0x4c8>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a7e      	ldr	r2, [pc, #504]	@ (8000c9c <HAL_RCC_OscConfig+0x4c8>)
 8000aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000aaa:	f7ff fda5 	bl	80005f8 <HAL_GetTick>
 8000aae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ab0:	e008      	b.n	8000ac4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ab2:	f7ff fda1 	bl	80005f8 <HAL_GetTick>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	2b64      	cmp	r3, #100	@ 0x64
 8000abe:	d901      	bls.n	8000ac4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ac0:	2303      	movs	r3, #3
 8000ac2:	e103      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac4:	4b75      	ldr	r3, [pc, #468]	@ (8000c9c <HAL_RCC_OscConfig+0x4c8>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d0f0      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d106      	bne.n	8000ae6 <HAL_RCC_OscConfig+0x312>
 8000ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	4a6e      	ldr	r2, [pc, #440]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	6213      	str	r3, [r2, #32]
 8000ae4:	e02d      	b.n	8000b42 <HAL_RCC_OscConfig+0x36e>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	68db      	ldr	r3, [r3, #12]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10c      	bne.n	8000b08 <HAL_RCC_OscConfig+0x334>
 8000aee:	4b6a      	ldr	r3, [pc, #424]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000af0:	6a1b      	ldr	r3, [r3, #32]
 8000af2:	4a69      	ldr	r2, [pc, #420]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000af4:	f023 0301 	bic.w	r3, r3, #1
 8000af8:	6213      	str	r3, [r2, #32]
 8000afa:	4b67      	ldr	r3, [pc, #412]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000afc:	6a1b      	ldr	r3, [r3, #32]
 8000afe:	4a66      	ldr	r2, [pc, #408]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b00:	f023 0304 	bic.w	r3, r3, #4
 8000b04:	6213      	str	r3, [r2, #32]
 8000b06:	e01c      	b.n	8000b42 <HAL_RCC_OscConfig+0x36e>
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	2b05      	cmp	r3, #5
 8000b0e:	d10c      	bne.n	8000b2a <HAL_RCC_OscConfig+0x356>
 8000b10:	4b61      	ldr	r3, [pc, #388]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b12:	6a1b      	ldr	r3, [r3, #32]
 8000b14:	4a60      	ldr	r2, [pc, #384]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b16:	f043 0304 	orr.w	r3, r3, #4
 8000b1a:	6213      	str	r3, [r2, #32]
 8000b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b1e:	6a1b      	ldr	r3, [r3, #32]
 8000b20:	4a5d      	ldr	r2, [pc, #372]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	6213      	str	r3, [r2, #32]
 8000b28:	e00b      	b.n	8000b42 <HAL_RCC_OscConfig+0x36e>
 8000b2a:	4b5b      	ldr	r3, [pc, #364]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b2c:	6a1b      	ldr	r3, [r3, #32]
 8000b2e:	4a5a      	ldr	r2, [pc, #360]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b30:	f023 0301 	bic.w	r3, r3, #1
 8000b34:	6213      	str	r3, [r2, #32]
 8000b36:	4b58      	ldr	r3, [pc, #352]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b38:	6a1b      	ldr	r3, [r3, #32]
 8000b3a:	4a57      	ldr	r2, [pc, #348]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b3c:	f023 0304 	bic.w	r3, r3, #4
 8000b40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d015      	beq.n	8000b76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b4a:	f7ff fd55 	bl	80005f8 <HAL_GetTick>
 8000b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b50:	e00a      	b.n	8000b68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b52:	f7ff fd51 	bl	80005f8 <HAL_GetTick>
 8000b56:	4602      	mov	r2, r0
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d901      	bls.n	8000b68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000b64:	2303      	movs	r3, #3
 8000b66:	e0b1      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b68:	4b4b      	ldr	r3, [pc, #300]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b6a:	6a1b      	ldr	r3, [r3, #32]
 8000b6c:	f003 0302 	and.w	r3, r3, #2
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0ee      	beq.n	8000b52 <HAL_RCC_OscConfig+0x37e>
 8000b74:	e014      	b.n	8000ba0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b76:	f7ff fd3f 	bl	80005f8 <HAL_GetTick>
 8000b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b7c:	e00a      	b.n	8000b94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b7e:	f7ff fd3b 	bl	80005f8 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d901      	bls.n	8000b94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b90:	2303      	movs	r3, #3
 8000b92:	e09b      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b94:	4b40      	ldr	r3, [pc, #256]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000b96:	6a1b      	ldr	r3, [r3, #32]
 8000b98:	f003 0302 	and.w	r3, r3, #2
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d1ee      	bne.n	8000b7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ba0:	7dfb      	ldrb	r3, [r7, #23]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	d105      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	4a3b      	ldr	r2, [pc, #236]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000bac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000bb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f000 8087 	beq.w	8000cca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bbc:	4b36      	ldr	r3, [pc, #216]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f003 030c 	and.w	r3, r3, #12
 8000bc4:	2b08      	cmp	r3, #8
 8000bc6:	d061      	beq.n	8000c8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	69db      	ldr	r3, [r3, #28]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d146      	bne.n	8000c5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bd0:	4b33      	ldr	r3, [pc, #204]	@ (8000ca0 <HAL_RCC_OscConfig+0x4cc>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd6:	f7ff fd0f 	bl	80005f8 <HAL_GetTick>
 8000bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bdc:	e008      	b.n	8000bf0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bde:	f7ff fd0b 	bl	80005f8 <HAL_GetTick>
 8000be2:	4602      	mov	r2, r0
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d901      	bls.n	8000bf0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000bec:	2303      	movs	r3, #3
 8000bee:	e06d      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bf0:	4b29      	ldr	r3, [pc, #164]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d1f0      	bne.n	8000bde <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6a1b      	ldr	r3, [r3, #32]
 8000c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c04:	d108      	bne.n	8000c18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c06:	4b24      	ldr	r3, [pc, #144]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	4921      	ldr	r1, [pc, #132]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c14:	4313      	orrs	r3, r2
 8000c16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000c18:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6a19      	ldr	r1, [r3, #32]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c28:	430b      	orrs	r3, r1
 8000c2a:	491b      	ldr	r1, [pc, #108]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000c30:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca0 <HAL_RCC_OscConfig+0x4cc>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c36:	f7ff fcdf 	bl	80005f8 <HAL_GetTick>
 8000c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c3c:	e008      	b.n	8000c50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c3e:	f7ff fcdb 	bl	80005f8 <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d901      	bls.n	8000c50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	e03d      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d0f0      	beq.n	8000c3e <HAL_RCC_OscConfig+0x46a>
 8000c5c:	e035      	b.n	8000cca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <HAL_RCC_OscConfig+0x4cc>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c64:	f7ff fcc8 	bl	80005f8 <HAL_GetTick>
 8000c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c6a:	e008      	b.n	8000c7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c6c:	f7ff fcc4 	bl	80005f8 <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d901      	bls.n	8000c7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	e026      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <HAL_RCC_OscConfig+0x4c4>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d1f0      	bne.n	8000c6c <HAL_RCC_OscConfig+0x498>
 8000c8a:	e01e      	b.n	8000cca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	69db      	ldr	r3, [r3, #28]
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d107      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	e019      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	40007000 	.word	0x40007000
 8000ca0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <HAL_RCC_OscConfig+0x500>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a1b      	ldr	r3, [r3, #32]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d106      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d001      	beq.n	8000cca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e000      	b.n	8000ccc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000cca:	2300      	movs	r3, #0
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d101      	bne.n	8000cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	e0d0      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000cec:	4b6a      	ldr	r3, [pc, #424]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 0307 	and.w	r3, r3, #7
 8000cf4:	683a      	ldr	r2, [r7, #0]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d910      	bls.n	8000d1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000cfa:	4b67      	ldr	r3, [pc, #412]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f023 0207 	bic.w	r2, r3, #7
 8000d02:	4965      	ldr	r1, [pc, #404]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d0a:	4b63      	ldr	r3, [pc, #396]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0307 	and.w	r3, r3, #7
 8000d12:	683a      	ldr	r2, [r7, #0]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	d001      	beq.n	8000d1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e0b8      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 0302 	and.w	r3, r3, #2
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d020      	beq.n	8000d6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d005      	beq.n	8000d40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d34:	4b59      	ldr	r3, [pc, #356]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	4a58      	ldr	r2, [pc, #352]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000d3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0308 	and.w	r3, r3, #8
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d005      	beq.n	8000d58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d4c:	4b53      	ldr	r3, [pc, #332]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	4a52      	ldr	r2, [pc, #328]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d52:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000d56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d58:	4b50      	ldr	r3, [pc, #320]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	494d      	ldr	r1, [pc, #308]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d66:	4313      	orrs	r3, r2
 8000d68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d040      	beq.n	8000df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d107      	bne.n	8000d8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d7e:	4b47      	ldr	r3, [pc, #284]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d115      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e07f      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d107      	bne.n	8000da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d96:	4b41      	ldr	r3, [pc, #260]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d109      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e073      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000da6:	4b3d      	ldr	r3, [pc, #244]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d101      	bne.n	8000db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e06b      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000db6:	4b39      	ldr	r3, [pc, #228]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f023 0203 	bic.w	r2, r3, #3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	4936      	ldr	r1, [pc, #216]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dc8:	f7ff fc16 	bl	80005f8 <HAL_GetTick>
 8000dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000dce:	e00a      	b.n	8000de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000dd0:	f7ff fc12 	bl	80005f8 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e053      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000de6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f003 020c 	and.w	r2, r3, #12
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d1eb      	bne.n	8000dd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000df8:	4b27      	ldr	r3, [pc, #156]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0307 	and.w	r3, r3, #7
 8000e00:	683a      	ldr	r2, [r7, #0]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d210      	bcs.n	8000e28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e06:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f023 0207 	bic.w	r2, r3, #7
 8000e0e:	4922      	ldr	r1, [pc, #136]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e16:	4b20      	ldr	r3, [pc, #128]	@ (8000e98 <HAL_RCC_ClockConfig+0x1c0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0307 	and.w	r3, r3, #7
 8000e1e:	683a      	ldr	r2, [r7, #0]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d001      	beq.n	8000e28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	e032      	b.n	8000e8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f003 0304 	and.w	r3, r3, #4
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d008      	beq.n	8000e46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e34:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	4916      	ldr	r1, [pc, #88]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d009      	beq.n	8000e66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	490e      	ldr	r1, [pc, #56]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000e62:	4313      	orrs	r3, r2
 8000e64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000e66:	f000 f821 	bl	8000eac <HAL_RCC_GetSysClockFreq>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <HAL_RCC_ClockConfig+0x1c4>)
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	091b      	lsrs	r3, r3, #4
 8000e72:	f003 030f 	and.w	r3, r3, #15
 8000e76:	490a      	ldr	r1, [pc, #40]	@ (8000ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8000e78:	5ccb      	ldrb	r3, [r1, r3]
 8000e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e7e:	4a09      	ldr	r2, [pc, #36]	@ (8000ea4 <HAL_RCC_ClockConfig+0x1cc>)
 8000e80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000e82:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <HAL_RCC_ClockConfig+0x1d0>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fb74 	bl	8000574 <HAL_InitTick>

  return HAL_OK;
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40022000 	.word	0x40022000
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	0800123c 	.word	0x0800123c
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	20000004 	.word	0x20000004

08000eac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b087      	sub	sp, #28
 8000eb0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <HAL_RCC_GetSysClockFreq+0x94>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f003 030c 	and.w	r3, r3, #12
 8000ed2:	2b04      	cmp	r3, #4
 8000ed4:	d002      	beq.n	8000edc <HAL_RCC_GetSysClockFreq+0x30>
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	d003      	beq.n	8000ee2 <HAL_RCC_GetSysClockFreq+0x36>
 8000eda:	e027      	b.n	8000f2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000edc:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8000ede:	613b      	str	r3, [r7, #16]
      break;
 8000ee0:	e027      	b.n	8000f32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	0c9b      	lsrs	r3, r3, #18
 8000ee6:	f003 030f 	and.w	r3, r3, #15
 8000eea:	4a17      	ldr	r2, [pc, #92]	@ (8000f48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000eec:	5cd3      	ldrb	r3, [r2, r3]
 8000eee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d010      	beq.n	8000f1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <HAL_RCC_GetSysClockFreq+0x94>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	0c5b      	lsrs	r3, r3, #17
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	4a11      	ldr	r2, [pc, #68]	@ (8000f4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8000f06:	5cd3      	ldrb	r3, [r2, r3]
 8000f08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8000f0e:	fb03 f202 	mul.w	r2, r3, r2
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f18:	617b      	str	r3, [r7, #20]
 8000f1a:	e004      	b.n	8000f26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000f20:	fb02 f303 	mul.w	r3, r2, r3
 8000f24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	613b      	str	r3, [r7, #16]
      break;
 8000f2a:	e002      	b.n	8000f32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <HAL_RCC_GetSysClockFreq+0x98>)
 8000f2e:	613b      	str	r3, [r7, #16]
      break;
 8000f30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000f32:	693b      	ldr	r3, [r7, #16]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	371c      	adds	r7, #28
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40021000 	.word	0x40021000
 8000f44:	007a1200 	.word	0x007a1200
 8000f48:	0800124c 	.word	0x0800124c
 8000f4c:	0800125c 	.word	0x0800125c
 8000f50:	003d0900 	.word	0x003d0900

08000f54 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <RCC_Delay+0x34>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <RCC_Delay+0x38>)
 8000f62:	fba2 2303 	umull	r2, r3, r2, r3
 8000f66:	0a5b      	lsrs	r3, r3, #9
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	fb02 f303 	mul.w	r3, r2, r3
 8000f6e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f70:	bf00      	nop
  }
  while (Delay --);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	1e5a      	subs	r2, r3, #1
 8000f76:	60fa      	str	r2, [r7, #12]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d1f9      	bne.n	8000f70 <RCC_Delay+0x1c>
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3714      	adds	r7, #20
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr
 8000f88:	20000000 	.word	0x20000000
 8000f8c:	10624dd3 	.word	0x10624dd3

08000f90 <LL_GPIO_SetPinMode>:
{
 8000f90:	b490      	push	{r4, r7}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	0e1b      	lsrs	r3, r3, #24
 8000fa4:	4413      	add	r3, r2
 8000fa6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000fa8:	6822      	ldr	r2, [r4, #0]
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa93 f3a3 	rbit	r3, r3
 8000fb4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	fab3 f383 	clz	r3, r3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	210f      	movs	r1, #15
 8000fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	401a      	ands	r2, r3
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa93 f3a3 	rbit	r3, r3
 8000fd4:	61bb      	str	r3, [r7, #24]
  return result;
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	fab3 f383 	clz	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	6879      	ldr	r1, [r7, #4]
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	6023      	str	r3, [r4, #0]
}
 8000fea:	bf00      	nop
 8000fec:	3720      	adds	r7, #32
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc90      	pop	{r4, r7}
 8000ff2:	4770      	bx	lr

08000ff4 <LL_GPIO_SetPinSpeed>:
{
 8000ff4:	b490      	push	{r4, r7}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	461a      	mov	r2, r3
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	0e1b      	lsrs	r3, r3, #24
 8001008:	4413      	add	r3, r2
 800100a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800100c:	6822      	ldr	r2, [r4, #0]
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	613b      	str	r3, [r7, #16]
  return result;
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	fab3 f383 	clz	r3, r3
 8001020:	b2db      	uxtb	r3, r3
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	2103      	movs	r1, #3
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	401a      	ands	r2, r3
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	fa93 f3a3 	rbit	r3, r3
 8001038:	61bb      	str	r3, [r7, #24]
  return result;
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	fab3 f383 	clz	r3, r3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	6879      	ldr	r1, [r7, #4]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	6023      	str	r3, [r4, #0]
}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bc90      	pop	{r4, r7}
 8001056:	4770      	bx	lr

08001058 <LL_GPIO_SetPinOutputType>:
{
 8001058:	b490      	push	{r4, r7}
 800105a:	b088      	sub	sp, #32
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	461a      	mov	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	0e1b      	lsrs	r3, r3, #24
 800106c:	4413      	add	r3, r2
 800106e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001070:	6822      	ldr	r2, [r4, #0]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	fa93 f3a3 	rbit	r3, r3
 800107c:	613b      	str	r3, [r7, #16]
  return result;
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	fab3 f383 	clz	r3, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	2104      	movs	r1, #4
 800108a:	fa01 f303 	lsl.w	r3, r1, r3
 800108e:	43db      	mvns	r3, r3
 8001090:	401a      	ands	r2, r3
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	fa93 f3a3 	rbit	r3, r3
 800109c:	61bb      	str	r3, [r7, #24]
  return result;
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	fab3 f383 	clz	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	6023      	str	r3, [r4, #0]
}
 80010b2:	bf00      	nop
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc90      	pop	{r4, r7}
 80010ba:	4770      	bx	lr

080010bc <LL_GPIO_SetPinPull>:
{
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	68da      	ldr	r2, [r3, #12]
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	0a1b      	lsrs	r3, r3, #8
 80010d0:	43db      	mvns	r3, r3
 80010d2:	401a      	ands	r2, r3
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	0a1b      	lsrs	r3, r3, #8
 80010d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	fa93 f3a3 	rbit	r3, r3
 80010e0:	613b      	str	r3, [r7, #16]
  return result;
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	fab3 f383 	clz	r3, r3
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4619      	mov	r1, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	408b      	lsls	r3, r1
 80010f0:	431a      	orrs	r2, r3
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	60da      	str	r2, [r3, #12]
}
 80010f6:	bf00      	nop
 80010f8:	371c      	adds	r7, #28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	0c1b      	lsrs	r3, r3, #16
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	fa93 f3a3 	rbit	r3, r3
 800111e:	60fb      	str	r3, [r7, #12]
  return result;
 8001120:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001122:	fab3 f383 	clz	r3, r3
 8001126:	b2db      	uxtb	r3, r3
 8001128:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800112a:	e044      	b.n	80011b6 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800112c:	2201      	movs	r2, #1
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	409a      	lsls	r2, r3
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	4013      	ands	r3, r2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d03a      	beq.n	80011b0 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	2b07      	cmp	r3, #7
 800113e:	d806      	bhi.n	800114e <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001140:	f240 1201 	movw	r2, #257	@ 0x101
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	61bb      	str	r3, [r7, #24]
 800114c:	e008      	b.n	8001160 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3b08      	subs	r3, #8
 8001152:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800115e:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	2b08      	cmp	r3, #8
 8001166:	d106      	bne.n	8001176 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	691b      	ldr	r3, [r3, #16]
 800116c:	461a      	mov	r2, r3
 800116e:	69b9      	ldr	r1, [r7, #24]
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ffa3 	bl	80010bc <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	461a      	mov	r2, r3
 800117c:	69b9      	ldr	r1, [r7, #24]
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f7ff ff06 	bl	8000f90 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d003      	beq.n	8001194 <LL_GPIO_Init+0x94>
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b09      	cmp	r3, #9
 8001192:	d10d      	bne.n	80011b0 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	461a      	mov	r2, r3
 800119a:	69b9      	ldr	r1, [r7, #24]
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff ff29 	bl	8000ff4 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	461a      	mov	r2, r3
 80011a8:	69b9      	ldr	r1, [r7, #24]
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ff54 	bl	8001058 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	3301      	adds	r3, #1
 80011b4:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	fa22 f303 	lsr.w	r3, r2, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d1b4      	bne.n	800112c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3720      	adds	r7, #32
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <memset>:
 80011cc:	4603      	mov	r3, r0
 80011ce:	4402      	add	r2, r0
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d100      	bne.n	80011d6 <memset+0xa>
 80011d4:	4770      	bx	lr
 80011d6:	f803 1b01 	strb.w	r1, [r3], #1
 80011da:	e7f9      	b.n	80011d0 <memset+0x4>

080011dc <__libc_init_array>:
 80011dc:	b570      	push	{r4, r5, r6, lr}
 80011de:	2600      	movs	r6, #0
 80011e0:	4d0c      	ldr	r5, [pc, #48]	@ (8001214 <__libc_init_array+0x38>)
 80011e2:	4c0d      	ldr	r4, [pc, #52]	@ (8001218 <__libc_init_array+0x3c>)
 80011e4:	1b64      	subs	r4, r4, r5
 80011e6:	10a4      	asrs	r4, r4, #2
 80011e8:	42a6      	cmp	r6, r4
 80011ea:	d109      	bne.n	8001200 <__libc_init_array+0x24>
 80011ec:	f000 f81a 	bl	8001224 <_init>
 80011f0:	2600      	movs	r6, #0
 80011f2:	4d0a      	ldr	r5, [pc, #40]	@ (800121c <__libc_init_array+0x40>)
 80011f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001220 <__libc_init_array+0x44>)
 80011f6:	1b64      	subs	r4, r4, r5
 80011f8:	10a4      	asrs	r4, r4, #2
 80011fa:	42a6      	cmp	r6, r4
 80011fc:	d105      	bne.n	800120a <__libc_init_array+0x2e>
 80011fe:	bd70      	pop	{r4, r5, r6, pc}
 8001200:	f855 3b04 	ldr.w	r3, [r5], #4
 8001204:	4798      	blx	r3
 8001206:	3601      	adds	r6, #1
 8001208:	e7ee      	b.n	80011e8 <__libc_init_array+0xc>
 800120a:	f855 3b04 	ldr.w	r3, [r5], #4
 800120e:	4798      	blx	r3
 8001210:	3601      	adds	r6, #1
 8001212:	e7f2      	b.n	80011fa <__libc_init_array+0x1e>
 8001214:	08001260 	.word	0x08001260
 8001218:	08001260 	.word	0x08001260
 800121c:	08001260 	.word	0x08001260
 8001220:	08001264 	.word	0x08001264

08001224 <_init>:
 8001224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001226:	bf00      	nop
 8001228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122a:	bc08      	pop	{r3}
 800122c:	469e      	mov	lr, r3
 800122e:	4770      	bx	lr

08001230 <_fini>:
 8001230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001232:	bf00      	nop
 8001234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001236:	bc08      	pop	{r3}
 8001238:	469e      	mov	lr, r3
 800123a:	4770      	bx	lr
