{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543065819646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543065819661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 21:23:39 2018 " "Processing started: Sat Nov 24 21:23:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543065819661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065819661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fgba -c fgba " "Command: quartus_map --read_settings_files=on --write_settings_files=off fgba -c fgba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065819661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543065821661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543065821661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgba.v 1 1 " "Found 1 design units, including 1 entities, in source file fgba.v" { { "Info" "ISGN_ENTITY_NAME" "1 fgba " "Found entity 1: fgba" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_armv4t.v(264) " "Verilog HDL warning at cpu_armv4t.v(264): extended using \"x\" or \"z\"" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543065832539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_armv4t.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_armv4t.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_armv4t " "Found entity 1: cpu_armv4t" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832555 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.v(73) " "Verilog HDL warning at memory.v(73): extended using \"x\" or \"z\"" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543065832570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admode1_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file admode1_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 admode1_shifter " "Found entity 1: admode1_shifter" {  } { { "admode1_shifter.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/admode1_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgac.v 1 1 " "Found 1 design units, including 1 entities, in source file vgac.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgac " "Found entity 1: vgac" {  } { { "vgac.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vgac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic.v 1 1 " "Found 1 design units, including 1 entities, in source file graphic.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic " "Found entity 1: graphic" {  } { { "graphic.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/graphic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admode2_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file admode2_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 admode2_shifter " "Found entity 1: admode2_shifter" {  } { { "admode2_shifter.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/admode2_shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.v 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cond_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065832711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065832711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fgba " "Elaborating entity \"fgba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543065832805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "fgba.v" "mem" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065832820 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "253 0 255 memory.v(22) " "Verilog HDL warning at memory.v(22): number of words (253) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1543065832867 "|fgba|memory:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios_rom.data_a 0 memory.v(16) " "Net \"bios_rom.data_a\" at memory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543065833070 "|fgba|memory:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios_rom.waddr_a 0 memory.v(16) " "Net \"bios_rom.waddr_a\" at memory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543065833070 "|fgba|memory:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios_rom.we_a 0 memory.v(16) " "Net \"bios_rom.we_a\" at memory.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543065833070 "|fgba|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram memory:mem\|vram:v_ram " "Elaborating entity \"vram\" for hierarchy \"memory:mem\|vram:v_ram\"" {  } { { "memory.v" "v_ram" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem\|vram:v_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 49152 " "Parameter \"numwords_a\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 49152 " "Parameter \"numwords_b\" = \"49152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543065833383 ""}  } { { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543065833383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpu1 " "Found entity 1: altsyncram_fpu1" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065833523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065833523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpu1 memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated " "Elaborating entity \"altsyncram_fpu1\" for hierarchy \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bla " "Found entity 1: decode_bla" {  } { { "db/decode_bla.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/decode_bla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065833679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065833679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bla memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|decode_bla:decode2 " "Elaborating entity \"decode_bla\" for hierarchy \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|decode_bla:decode2\"" {  } { { "db/altsyncram_fpu1.tdf" "decode2" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41a " "Found entity 1: decode_41a" {  } { { "db/decode_41a.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/decode_41a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065833789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065833789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41a memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|decode_41a:rden_decode_b " "Elaborating entity \"decode_41a\" for hierarchy \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|decode_41a:rden_decode_b\"" {  } { { "db/altsyncram_fpu1.tdf" "rden_decode_b" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543065833914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065833914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|mux_ahb:mux3 " "Elaborating entity \"mux_ahb\" for hierarchy \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|mux_ahb:mux3\"" {  } { { "db/altsyncram_fpu1.tdf" "mux3" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_armv4t cpu_armv4t:cpu " "Elaborating entity \"cpu_armv4t\" for hierarchy \"cpu_armv4t:cpu\"" {  } { { "fgba.v" "cpu" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_q cpu_armv4t.v(84) " "Verilog HDL or VHDL warning at cpu_armv4t.v(84): object \"f_q\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_j cpu_armv4t.v(85) " "Verilog HDL or VHDL warning at cpu_armv4t.v(85): object \"f_j\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_ge cpu_armv4t.v(86) " "Verilog HDL or VHDL warning at cpu_armv4t.v(86): object \"f_ge\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_e cpu_armv4t.v(87) " "Verilog HDL or VHDL warning at cpu_armv4t.v(87): object \"f_e\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_a cpu_armv4t.v(88) " "Verilog HDL or VHDL warning at cpu_armv4t.v(88): object \"f_a\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_i cpu_armv4t.v(89) " "Verilog HDL or VHDL warning at cpu_armv4t.v(89): object \"f_i\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_f cpu_armv4t.v(90) " "Verilog HDL or VHDL warning at cpu_armv4t.v(90): object \"f_f\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_pc cpu_armv4t.v(143) " "Verilog HDL or VHDL warning at cpu_armv4t.v(143): object \"next_pc\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifter_carry_out cpu_armv4t.v(195) " "Verilog HDL or VHDL warning at cpu_armv4t.v(195): object \"shifter_carry_out\" assigned a value but never read" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065833976 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu_armv4t.v(246) " "Verilog HDL assignment warning at cpu_armv4t.v(246): truncated value with size 32 to match size of target (1)" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543065833992 "|fgba|cpu_armv4t:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cpu_armv4t.v(247) " "Verilog HDL assignment warning at cpu_armv4t.v(247): truncated value with size 32 to match size of target (2)" {  } { { "cpu_armv4t.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543065833992 "|fgba|cpu_armv4t:cpu"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regf_bank2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regf_bank2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543065834242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regf_bank6 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regf_bank6\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543065834242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_regf_bank2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_regf_bank2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543065834242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_regf_bank6 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_regf_bank6\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543065834242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check cpu_armv4t:cpu\|cond_check:cond_check1 " "Elaborating entity \"cond_check\" for hierarchy \"cpu_armv4t:cpu\|cond_check:cond_check1\"" {  } { { "cpu_armv4t.v" "cond_check1" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "admode1_shifter cpu_armv4t:cpu\|admode1_shifter:admode1_shifter1 " "Elaborating entity \"admode1_shifter\" for hierarchy \"cpu_armv4t:cpu\|admode1_shifter:admode1_shifter1\"" {  } { { "cpu_armv4t.v" "admode1_shifter1" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "admode2_shifter cpu_armv4t:cpu\|admode2_shifter:admode2_shifter1 " "Elaborating entity \"admode2_shifter\" for hierarchy \"cpu_armv4t:cpu\|admode2_shifter:admode2_shifter1\"" {  } { { "cpu_armv4t.v" "admode2_shifter1" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_armv4t:cpu\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cpu_armv4t:cpu\|alu:alu1\"" {  } { { "cpu_armv4t.v" "alu1" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/cpu_armv4t.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_mvn alu.v(9) " "Verilog HDL or VHDL warning at alu.v(9): object \"i_mvn\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_and alu.v(11) " "Verilog HDL or VHDL warning at alu.v(11): object \"i_and\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_eor alu.v(12) " "Verilog HDL or VHDL warning at alu.v(12): object \"i_eor\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_orr alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"i_orr\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_bic alu.v(14) " "Verilog HDL or VHDL warning at alu.v(14): object \"i_bic\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_adc alu.v(16) " "Verilog HDL or VHDL warning at alu.v(16): object \"i_adc\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_add alu.v(17) " "Verilog HDL or VHDL warning at alu.v(17): object \"i_add\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_sbc alu.v(18) " "Verilog HDL or VHDL warning at alu.v(18): object \"i_sbc\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_sub alu.v(19) " "Verilog HDL or VHDL warning at alu.v(19): object \"i_sub\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rsb alu.v(20) " "Verilog HDL or VHDL warning at alu.v(20): object \"i_rsb\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_rsc alu.v(21) " "Verilog HDL or VHDL warning at alu.v(21): object \"i_rsc\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/alu.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543065834367 "|fgba|cpu_armv4t:cpu|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphic graphic:grp " "Elaborating entity \"graphic\" for hierarchy \"graphic:grp\"" {  } { { "fgba.v" "grp" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgac graphic:grp\|vgac:vga1 " "Elaborating entity \"vgac\" for hierarchy \"graphic:grp\|vgac:vga1\"" {  } { { "graphic.v" "vga1" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/graphic.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065834398 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a15 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a31 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a47 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 1505 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a63 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 2001 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a79 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a95 " "Synthesized away node \"memory:mem\|vram:v_ram\|altsyncram:altsyncram_component\|altsyncram_fpu1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_fpu1.tdf" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/altsyncram_fpu1.tdf" 2993 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files (x86)/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vram.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/vram.v" 88 0 0 } } { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 71 0 0 } } { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543065834679 "|fgba|memory:mem|vram:v_ram|altsyncram:altsyncram_component|altsyncram_fpu1:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543065834679 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543065834679 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem\|bios_rom " "RAM logic \"memory:mem\|bios_rom\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "bios_rom" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543065835179 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem\|pak_ram " "RAM logic \"memory:mem\|pak_ram\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "pak_ram" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543065835179 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem\|cart_ram " "RAM logic \"memory:mem\|cart_ram\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "cart_ram" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543065835179 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543065835179 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[31\]\" " "Converted tri-state node \"cpu_mem_data\[31\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[30\]\" " "Converted tri-state node \"cpu_mem_data\[30\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[29\]\" " "Converted tri-state node \"cpu_mem_data\[29\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[28\]\" " "Converted tri-state node \"cpu_mem_data\[28\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[27\]\" " "Converted tri-state node \"cpu_mem_data\[27\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[26\]\" " "Converted tri-state node \"cpu_mem_data\[26\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[25\]\" " "Converted tri-state node \"cpu_mem_data\[25\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[24\]\" " "Converted tri-state node \"cpu_mem_data\[24\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[23\]\" " "Converted tri-state node \"cpu_mem_data\[23\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[22\]\" " "Converted tri-state node \"cpu_mem_data\[22\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[21\]\" " "Converted tri-state node \"cpu_mem_data\[21\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[20\]\" " "Converted tri-state node \"cpu_mem_data\[20\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[19\]\" " "Converted tri-state node \"cpu_mem_data\[19\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[18\]\" " "Converted tri-state node \"cpu_mem_data\[18\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[17\]\" " "Converted tri-state node \"cpu_mem_data\[17\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[16\]\" " "Converted tri-state node \"cpu_mem_data\[16\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[15\]\" " "Converted tri-state node \"cpu_mem_data\[15\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[14\]\" " "Converted tri-state node \"cpu_mem_data\[14\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[13\]\" " "Converted tri-state node \"cpu_mem_data\[13\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[12\]\" " "Converted tri-state node \"cpu_mem_data\[12\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[11\]\" " "Converted tri-state node \"cpu_mem_data\[11\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[10\]\" " "Converted tri-state node \"cpu_mem_data\[10\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[9\]\" " "Converted tri-state node \"cpu_mem_data\[9\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[8\]\" " "Converted tri-state node \"cpu_mem_data\[8\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[7\]\" " "Converted tri-state node \"cpu_mem_data\[7\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[6\]\" " "Converted tri-state node \"cpu_mem_data\[6\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[5\]\" " "Converted tri-state node \"cpu_mem_data\[5\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[4\]\" " "Converted tri-state node \"cpu_mem_data\[4\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[3\]\" " "Converted tri-state node \"cpu_mem_data\[3\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[2\]\" " "Converted tri-state node \"cpu_mem_data\[2\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[1\]\" " "Converted tri-state node \"cpu_mem_data\[1\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpu_mem_data\[0\]\" " "Converted tri-state node \"cpu_mem_data\[0\]\" into a selector" {  } { { "memory.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/memory.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1543065835304 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1543065835304 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/fgba.ram1_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/db/fgba.ram1_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1543065845927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_black_n VCC " "Pin \"vga_black_n\" is stuck at VCC" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|vga_black_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n VCC " "Pin \"vga_sync_n\" is stuck at VCC" {  } { { "fgba.v" "" { Text "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/fgba.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543065876736 "|fgba|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543065876736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543065877376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543065891451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/output_files/fgba.map.smsg " "Generated suppressed messages file C:/Users/PEI/Documents/Lab_Verilog/fgba/quartus_proj/output_files/fgba.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065891935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543065892685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543065892685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17877 " "Implemented 17877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543065893869 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543065893869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17756 " "Implemented 17756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543065893869 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543065893869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543065893869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5094 " "Peak virtual memory: 5094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543065893916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 21:24:53 2018 " "Processing ended: Sat Nov 24 21:24:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543065893916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543065893916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543065893916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543065893916 ""}
