digraph {
graph [bgcolor=lightgray];
 node [style=filled, fontname="times-bold", penwidth=2];
 edge [penwidth=4]; 
 splines=true; rankdir=TB;
subgraph cluster_1 {
 label = "Input Kernel"; fontsize = 40; style=dashed; 
 edge [minlen=3]
FADD_18;
FADD_19;
FADD_20;
FADD_21;
FADD_22;
FADD_23;
FADD_24;
FADD_25;
FMUL_10;
FMUL_11;
FMUL_12;
FMUL_13;
FMUL_14;
FMUL_15;
FMUL_16;
FMUL_17;
FMUL_9;
Load_0;
Load_1;
Load_2;
Load_3;
Load_4;
Load_5;
Load_6;
Load_7;
Load_8;
Store_26;
  Load_0 -> FMUL_9;
  Load_1 -> FMUL_10;
  Load_2 -> FMUL_11;
  Load_3 -> FMUL_12;
  Load_4 -> FMUL_13;
  Load_5 -> FMUL_14;
  Load_6 -> FMUL_15;
  Load_7 -> FMUL_16;
  Load_8 -> FMUL_17;
  FMUL_9 -> FADD_22;
  FMUL_10 -> FADD_23;
  FMUL_11 -> FADD_23;
  FMUL_12 -> FADD_22;
  FMUL_13 -> FADD_21;
  FMUL_14 -> FADD_20;
  FMUL_15 -> FADD_24;
  FMUL_16 -> FADD_21;
  FMUL_17 -> FADD_24;
  FADD_25 -> Store_26;
  FADD_24 -> FADD_20;
  FADD_23 -> FADD_19;
  FADD_22 -> FADD_18;
  FADD_21 -> FADD_19;
  FADD_20 -> FADD_18;
  FADD_19 -> FADD_25;
  FADD_18 -> FADD_25;
}
subgraph cluster_0 {
 label = "GRAMM mapping output"; fontsize = 40; style=dashed;
LS_w32_c0_r3_memport_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c0_r5_memport_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c0_r6_memport_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r1_mem_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c2_r6_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c2_r6_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r2_mem_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r3_mem_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c3_r0_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r0_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r4_mem_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c3_r2_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r2_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r5_mem_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c3_r4_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r4_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r4_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c9_r6_mem_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r6_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r6_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c3_r7_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c3_r7_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c4_r4_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c4_r4_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c4_r4_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c4_r7_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c4_r7_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c4_r7_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c5_r2_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r2_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r2_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c5_r5_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r5_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r5_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c5_r6_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r6_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c5_r6_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
LS_w32_c0_r2_memport_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r1_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r1_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r2_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r2_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r4_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r4_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r4_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r5_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r5_alu_inPinB [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r5_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r6_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r6_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r7_alu_inPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#ADD8E6"]
pe_w32_c6_r7_alu_outPinA [shape="oval" width=0.1 fontsize=10 fillcolor="#FFB6C1"]
pe_w32_c6_r5_alu_outPinA -> pe_w32_c5_r5_alu_inPinA
pe_w32_c3_r4_alu_outPinA -> pe_w32_c5_r5_alu_inPinB
pe_w32_c6_r4_alu_outPinA -> pe_w32_c6_r5_alu_inPinB
pe_w32_c4_r4_alu_outPinA -> pe_w32_c3_r4_alu_inPinB
pe_w32_c5_r6_alu_outPinA -> pe_w32_c6_r5_alu_inPinA
pe_w32_c5_r2_alu_outPinA -> pe_w32_c3_r4_alu_inPinA
pe_w32_c4_r7_alu_outPinA -> pe_w32_c6_r4_alu_inPinB
pe_w32_c5_r5_alu_outPinA -> LS_w32_c9_r6_mem_inPinA
pe_w32_c6_r1_alu_outPinA -> pe_w32_c5_r2_alu_inPinA
pe_w32_c3_r0_alu_outPinA -> pe_w32_c5_r2_alu_inPinB
pe_w32_c6_r6_alu_outPinA -> pe_w32_c5_r6_alu_inPinB
pe_w32_c3_r2_alu_outPinA -> pe_w32_c4_r4_alu_inPinA
pe_w32_c6_r2_alu_outPinA -> pe_w32_c6_r4_alu_inPinA
pe_w32_c3_r6_alu_outPinA -> pe_w32_c4_r7_alu_inPinA
pe_w32_c2_r6_alu_outPinA -> pe_w32_c4_r4_alu_inPinB
pe_w32_c3_r7_alu_outPinA -> pe_w32_c4_r7_alu_inPinB
pe_w32_c6_r7_alu_outPinA -> pe_w32_c5_r6_alu_inPinA
LS_w32_c9_r5_mem_outPinA -> pe_w32_c6_r7_alu_inPinA
LS_w32_c0_r5_memport_outPinA -> pe_w32_c6_r1_alu_inPinA
LS_w32_c0_r2_memport_outPinA -> pe_w32_c3_r0_alu_inPinA
LS_w32_c9_r4_mem_outPinA -> pe_w32_c6_r6_alu_inPinA
LS_w32_c0_r3_memport_outPinA -> pe_w32_c3_r2_alu_inPinA
LS_w32_c0_r6_memport_outPinA -> pe_w32_c6_r2_alu_inPinA
LS_w32_c9_r3_mem_outPinA -> pe_w32_c3_r6_alu_inPinA
LS_w32_c9_r1_mem_outPinA -> pe_w32_c2_r6_alu_inPinA
LS_w32_c9_r2_mem_outPinA -> pe_w32_c3_r7_alu_inPinA
}
}
