\doxysubsubsubsubsection{Peripheral\+\_\+memory\+\_\+map}
\hypertarget{group___peripheral__memory__map}{}\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed}{ADC1\+\_\+2\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed}{ADC1\+\_\+2\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5}{DAC2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00009800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5}{DAC2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00009800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}{ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9}{TIM20\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}{ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}{HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}}~(HRTIM1\+\_\+\+BASE + 0x00000380)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~DAC1\+\_\+\+BASE
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}{ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}{USB\+\_\+\+PMAADDR}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230}{TIM18\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00009\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5}{SDADC3\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00006800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230}{TIM18\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00009\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5}{SDADC3\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00006800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9}{TIM20\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x00005000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}}~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}{ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed}\label{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_2\_COMMON\_BASE@{ADC1\_2\_COMMON\_BASE}}
\index{ADC1\_2\_COMMON\_BASE@{ADC1\_2\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC1\_2\_COMMON\_BASE}{ADC1\_2\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000300)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed}\label{group___peripheral__memory__map_ga82a8c8331458825f7506fa4dddb6e5ed} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC1\_2\_COMMON\_BASE@{ADC1\_2\_COMMON\_BASE}}
\index{ADC1\_2\_COMMON\_BASE@{ADC1\_2\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC1\_2\_COMMON\_BASE}{ADC1\_2\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+2\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000300)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}\label{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}}
\index{ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC3\_4\_COMMON\_BASE}{ADC3\_4\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}\label{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}}
\index{ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC3\_4\_COMMON\_BASE}{ADC3\_4\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}\label{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}}
\index{ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC3\_4\_COMMON\_BASE}{ADC3\_4\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8}\label{group___peripheral__memory__map_ga50cc27f4f122c5cffe29a42d8835b2f8} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}}
\index{ADC3\_4\_COMMON\_BASE@{ADC3\_4\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{ADC3\_4\_COMMON\_BASE}{ADC3\_4\_COMMON\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define ADC3\+\_\+4\+\_\+\+COMMON\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}{AHB3\+PERIPH\+\_\+\+BASE}} + 0x00000700)}

FMC Bankx registers base address \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}\label{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}}
\index{AHB2PERIPH\_BASE@{AHB2PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB2PERIPH\_BASE}{AHB2PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/13]}}
{\footnotesize\ttfamily \#define AHB2\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4}\label{group___peripheral__memory__map_gaa27ad599cc2a027bb88877fec324bbf4} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}}
\index{AHB3PERIPH\_BASE@{AHB3PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{AHB3PERIPH\_BASE}{AHB3PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/12]}}
{\footnotesize\ttfamily \#define AHB3\+PERIPH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)}

APB1 peripherals \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(4 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(4 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(8 KB) base address in the alias region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}\label{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BASE@{CCMDATARAM\_BASE}}
\index{CCMDATARAM\_BASE@{CCMDATARAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BASE}{CCMDATARAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BASE~((uint32\+\_\+t)0x10000000)}

CCM(core coupled memory) data RAM(16 KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region

CCM(core coupled memory) data RAM(4 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region

CCM(core coupled memory) data RAM(4 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(4 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(8 KB) base address in the bit-\/band region ~\newline


CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}\label{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}}
\index{CCMDATARAM\_BB\_BASE@{CCMDATARAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{CCMDATARAM\_BB\_BASE}{CCMDATARAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily \#define CCMDATARAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x12000000)}

CCM(core coupled memory) data RAM(16 KB) base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5}\label{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC2\_BASE@{DAC2\_BASE}}
\index{DAC2\_BASE@{DAC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC2\_BASE}{DAC2\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define DAC2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00009800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5}\label{group___peripheral__memory__map_gae3d9eee4bd868a6c81d535a624dfd1c5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC2\_BASE@{DAC2\_BASE}}
\index{DAC2\_BASE@{DAC2\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC2\_BASE}{DAC2\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define DAC2\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00009800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DAC\_BASE@{DAC\_BASE}}
\index{DAC\_BASE@{DAC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DAC\_BASE}{DAC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/10]}}
{\footnotesize\ttfamily \#define DAC\+\_\+\+BASE~DAC1\+\_\+\+BASE}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline


FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline


FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline


FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(512\+KB) base address in the alias region ~\newline


FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH base address in the alias region \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH(512\+KB) base address in the alias region ~\newline


FLASH base address in the alias region \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH(512\+KB) base address in the alias region ~\newline


FLASH base address in the alias region

FLASH(up to 64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(512\+KB) base address in the alias region ~\newline


FLASH base address in the alias region

FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(up to 64\+KB) base address in the alias region ~\newline


FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(up to 256\+KB) base address in the alias region ~\newline


FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH(512\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00002000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FMC\_R\_BASE}{FMC\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+R\+\_\+\+BASE~((uint32\+\_\+t)0x\+A0000000)}

FMC registers base address ~\newline
 \Hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FMC\_R\_BASE}{FMC\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+R\+\_\+\+BASE~((uint32\+\_\+t)0x\+A0000000)}

FMC registers base address ~\newline
 \Hypertarget{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}\label{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FMC\_R\_BASE@{FMC\_R\_BASE}}
\index{FMC\_R\_BASE@{FMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{FMC\_R\_BASE}{FMC\_R\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+R\+\_\+\+BASE~((uint32\+\_\+t)0x\+A0000000)}

FMC registers base address ~\newline
 \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOF\_BASE@{GPIOF\_BASE}}
\index{GPIOF\_BASE@{GPIOF\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOF\_BASE}{GPIOF\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \#define GPIOF\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001400)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}\label{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!GPIOH\_BASE@{GPIOH\_BASE}}
\index{GPIOH\_BASE@{GPIOH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{GPIOH\_BASE}{GPIOH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily \#define GPIOH\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x00001\+C00)}

AHB3 peripherals \Hypertarget{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}\label{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!HRTIM1\_COMMON\_BASE@{HRTIM1\_COMMON\_BASE}}
\index{HRTIM1\_COMMON\_BASE@{HRTIM1\_COMMON\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{HRTIM1\_COMMON\_BASE}{HRTIM1\_COMMON\_BASE}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+COMMON\+\_\+\+BASE~(HRTIM1\+\_\+\+BASE + 0x00000380)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}\label{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!I2C3\_BASE@{I2C3\_BASE}}
\index{I2C3\_BASE@{I2C3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{I2C3\_BASE}{I2C3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define I2\+C3\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00007800)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{OB\_BASE}{OB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline


Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map

Peripheral base address in the bit-\/band region Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region Peripheral memory map

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region ~\newline
 Peripheral memory map \Hypertarget{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5}\label{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SDADC3\_BASE@{SDADC3\_BASE}}
\index{SDADC3\_BASE@{SDADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SDADC3\_BASE}{SDADC3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define SDADC3\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00006800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5}\label{group___peripheral__memory__map_gac7e9b6c3b666668f844ce5e8f72d84b5} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SDADC3\_BASE@{SDADC3\_BASE}}
\index{SDADC3\_BASE@{SDADC3\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SDADC3\_BASE}{SDADC3\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define SDADC3\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00006800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline


SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline


SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline


SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(64\+KB) base address in the alias region ~\newline


SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM base address in the alias region \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM(64\+KB) base address in the alias region ~\newline


SRAM base address in the alias region \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM(64\+KB) base address in the alias region ~\newline


SRAM base address in the alias region

SRAM(up to 12\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(64\+KB) base address in the alias region ~\newline


SRAM base address in the alias region

SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(up to 12\+KB) base address in the alias region ~\newline


SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(up to 40\+KB) base address in the alias region ~\newline


SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM(64\+KB) base address in the alias region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(64\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(up to 12\+KB) base address in the bit-\/band region ~\newline


SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(up to 40\+KB) base address in the bit-\/band region ~\newline


SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM(64\+KB) base address in the bit-\/band region ~\newline
 \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM17\_BASE@{TIM17\_BASE}}
\index{TIM17\_BASE@{TIM17\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM17\_BASE}{TIM17\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/11]}}
{\footnotesize\ttfamily \#define TIM17\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00004800)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230}\label{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM18\_BASE@{TIM18\_BASE}}
\index{TIM18\_BASE@{TIM18\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM18\_BASE}{TIM18\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TIM18\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00009\+C00)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230}\label{group___peripheral__memory__map_gacc561b43f335756dcedc1d5e43609230} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM18\_BASE@{TIM18\_BASE}}
\index{TIM18\_BASE@{TIM18\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM18\_BASE}{TIM18\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TIM18\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00009\+C00)}

APB2 peripherals \Hypertarget{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9}\label{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM20\_BASE@{TIM20\_BASE}}
\index{TIM20\_BASE@{TIM20\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM20\_BASE}{TIM20\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define TIM20\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00005000)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9}\label{group___peripheral__memory__map_ga659c582ce1cdfe9c808f660df97ae7a9} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TIM20\_BASE@{TIM20\_BASE}}
\index{TIM20\_BASE@{TIM20\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TIM20\_BASE}{TIM20\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define TIM20\+\_\+\+BASE~(APB2\+PERIPH\+\_\+\+BASE + 0x00005000)}

AHB1 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}\label{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!TSC\_BASE@{TSC\_BASE}}
\index{TSC\_BASE@{TSC\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{TSC\_BASE}{TSC\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define TSC\+\_\+\+BASE~(AHB1\+PERIPH\+\_\+\+BASE + 0x00004000)}

AHB2 peripherals \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}\label{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_BASE@{USB\_BASE}}
\index{USB\_BASE@{USB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_BASE}{USB\_BASE}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+BASE~(APB1\+PERIPH\+\_\+\+BASE + 0x00005\+C00)}

USB\+\_\+\+IP Peripheral Registers base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address \Hypertarget{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808}\label{group___peripheral__memory__map_gaf992dfdd5707568c5cb5506e2347e808} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!USB\_PMAADDR@{USB\_PMAADDR}}
\index{USB\_PMAADDR@{USB\_PMAADDR}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxyparagraph{\texorpdfstring{USB\_PMAADDR}{USB\_PMAADDR}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+PMAADDR~(APB1\+PERIPH\+\_\+\+BASE + 0x00006000)}

USB\+\_\+\+IP Packet Memory Area base address 