\relax 
\citation{NAERC}
\citation{NAERC}
\citation{WAPODNorway}
\citation{Yuwa}
\citation{localREMcomparison}
\citation{WAPODNorway}
\citation{WAPODChina}
\citation{PhasorPOD}
\citation{cRIO9081}
\citation{KundurTwoArea}
\citation{Real-Time}
\citation{Rebello}
\@writefile{toc}{\contentsline {section}{\numberline {I}Introduction}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-A}}Motivation}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-B}}Previous Experiences}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-C}}Contributions}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {I-D}}Paper Outline}{1}}
\citation{PhasorPOD}
\citation{PhasorPOD}
\citation{TaskForce}
\citation{PhasorPODImplement}
\citation{PhasorPODImplement}
\citation{KundurTwoArea}
\citation{SmarTSLab}
\citation{OPALemegasim}
\@writefile{toc}{\contentsline {section}{\numberline {II}Background}{2}}
\newlabel{background}{{II}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Two-area model including an SVC, PMUs, PDC and the WAPOD. Synchrophasor measurements taken from the red buses. Analogue signals are indicated with a red line.}}{2}}
\newlabel{TwoArea}{{1}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-A}}Two-Area Model \& Phasor POD}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-B}}Controller Architecture}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {II-C}}SmarTS Lab}{2}}
\@writefile{toc}{\contentsline {section}{\numberline {III}Hardware \& Test Setup}{2}}
\newlabel{hardware}{{III}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {III-A}}OPAL-RT Simulator}{2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {III-B}}cRIO Real-Time Controllers}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces cRIO9081 showing an NI9225, three-channel, analogue voltage input module and seven empty add-on module slots}}{2}}
\newlabel{cRIO}{{3}{2}}
\citation{cRIO9081}
\citation{SEL}
\citation{Megger}
\citation{SEL}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces Three layer controller architecture as implemented. Layer 1 is the desktop computer used to parse the C37.118 data stream. Layers 2 and 3 run on the real-time and FPGA sections of the cRIO. Loop rates are indicated in red.}}{3}}
\newlabel{FinalArch}{{2}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {III-C}}Analogue Signal Amplifiers}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {III-D}}Phasor Data Concentrator}{3}}
\@writefile{lot}{\contentsline {table}{\numberline {I}{\ignorespaces Amplifier Inputs and Outputs}}{3}}
\newlabel{AmplifierTable}{{I}{3}}
\@writefile{toc}{\contentsline {section}{\numberline {IV}Hardware Design Choices}{3}}
\newlabel{Design}{{IV}{3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {IV-A}}Analogue Signal Amplifiers}{3}}
\citation{SDK}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Data path and experiment out ling of HIL test. Hardware used is indicated in {\color  {red}red} text. Note that two PMUs are used though one is indicated. The section where synchrophasor data is used is indicated with a dotted line.}}{4}}
\newlabel{ExperimentOutline}{{4}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {IV-B}}FPGA}{4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {\unhbox \voidb@x \hbox {IV-C}}Desktop Computer}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Damping action in inter-area power flow. Blue plot shows maximum damping action possible active power input. Note that improved damping performance is achieved with the HIL controller and wide-area data such as the voltage angle difference.}}{4}}
\newlabel{HILGraph}{{5}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {V}Hardware-in-the-Loop Test}{4}}
\newlabel{HILtest}{{V}{4}}
\citation{KundurTwoArea}
\bibcite{NAERC}{1}
\bibcite{WAPODNorway}{2}
\bibcite{Yuwa}{3}
\bibcite{localREMcomparison}{4}
\bibcite{WAPODChina}{5}
\bibcite{PhasorPOD}{6}
\bibcite{cRIO9081}{7}
\bibcite{KundurTwoArea}{8}
\bibcite{Real-Time}{9}
\bibcite{Rebello}{10}
\bibcite{TaskForce}{11}
\bibcite{PhasorPODImplement}{12}
\bibcite{SmarTSLab}{13}
\bibcite{OPALemegasim}{14}
\bibcite{SEL}{15}
\@writefile{toc}{\contentsline {section}{\numberline {VI}Conclusion}{5}}
\newlabel{conclusion}{{VI}{5}}
\@writefile{toc}{\contentsline {section}{References}{5}}
\bibcite{Megger}{16}
\bibcite{SDK}{17}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Outline of the SmarTS Lab. Visible on the right is the OPAL-RT real-time simulator, the cRIO tray, the PDC, PMUs and the amplifiers. On the left are the development computers.}}{6}}
\newlabel{fig:Lab_Numbered}{{6}{6}}
