// Seed: 1904998964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4
);
  assign id_3 = id_1;
  always @(*) begin
    id_3#(
        .id_0(""),
        .id_0(1)
    ) = 1;
  end
  assign id_3 = id_2;
  wire id_6;
  supply1 id_7 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  wor id_8 = 1;
  assign id_7 = id_2;
  id_9 :
  assert property (@(posedge id_9 - 1) id_7 & id_7)
  else $display(id_0, 1);
  wire id_10;
  wire id_11, id_12;
endmodule
