# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Digital_filters_run_msim_rtl_systemverilog.do
# if ![file isdirectory Digital_filters_iputf_libs] {
# 	file mkdir Digital_filters_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib Digital_filters_iputf_libs/nco_ii_0
# ** Warning: (vlib-34) Library already exists at "Digital_filters_iputf_libs/nco_ii_0".
# vmap nco_ii_0 ./Digital_filters_iputf_libs/nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nco_ii_0 ./Digital_filters_iputf_libs/nco_ii_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0_sin.hex ./
# 
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_mob_rw.v"   -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:14 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_mob_rw.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:14 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_isdr.v"     -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:14 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_isdr.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:15 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_apr_dxx.v"  -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:15 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_apr_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:15 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx_g.v"        -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:15 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx_g.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:15 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx.v"          -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:15 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:15 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_gal.v"          -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:16 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_gal.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_as_m_cen.v" -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:16 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_as_m_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_altqmcpipe.v"   -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:16 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_altqmcpipe.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0.v"       -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:16 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0.v -work nco_ii_0 
# -- Compiling module nco15bit_nco_ii_0
# 
# Top level modules:
# 	nco15bit_nco_ii_0
# End time: 16:37:16 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/nco15bit.v"                                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/nco15bit.v 
# -- Compiling module nco15bit
# 
# Top level modules:
# 	nco15bit
# End time: 16:37:17 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models {D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Nov 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models" D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv 
# -- Compiling module IIR_filter
# 
# Top level modules:
# 	IIR_filter
# End time: 16:37:17 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# do "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/Digital_filters_run_msim_rtl_systemverilog.do"
# transcript on
# if ![file isdirectory Digital_filters_iputf_libs] {
# 	file mkdir Digital_filters_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib Digital_filters_iputf_libs/nco_ii_0
# ** Warning: (vlib-34) Library already exists at "Digital_filters_iputf_libs/nco_ii_0".
# vmap nco_ii_0 ./Digital_filters_iputf_libs/nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nco_ii_0 ./Digital_filters_iputf_libs/nco_ii_0 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0_sin.hex ./
# 
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_mob_rw.v"   -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_mob_rw.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:17 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_isdr.v"     -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:17 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_isdr.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:18 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_apr_dxx.v"  -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_apr_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:18 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx_g.v"        -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx_g.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:18 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx.v"          -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:18 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:19 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_gal.v"          -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_gal.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:19 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_as_m_cen.v" -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_nco_as_m_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:19 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_altqmcpipe.v"   -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:19 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/mentor/asj_altqmcpipe.v -work nco_ii_0 
# 
# Top level modules:
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0.v"       -work nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/submodules/nco15bit_nco_ii_0.v -work nco_ii_0 
# -- Compiling module nco15bit_nco_ii_0
# 
# Top level modules:
# 	nco15bit_nco_ii_0
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog "D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/nco15bit.v"                                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/nco15bit/simulation/nco15bit.v 
# -- Compiling module nco15bit
# 
# Top level modules:
# 	nco15bit
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models {D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models" D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/CIC_filter.sv 
# -- Compiling module CIC_filter
# 
# Top level modules:
# 	CIC_filter
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models {D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models" D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/FIR_filter.sv 
# -- Compiling module FIR_filter
# 
# Top level modules:
# 	FIR_filter
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models {D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models" D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/models/IIR_filter.sv 
# -- Compiling module IIR_filter
# 
# Top level modules:
# 	IIR_filter
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches {D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:20 on Nov 12,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches" D:/Yehor/FPGA_Development/FPGA_digital_filters/Quartus/src/testbenches/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:37:20 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L nco_ii_0 -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L nco_ii_0 -voptargs=""+acc"" tb 
# Start time: 16:37:21 on Nov 12,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.nco15bit
# Loading nco_ii_0.nco15bit_nco_ii_0
# Loading lpm_ver.lpm_add_sub
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_counter
# Loading work.FIR_filter
# Loading work.CIC_filter
# Loading work.IIR_filter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_10kHz/nco_ii_0/ux000/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_10kHz/nco_ii_0/ux0120/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_10kHz/nco_ii_0/ux710isdr/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_60kHz/nco_ii_0/ux000/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_60kHz/nco_ii_0/ux0120/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /tb/nco_60kHz/nco_ii_0/ux710isdr/<protected> File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 us
# End time: 16:39:55 on Nov 12,2021, Elapsed time: 0:02:34
# Errors: 0, Warnings: 74
