<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element DDR3_status_GPIO
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element DDR3_status_GPIO.s1
   {
      datum baseAddress
      {
         value = "160";
         type = "String";
      }
   }
   element LED_GPIO
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element LED_GPIO.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element LVDS_gpio
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element LVDS_gpio.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element TP_GPIO
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element TP_GPIO.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dual_boot_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element dual_boot_0.avalon
   {
      datum baseAddress
      {
         value = "224";
         type = "String";
      }
   }
   element ft600_gpio
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element ft600_gpio.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "224";
         type = "String";
      }
   }
   element mm_clock_crossing_bridge_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element timer_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element timer_0.s1
   {
      datum baseAddress
      {
         value = "128";
         type = "String";
      }
   }
   element timer_1
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element timer_1.s1
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M50DAF484I7G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="ddr3_status_external_connection"
   internal="DDR3_status_GPIO.external_connection" />
 <interface name="ft600_gpio" internal="ft600_gpio.external_connection" />
 <interface name="ftdi_irq" internal="ft600_gpio.irq" />
 <interface name="jtag_uart_irq" internal="jtag_uart.irq" />
 <interface
   name="led_gpio_external_connection"
   internal="LED_GPIO.external_connection"
   type="conduit"
   dir="end" />
 <interface name="led_gpio_s1" internal="LED_GPIO.s1" type="avalon" dir="end" />
 <interface name="lvds_gpio" internal="LVDS_gpio.external_connection" />
 <interface name="lvds_irq" internal="LVDS_gpio.irq" />
 <interface name="mapped_slave" internal="mm_clock_crossing_bridge_0.s0" />
 <interface name="pheriphal_clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="pheriphal_reset"
   internal="clk_0.clk_in_reset"
   type="reset"
   dir="end" />
 <interface name="slave_clk" internal="mm_clock_crossing_bridge_0.s0_clk" />
 <interface name="slave_reset" internal="mm_clock_crossing_bridge_0.s0_reset" />
 <interface name="timer_0_irq" internal="timer_0.irq" />
 <interface name="timer_1_irq" internal="timer_1.irq" />
 <interface
   name="tp_gpio_external_connection"
   internal="TP_GPIO.external_connection"
   type="conduit"
   dir="end" />
 <interface name="tp_gpio_s1" internal="TP_GPIO.s1" type="avalon" dir="end" />
 <module
   name="DDR3_status_GPIO"
   kind="altera_avalon_pio"
   version="18.1"
   enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="LED_GPIO" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="InOut" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="LVDS_gpio" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="InOut" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module name="TP_GPIO" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="dual_boot_0" kind="altera_dual_boot" version="18.1" enabled="0">
  <parameter name="CLOCK_FREQUENCY" value="50.0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
 </module>
 <module name="ft600_gpio" kind="altera_avalon_pio" version="18.1" enabled="0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="InOut" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
 </module>
 <module
   name="jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="0">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="4096" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="mm_clock_crossing_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   enabled="0">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="6" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="1" />
 </module>
 <module name="timer_0" kind="altera_avalon_timer" version="18.1" enabled="0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <module name="timer_1" kind="altera_avalon_timer" version="18.1" enabled="0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="watchdogPulse" value="2" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="dual_boot_0.avalon">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="DDR3_status_GPIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="timer_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="timer_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="ft600_gpio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="mm_clock_crossing_bridge_0.m0"
   end="LVDS_gpio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="18.1" start="clk_0.clk" end="TP_GPIO.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="DDR3_status_GPIO.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="jtag_uart.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="timer_0.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="timer_1.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="LED_GPIO.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="dual_boot_0.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="ft600_gpio.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="LVDS_gpio.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="mm_clock_crossing_bridge_0.m0_clk" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="mm_clock_crossing_bridge_0.m0_reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="dual_boot_0.nreset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="TP_GPIO.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="DDR3_status_GPIO.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="timer_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="timer_1.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LED_GPIO.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="ft600_gpio.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="LVDS_gpio.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
