// Seed: 2770883384
module module_0 (
    output wire id_0
);
  tri1 id_2 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output logic id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11
);
  always begin : LABEL_0
    id_2 = id_1;
  end
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
  assign id_3 = 1;
  logic id_13;
  ;
  assign id_3 = id_6;
endmodule
