{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524294443748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524294443748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 15:07:23 2018 " "Processing started: Sat Apr 21 15:07:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524294443748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524294443748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal_generation -c signal_generation " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal_generation -c signal_generation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524294443748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524294444311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_module " "Found entity 1: key_module" {  } { { "key_module.v" "" { Text "C:/altera/14.1/project2/key_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_module.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitron_module " "Found entity 1: digitron_module" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generation " "Found entity 1: signal_generation" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrease_clock.v(18) " "Verilog HDL information at decrease_clock.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrease_clock.v(39) " "Verilog HDL information at decrease_clock.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrease_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file decrease_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrease_clock " "Found entity 1: decrease_clock" {  } { { "decrease_clock.v" "" { Text "C:/altera/14.1/project2/decrease_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_module.v 1 1 " "Found 1 design units, including 1 entities, in source file led_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_module " "Found entity 1: led_module" {  } { { "led_module.v" "" { Text "C:/altera/14.1/project2/led_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron_control.v 1 1 " "Found 1 design units, including 1 entities, in source file digitron_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitron_control " "Found entity 1: digitron_control" {  } { { "digitron_control.v" "" { Text "C:/altera/14.1/project2/digitron_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_module " "Found entity 1: dac_module" {  } { { "dac_module.v" "" { Text "C:/altera/14.1/project2/dac_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_control " "Found entity 1: dac_control" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img.v 1 1 " "Found 1 design units, including 1 entities, in source file img.v" { { "Info" "ISGN_ENTITY_NAME" "1 img " "Found entity 1: img" {  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file img_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_buffer " "Found entity 1: img_buffer" {  } { { "img_buffer.v" "" { Text "C:/altera/14.1/project2/img_buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_control " "Found entity 1: lcd_control" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_ram " "Found entity 1: img_ram" {  } { { "img_ram.v" "" { Text "C:/altera/14.1/project2/img_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456611 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_generation.v(48) " "Verilog HDL Instantiation warning at signal_generation.v(48): instance has no name" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1524294456611 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_generation.v(49) " "Verilog HDL Instantiation warning at signal_generation.v(49): instance has no name" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1524294456611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signal_generation " "Elaborating entity \"signal_generation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524294456751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrease_clock decrease_clock:decrease_clock_instance " "Elaborating entity \"decrease_clock\" for hierarchy \"decrease_clock:decrease_clock_instance\"" {  } { { "signal_generation.v" "decrease_clock_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_module key_module:key_module_instance " "Elaborating entity \"key_module\" for hierarchy \"key_module:key_module_instance\"" {  } { { "signal_generation.v" "key_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_module led_module:led_module_instance " "Elaborating entity \"led_module\" for hierarchy \"led_module:led_module_instance\"" {  } { { "signal_generation.v" "led_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:lcd_module_instance " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:lcd_module_instance\"" {  } { { "signal_generation.v" "lcd_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col lcd_module.v(27) " "Verilog HDL or VHDL warning at lcd_module.v(27): object \"col\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "page lcd_module.v(27) " "Verilog HDL or VHDL warning at lcd_module.v(27): object \"page\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_data_come lcd_module.v(38) " "Verilog HDL or VHDL warning at lcd_module.v(38): object \"new_data_come\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "initial_counter lcd_module.v(41) " "Verilog HDL or VHDL warning at lcd_module.v(41): object \"initial_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_change_page lcd_module.v(46) " "Verilog HDL or VHDL warning at lcd_module.v(46): object \"buffer_change_page\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(98) " "Verilog HDL assignment warning at lcd_module.v(98): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(105) " "Verilog HDL assignment warning at lcd_module.v(105): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(116) " "Verilog HDL assignment warning at lcd_module.v(116): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(127) " "Verilog HDL assignment warning at lcd_module.v(127): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(128) " "Verilog HDL assignment warning at lcd_module.v(128): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(129) " "Verilog HDL assignment warning at lcd_module.v(129): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(148) " "Verilog HDL assignment warning at lcd_module.v(148): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(170) " "Verilog HDL assignment warning at lcd_module.v(170): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(182) " "Verilog HDL assignment warning at lcd_module.v(182): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(183) " "Verilog HDL assignment warning at lcd_module.v(183): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 lcd_module.v(184) " "Verilog HDL assignment warning at lcd_module.v(184): truncated value with size 32 to match size of target (13)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 lcd_module.v(188) " "Verilog HDL assignment warning at lcd_module.v(188): truncated value with size 13 to match size of target (10)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(203) " "Verilog HDL assignment warning at lcd_module.v(203): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_module.v(270) " "Verilog HDL assignment warning at lcd_module.v(270): truncated value with size 32 to match size of target (8)" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.data_a 0 lcd_module.v(25) " "Net \"command_buffer.data_a\" at lcd_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.waddr_a 0 lcd_module.v(25) " "Net \"command_buffer.waddr_a\" at lcd_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "command_buffer.we_a 0 lcd_module.v(25) " "Net \"command_buffer.we_a\" at lcd_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_module.v" "" { Text "C:/altera/14.1/project2/lcd_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|lcd_module:lcd_module_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitron_module digitron_module:digitron_module_instance " "Elaborating entity \"digitron_module\" for hierarchy \"digitron_module:digitron_module_instance\"" {  } { { "signal_generation.v" "digitron_module_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digitron_module.v(40) " "Verilog HDL assignment warning at digitron_module.v(40): truncated value with size 32 to match size of target (16)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(57) " "Verilog HDL assignment warning at digitron_module.v(57): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(60) " "Verilog HDL assignment warning at digitron_module.v(60): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(63) " "Verilog HDL assignment warning at digitron_module.v(63): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(66) " "Verilog HDL assignment warning at digitron_module.v(66): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(69) " "Verilog HDL assignment warning at digitron_module.v(69): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(72) " "Verilog HDL assignment warning at digitron_module.v(72): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(75) " "Verilog HDL assignment warning at digitron_module.v(75): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digitron_module.v(78) " "Verilog HDL assignment warning at digitron_module.v(78): truncated value with size 32 to match size of target (6)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitron_module.v(103) " "Verilog HDL assignment warning at digitron_module.v(103): truncated value with size 32 to match size of target (4)" {  } { { "digitron_module.v" "" { Text "C:/altera/14.1/project2/digitron_module.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|digitron_module:digitron_module_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_module dac_module:comb_3 " "Elaborating entity \"dac_module\" for hierarchy \"dac_module:comb_3\"" {  } { { "signal_generation.v" "comb_3" { Text "C:/altera/14.1/project2/signal_generation.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control dac_control:comb_4 " "Elaborating entity \"dac_control\" for hierarchy \"dac_control:comb_4\"" {  } { { "signal_generation.v" "comb_4" { Text "C:/altera/14.1/project2/signal_generation.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_reg dac_control.v(19) " "Verilog HDL or VHDL warning at dac_control.v(19): object \"out_reg\" assigned a value but never read" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step dac_control.v(21) " "Verilog HDL or VHDL warning at dac_control.v(21): object \"step\" assigned a value but never read" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac_control.v(56) " "Verilog HDL assignment warning at dac_control.v(56): truncated value with size 32 to match size of target (8)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dac_control.v(82) " "Verilog HDL assignment warning at dac_control.v(82): truncated value with size 32 to match size of target (11)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dac_control.v(88) " "Verilog HDL assignment warning at dac_control.v(88): truncated value with size 32 to match size of target (6)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac_control.v(96) " "Verilog HDL assignment warning at dac_control.v(96): truncated value with size 32 to match size of target (4)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac_control.v(109) " "Verilog HDL assignment warning at dac_control.v(109): truncated value with size 32 to match size of target (4)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 dac_control.v(121) " "Verilog HDL assignment warning at dac_control.v(121): truncated value with size 20 to match size of target (16)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 dac_control.v(122) " "Verilog HDL assignment warning at dac_control.v(122): truncated value with size 20 to match size of target (16)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 dac_control.v(133) " "Verilog HDL assignment warning at dac_control.v(133): truncated value with size 20 to match size of target (16)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 dac_control.v(134) " "Verilog HDL assignment warning at dac_control.v(134): truncated value with size 20 to match size of target (16)" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exp_number2.data_a 0 dac_control.v(27) " "Net \"exp_number2.data_a\" at dac_control.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exp_number2.waddr_a 0 dac_control.v(27) " "Net \"exp_number2.waddr_a\" at dac_control.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "exp_number2.we_a 0 dac_control.v(27) " "Net \"exp_number2.we_a\" at dac_control.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "number_on_digitron\[19..16\] dac_control.v(17) " "Output port \"number_on_digitron\[19..16\]\" at dac_control.v(17) has no driver" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1524294456767 "|signal_generation|dac_control:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:sin_module " "Elaborating entity \"sin\" for hierarchy \"sin:sin_module\"" {  } { { "signal_generation.v" "sin_module" { Text "C:/altera/14.1/project2/signal_generation.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin:sin_module\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin:sin_module\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "altsyncram_component" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:sin_module\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin:sin_module\|altsyncram:altsyncram_component\"" {  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:sin_module\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin:sin_module\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sin_data.mif " "Parameter \"init_file\" = \"../sin_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456830 ""}  } { { "sin.v" "" { Text "C:/altera/14.1/project2/sin.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524294456830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b922.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b922.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b922 " "Found entity 1: altsyncram_b922" {  } { { "db/altsyncram_b922.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_b922.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b922 sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated " "Elaborating entity \"altsyncram_b922\" for hierarchy \"sin:sin_module\|altsyncram:altsyncram_component\|altsyncram_b922:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img img:img_instance " "Elaborating entity \"img\" for hierarchy \"img:img_instance\"" {  } { { "signal_generation.v" "img_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram img:img_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"img:img_instance\|altsyncram:altsyncram_component\"" {  } { { "img.v" "altsyncram_component" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img:img_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"img:img_instance\|altsyncram:altsyncram_component\"" {  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img:img_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"img:img_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img_data.mif " "Parameter \"init_file\" = \"../img_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456892 ""}  } { { "img.v" "" { Text "C:/altera/14.1/project2/img.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524294456892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l91 " "Found entity 1: altsyncram_4l91" {  } { { "db/altsyncram_4l91.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_4l91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294456955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4l91 img:img_instance\|altsyncram:altsyncram_component\|altsyncram_4l91:auto_generated " "Elaborating entity \"altsyncram_4l91\" for hierarchy \"img:img_instance\|altsyncram:altsyncram_component\|altsyncram_4l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_ram img_ram:img_ram_instance " "Elaborating entity \"img_ram\" for hierarchy \"img_ram:img_ram_instance\"" {  } { { "signal_generation.v" "img_ram_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram img_ram:img_ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"img_ram:img_ram_instance\|altsyncram:altsyncram_component\"" {  } { { "img_ram.v" "altsyncram_component" { Text "C:/altera/14.1/project2/img_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img_ram:img_ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"img_ram:img_ram_instance\|altsyncram:altsyncram_component\"" {  } { { "img_ram.v" "" { Text "C:/altera/14.1/project2/img_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img_ram:img_ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"img_ram:img_ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_buffer.mif " "Parameter \"init_file\" = \"img_buffer.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294456955 ""}  } { { "img_ram.v" "" { Text "C:/altera/14.1/project2/img_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524294456955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3q1 " "Found entity 1: altsyncram_o3q1" {  } { { "db/altsyncram_o3q1.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_o3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294457017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294457017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3q1 img_ram:img_ram_instance\|altsyncram:altsyncram_component\|altsyncram_o3q1:auto_generated " "Elaborating entity \"altsyncram_o3q1\" for hierarchy \"img_ram:img_ram_instance\|altsyncram:altsyncram_component\|altsyncram_o3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294457017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_buffer img_buffer:img_buffer_instance_tmp " "Elaborating entity \"img_buffer\" for hierarchy \"img_buffer:img_buffer_instance_tmp\"" {  } { { "signal_generation.v" "img_buffer_instance_tmp" { Text "C:/altera/14.1/project2/signal_generation.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294457048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control lcd_control:lcd_control_instance " "Elaborating entity \"lcd_control\" for hierarchy \"lcd_control:lcd_control_instance\"" {  } { { "signal_generation.v" "lcd_control_instance" { Text "C:/altera/14.1/project2/signal_generation.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294457048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter lcd_control.v(22) " "Verilog HDL or VHDL warning at lcd_control.v(22): object \"counter\" assigned a value but never read" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(50) " "Verilog HDL assignment warning at lcd_control.v(50): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(60) " "Verilog HDL assignment warning at lcd_control.v(60): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(70) " "Verilog HDL assignment warning at lcd_control.v(70): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(79) " "Verilog HDL assignment warning at lcd_control.v(79): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_control.v(84) " "Verilog HDL assignment warning at lcd_control.v(84): truncated value with size 32 to match size of target (4)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_control.v(87) " "Verilog HDL assignment warning at lcd_control.v(87): truncated value with size 32 to match size of target (4)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(100) " "Verilog HDL assignment warning at lcd_control.v(100): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(104) " "Verilog HDL assignment warning at lcd_control.v(104): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_control.v(109) " "Verilog HDL assignment warning at lcd_control.v(109): truncated value with size 32 to match size of target (8)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(112) " "Verilog HDL assignment warning at lcd_control.v(112): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(121) " "Verilog HDL assignment warning at lcd_control.v(121): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(125) " "Verilog HDL assignment warning at lcd_control.v(125): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_control.v(130) " "Verilog HDL assignment warning at lcd_control.v(130): truncated value with size 32 to match size of target (8)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_control.v(133) " "Verilog HDL assignment warning at lcd_control.v(133): truncated value with size 32 to match size of target (10)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(140) " "Verilog HDL assignment warning at lcd_control.v(140): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_control.v(143) " "Verilog HDL assignment warning at lcd_control.v(143): truncated value with size 32 to match size of target (16)" {  } { { "lcd_control.v" "" { Text "C:/altera/14.1/project2/lcd_control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524294457048 "|signal_generation|lcd_control:lcd_control_instance"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "lcd_control:lcd_control_instance\|position_x_rtl_0 " "Inferred dual-clock RAM node \"lcd_control:lcd_control_instance\|position_x_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1524294457752 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "lcd_control:lcd_control_instance\|position_y_rtl_0 " "Inferred dual-clock RAM node \"lcd_control:lcd_control_instance\|position_y_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1524294457752 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_module:lcd_module_instance\|command_buffer " "RAM logic \"lcd_module:lcd_module_instance\|command_buffer\" is uninferred due to inappropriate RAM size" {  } { { "lcd_module.v" "command_buffer" { Text "C:/altera/14.1/project2/lcd_module.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1524294457767 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dac_control:comb_4\|exp_number2 " "RAM logic \"dac_control:comb_4\|exp_number2\" is uninferred due to inappropriate RAM size" {  } { { "dac_control.v" "exp_number2" { Text "C:/altera/14.1/project2/dac_control.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1524294457767 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1524294457767 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/14.1/project2/db/signal_generation.ram0_lcd_module_845c945f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/14.1/project2/db/signal_generation.ram0_lcd_module_845c945f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1524294457767 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/altera/14.1/project2/db/signal_generation.ram0_dac_control_16a0bd47.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/altera/14.1/project2/db/signal_generation.ram0_dac_control_16a0bd47.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1524294458377 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcd_control:lcd_control_instance\|position_x_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcd_control:lcd_control_instance\|position_x_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lcd_control:lcd_control_instance\|position_y_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lcd_control:lcd_control_instance\|position_y_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524294458564 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1524294458564 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524294458564 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dac_control:comb_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dac_control:comb_4\|Div0\"" {  } { { "dac_control.v" "Div0" { Text "C:/altera/14.1/project2/dac_control.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294458564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524294458564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_control:lcd_control_instance\|altsyncram:position_x_rtl_0 " "Elaborated megafunction instantiation \"lcd_control:lcd_control_instance\|altsyncram:position_x_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_control:lcd_control_instance\|altsyncram:position_x_rtl_0 " "Instantiated megafunction \"lcd_control:lcd_control_instance\|altsyncram:position_x_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458580 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524294458580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apd1 " "Found entity 1: altsyncram_apd1" {  } { { "db/altsyncram_apd1.tdf" "" { Text "C:/altera/14.1/project2/db/altsyncram_apd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_control:comb_4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dac_control:comb_4\|lpm_divide:Div0\"" {  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294458674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_control:comb_4\|lpm_divide:Div0 " "Instantiated megafunction \"dac_control:comb_4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524294458674 ""}  } { { "dac_control.v" "" { Text "C:/altera/14.1/project2/dac_control.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524294458674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/altera/14.1/project2/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/altera/14.1/project2/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/altera/14.1/project2/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/altera/14.1/project2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/altera/14.1/project2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524294458908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524294458908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524294460393 "|signal_generation|beep"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] VCC " "Pin \"DIG\[7\]\" is stuck at VCC" {  } { { "signal_generation.v" "" { Text "C:/altera/14.1/project2/signal_generation.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524294460393 "|signal_generation|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524294460393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524294460580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524294461940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.1/project2/output_files/signal_generation.map.smsg " "Generated suppressed messages file C:/altera/14.1/project2/output_files/signal_generation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524294462096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524294462362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524294462362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2572 " "Implemented 2572 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524294462612 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524294462612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2470 " "Implemented 2470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524294462612 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524294462612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524294462612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524294462674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 15:07:42 2018 " "Processing ended: Sat Apr 21 15:07:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524294462674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524294462674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524294462674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524294462674 ""}
