-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Sat Sep 27 19:59:35 2025
-- Host        : HOME-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ TimeCard_TC_AdjustableClock_0_0_sim_netlist.vhdl
-- Design      : TimeCard_TC_AdjustableClock_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AdjustableClock is
  port (
    ClockTime_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiReadAddrReady_RdyReg_reg_0 : out STD_LOGIC;
    ServoDriftFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiReadDataValid_ValOut : out STD_LOGIC;
    \ClockControl_DatReg_reg[8]_0\ : out STD_LOGIC;
    ClockTime_TimeJump_DatOut : out STD_LOGIC;
    ClockTime_ValOut : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ServoOffsetFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_ValIn : in STD_LOGIC;
    TimeAdjustmentIn4_ValIn : in STD_LOGIC;
    DriftAdjustmentIn5_ValIn : in STD_LOGIC;
    DriftAdjustmentIn4_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_ValIn : in STD_LOGIC;
    DriftAdjustmentIn2_ValIn : in STD_LOGIC;
    DriftAdjustmentIn3_ValIn : in STD_LOGIC;
    DriftAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DriftAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    SysClk_ClkIn : in STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn5_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn4_ValIn : in STD_LOGIC;
    TimeAdjustmentIn1_ValIn : in STD_LOGIC;
    TimeAdjustmentIn2_ValIn : in STD_LOGIC;
    TimeAdjustmentIn3_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn1_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn2_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn3_ValIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AdjustableClock;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AdjustableClock is
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_10_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_6_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_7_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_8_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_9_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_2_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\ : STD_LOGIC;
  signal \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\ : STD_LOGIC;
  signal AxiReadAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axireadaddrready_rdyreg_reg_0\ : STD_LOGIC;
  signal AxiReadDataData_DatReg : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[17]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[18]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[21]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[22]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[25]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[26]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[28]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[29]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[30]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_8_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_9_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiReadDataResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^axireaddatavalid_valout\ : STD_LOGIC;
  signal AxiReadDataValid_ValReg : STD_LOGIC;
  signal AxiReadDataValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriteaddrready_rdyout\ : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwritedataready_rdyout\ : STD_LOGIC;
  signal AxiWriteDataReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiWriteRespResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^axiwriterespvalid_valout\ : STD_LOGIC;
  signal AxiWriteRespValid_ValReg : STD_LOGIC;
  signal AxiWriteRespValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal Axi_AccessState_StaReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal CalcDriftIntervalStep_CntReg : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_11_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[16]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[20]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[24]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[4]_i_9_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_7_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_8_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg[8]_i_9_n_0\ : STD_LOGIC;
  signal CalcDriftIntervalStep_CntReg_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal CalcDriftInterval_StaReg_i_1_n_0 : STD_LOGIC;
  signal CalcDriftInterval_StaReg_i_2_n_0 : STD_LOGIC;
  signal CalcDriftInterval_StaReg_i_3_n_0 : STD_LOGIC;
  signal CalcDriftInterval_StaReg_i_4_n_0 : STD_LOGIC;
  signal CalcDriftInterval_StaReg_i_5_n_0 : STD_LOGIC;
  signal CalcDriftInterval_StaReg_reg_n_0 : STD_LOGIC;
  signal CalcOffsetIntervalStep_CntReg : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_11_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[16]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[20]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[24]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[4]_i_9_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_7_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_8_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg[8]_i_9_n_0\ : STD_LOGIC;
  signal CalcOffsetIntervalStep_CntReg_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal CalcOffsetInterval_StaReg : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_1_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_2_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_3_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_4_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_5_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_6_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_7_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_8_n_0 : STD_LOGIC;
  signal CalcOffsetInterval_StaReg_i_9_n_0 : STD_LOGIC;
  signal ClockControl_DatReg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \ClockControl_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^clockcontrol_datreg_reg[8]_0\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockControl_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal ClockDriftAdjInterval_DatReg : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockDriftAdjInterval_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockDriftAdjValue_DatReg : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockDriftAdjValue_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockInSyncThreshold_DatReg : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockInSyncThreshold_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ClockIncrement_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockIncrement_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockIncrement_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockIncrement_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockIncrement_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockIncrement_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal ClockOffsetAdjInterval_DatReg : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockOffsetAdjInterval_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockOffsetAdjValue_DatReg : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockOffsetAdjValue_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ClockSelect_DatReg[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \ClockSelect_DatReg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal ClockServoDriftFactorI_DatReg : STD_LOGIC;
  signal \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockServoDriftFactorI_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockServoDriftFactorI_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal ClockServoDriftFactorP_DatReg : STD_LOGIC;
  signal ClockServoOffsetFactorI_DatReg : STD_LOGIC;
  signal \ClockServoOffsetFactorI_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal ClockServoOffsetFactorP_DatReg : STD_LOGIC;
  signal \ClockServoOffsetFactorP_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockStatusDrift_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[30]_i_5_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockStatusOffset_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ClockStatus_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockStatus_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal ClockTimeAdjValueH_DatReg : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTimeAdjValueH_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockTimeAdjValueL_DatReg : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTimeAdjValueL_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockTimeB0_DatReg : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTimeValueH_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTimeValueL_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^clocktime_nanosecond_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClockTime_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^clocktime_second_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ClockTime_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \ClockTime_Second_DatReg_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^clocktime_timejump_datout\ : STD_LOGIC;
  signal ClockTime_TimeJump_DatReg : STD_LOGIC;
  signal \^clocktime_valout\ : STD_LOGIC;
  signal \CountAdjust_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \CountAdjust_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \CountAdjust_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \CountAdjust_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal CountAdjust_Sign_DatReg8_out : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_10_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_11_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_12_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_13_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_14_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_15_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_16_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_17_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_18_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_19_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_3_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_4_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_5_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_6_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_7_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_8_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_i_9_n_0 : STD_LOGIC;
  signal CountAdjust_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal CountAdjust_ValReg3 : STD_LOGIC;
  signal CountAdjust_ValReg367_in : STD_LOGIC;
  signal CountAdjust_ValReg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CountAdjust_ValReg41_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CountAdjust_ValReg7_out : STD_LOGIC;
  signal CountAdjust_ValReg_reg_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DriftAdjustmentMux_IntervalExtend_DatReg0 : STD_LOGIC_VECTOR ( 62 downto 34 );
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg__0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_3\ : STD_LOGIC;
  signal DriftAdjustmentMux_IntervalTicks_DatVar : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentMux_Interval_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftAdjustmentMux_Interval_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Interval_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal DriftAdjustmentMux_Nanosecond_DatReg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\ : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg29_out : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_10_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_11_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_13_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_14_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_15_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_16_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_17_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_18_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_19_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_20_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_22_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_23_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_24_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_25_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_26_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_27_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_28_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_29_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_30_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_31_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_32_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_33_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_34_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_35_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_36_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_37_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_4_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_5_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_6_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_7_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_8_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_i_9_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_1 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_2 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_3 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_1 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_2 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_3 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_1 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_2 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_3 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_1 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_2 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_3 : STD_LOGIC;
  signal DriftAdjustmentMux_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_2_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_3_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_4_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_5_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_6_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_i_7_n_0 : STD_LOGIC;
  signal DriftAdjustmentMux_ValReg_reg_n_0 : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentOld_Nanosecond_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentOld_Sign_DatReg : STD_LOGIC;
  signal DriftAdjustmentOld_Sign_DatReg_i_1_n_0 : STD_LOGIC;
  signal DriftAdjustmentOld_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal DriftCount_CntReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftCount_CntReg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftCount_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_33_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_33_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_33_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \DriftCount_CntReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \DriftInterval_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftInterval_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal DriftNanosecond_DatReg1 : STD_LOGIC;
  signal \DriftNanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftNanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal DriftSign_DatReg : STD_LOGIC;
  signal DriftSign_DatReg_i_1_n_0 : STD_LOGIC;
  signal DriftSign_DatReg_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal Holdover_CntReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Holdover_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Holdover_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Holdover_CntReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \Holdover_CntReg[1]_i_3_n_0\ : STD_LOGIC;
  signal InHoldover_DatReg0_out : STD_LOGIC;
  signal InSync_DatReg1_out : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OffsetAdjustmentMux_IntervalExtend_DatReg0 : STD_LOGIC_VECTOR ( 62 downto 34 );
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg__0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_3\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_3\ : STD_LOGIC;
  signal OffsetAdjustmentMux_IntervalTicks_DatVar : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetAdjustmentMux_Interval_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Interval_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OffsetAdjustmentMux_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_PeriodExtend_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_PeriodExtend_DatReg__0\ : STD_LOGIC_VECTOR ( 36 to 36 );
  signal OffsetAdjustmentMux_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetAdjustmentMux_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustmentMux_Second_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal OffsetAdjustmentMux_Sign_DatReg : STD_LOGIC;
  signal OffsetAdjustmentMux_Sign_DatReg17_out : STD_LOGIC;
  signal OffsetAdjustmentMux_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal OffsetAdjustmentMux_Sign_DatReg_i_3_n_0 : STD_LOGIC;
  signal OffsetAdjustmentMux_ValReg : STD_LOGIC;
  signal OffsetAdjustmentMux_ValReg_i_2_n_0 : STD_LOGIC;
  signal OffsetAdjustmentMux_ValReg_i_3_n_0 : STD_LOGIC;
  signal OffsetAdjustmentMux_ValReg_i_4_n_0 : STD_LOGIC;
  signal OffsetAdjustmentMux_ValReg_reg_n_0 : STD_LOGIC;
  signal OffsetArray_DatReg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal OffsetArray_DatReg2 : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_26_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_27_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_28_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_30_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_31_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_32_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_33_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_34_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_35_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_36_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_37_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_38_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_39_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_40_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_41_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_42_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_43_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_44_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_45_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_46_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_47_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_48_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_49_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_50_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_51_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_52_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_53_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \OffsetArray_DatReg_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal OffsetCount_CntReg1 : STD_LOGIC;
  signal \OffsetCount_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetCount_CntReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \OffsetCount_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal OffsetInterval_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OffsetInterval_DatReg2 : STD_LOGIC;
  signal \OffsetInterval_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_65_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_66_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_67_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_68_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_69_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_70_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_71_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_72_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_73_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_74_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_75_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_76_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_77_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_78_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_79_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_80_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_81_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_31_n_1\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_31_n_2\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_49_n_0\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_49_n_1\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_49_n_2\ : STD_LOGIC;
  signal \OffsetInterval_DatReg_reg[31]_i_49_n_3\ : STD_LOGIC;
  signal OffsetNanosecondOrigin_DatReg : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \OffsetNanosecondOrigin_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal OffsetNanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetNanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_13_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_30_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_30_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_30_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetNanosecond_DatReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal OffsetSecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetSecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetSecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal OffsetSign_DatReg : STD_LOGIC;
  signal OffsetSign_DatReg15_out : STD_LOGIC;
  signal \^servodriftfactori_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^servodriftfactorp_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^servooffsetfactori_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^servooffsetfactorp_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal StartCalcDriftInterval_EvtReg : STD_LOGIC;
  signal StartCalcDriftInterval_EvtReg36_out : STD_LOGIC;
  signal StartCalcOffsetInterval_EvtReg : STD_LOGIC;
  signal StartCalcOffsetInterval_EvtReg24_out : STD_LOGIC;
  signal TimeAdjust_Nanosecond_DatReg : STD_LOGIC;
  signal TimeAdjust_Nanosecond_DatReg0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal TimeAdjust_Nanosecond_DatReg02_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_28_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_30_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_31_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_32_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_33_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[14]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[17]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_28_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_30_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_31_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_32_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_33_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_34_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_35_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[21]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[22]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_28_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_30_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_31_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_32_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_33_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_34_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_35_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_28_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_30_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_31_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_33_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_34_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_35_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_36_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_37_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_38_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_39_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_40_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_42_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_43_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_44_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_46_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_47_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_48_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_49_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_50_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_51_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_52_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_53_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_55_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_56_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_57_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_58_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_59_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_60_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_61_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_62_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_64_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_65_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_66_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_67_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_68_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_69_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_70_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_71_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_72_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_73_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_74_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_75_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_76_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_77_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_78_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_80_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_81_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_82_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_83_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_84_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_85_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_86_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_87_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_89_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_90_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_91_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_92_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_93_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_94_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_95_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_96_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_97_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_98_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_99_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[30]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_100_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_101_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_102_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_103_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_104_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_107_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_108_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_109_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_110_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_111_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_112_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_113_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_114_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_116_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_117_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_69_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_70_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_71_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_72_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_73_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_74_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_75_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_76_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_78_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_79_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_80_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_81_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_82_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_83_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_84_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_85_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_89_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_90_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_91_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_92_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_93_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_94_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_95_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_96_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_97_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_98_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[31]_i_99_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[5]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[6]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TimeAdjust_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal TimeAdjust_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TimeAdjust_Second_DatReg10_in : STD_LOGIC;
  signal TimeAdjust_Second_DatReg11_in : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_24_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_25_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[14]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[17]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[20]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[21]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[22]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[28]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[30]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_19_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_20_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_21_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[5]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[6]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[20]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[28]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_6_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \TimeAdjust_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal TimeAdjust_ValReg : STD_LOGIC;
  signal TimeAdjust_ValReg3_out : STD_LOGIC;
  signal TimeAdjust_ValReg_i_11_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_12_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_13_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_14_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_15_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_16_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_17_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_18_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_19_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_20_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_21_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_22_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_24_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_25_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_26_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_27_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_28_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_29_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_2_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_30_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_31_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_33_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_34_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_35_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_36_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_37_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_38_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_39_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_3_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_40_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_41_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_42_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_43_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_44_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_45_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_46_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_47_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_48_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_5_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_6_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_7_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_8_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_i_9_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_10_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_10_n_1 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_10_n_2 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_10_n_3 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_23_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_23_n_1 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_23_n_2 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_23_n_3 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_32_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_32_n_1 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_32_n_2 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_32_n_3 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_4_n_0 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_4_n_1 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_4_n_2 : STD_LOGIC;
  signal TimeAdjust_ValReg_reg_i_4_n_3 : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg_i_2_n_0 : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg_i_3_n_0 : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg_i_4_n_0 : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg_i_5_n_0 : STD_LOGIC;
  signal TimeAdjustmentMux_ValReg_reg_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal data16 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data5 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_CalcDriftIntervalStep_CntReg_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CalcDriftIntervalStep_CntReg_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_CalcOffsetIntervalStep_CntReg_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_CalcOffsetIntervalStep_CntReg_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ClockTime_Nanosecond_DatReg_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ClockTime_Second_DatReg_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ClockTime_Second_DatReg_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftCount_CntReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftNanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetArray_DatReg_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetArray_DatReg_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetArray_DatReg_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetArray_DatReg_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetCount_CntReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetCount_CntReg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetInterval_DatReg_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetInterval_DatReg_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetInterval_DatReg_reg[31]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetInterval_DatReg_reg[31]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_OffsetNanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_TimeAdjust_Second_DatReg_reg[28]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Second_DatReg_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_TimeAdjust_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_TimeAdjust_ValReg_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_TimeAdjust_ValReg_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_TimeAdjust_ValReg_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_TimeAdjust_ValReg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_12\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[31]_i_9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[9]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \AxiReadDataResponse_DatReg[1]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of AxiWriteDataReady_RdyReg_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \AxiWriteRespResponse_DatReg[1]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of AxiWriteRespValid_ValReg_i_1 : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcDriftIntervalStep_CntReg_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of CalcDriftInterval_StaReg_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of CalcDriftInterval_StaReg_i_3 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \CalcOffsetIntervalStep_CntReg[0]_i_3\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \CalcOffsetIntervalStep_CntReg_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of CalcOffsetInterval_StaReg_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of CalcOffsetInterval_StaReg_i_3 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[30]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[31]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ClockControl_DatReg[8]_i_1\ : label is "soft_lutpair103";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__0\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__1\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__2\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__3\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__4\ : label is "ClockControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockControl_DatReg_reg[0]_rep__5\ : label is "ClockControl_DatReg_reg[0]";
  attribute SOFT_HLUTNM of \ClockDriftAdjInterval_DatReg[31]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ClockDriftAdjValue_DatReg[31]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ClockDriftAdjValue_DatReg[31]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ClockInSyncThreshold_DatReg[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ClockIncrement_DatReg[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ClockIncrement_DatReg[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ClockOffsetAdjValue_DatReg[31]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[7]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[7]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ClockSelect_DatReg[7]_i_5\ : label is "soft_lutpair13";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[0]\ : label is "ClockSelect_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[0]_rep\ : label is "ClockSelect_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[0]_rep__0\ : label is "ClockSelect_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[1]\ : label is "ClockSelect_DatReg_reg[1]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[1]_rep\ : label is "ClockSelect_DatReg_reg[1]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[1]_rep__0\ : label is "ClockSelect_DatReg_reg[1]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[2]\ : label is "ClockSelect_DatReg_reg[2]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[2]_rep\ : label is "ClockSelect_DatReg_reg[2]";
  attribute ORIG_CELL_NAME of \ClockSelect_DatReg_reg[2]_rep__0\ : label is "ClockSelect_DatReg_reg[2]";
  attribute SOFT_HLUTNM of \ClockServoDriftFactorI_DatReg[31]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ClockServoDriftFactorI_DatReg[31]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ClockServoOffsetFactorI_DatReg[31]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[10]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[14]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[16]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[26]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[31]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ClockStatusOffset_DatReg[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ClockTimeAdjValueL_DatReg[31]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ClockTime_Nanosecond_DatReg[29]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ClockTime_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair11";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Nanosecond_DatReg_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ClockTime_Second_DatReg[31]_i_10\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[31]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \ClockTime_Second_DatReg_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \ClockTime_Second_DatReg_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of ClockTime_TimeJump_DatReg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \CountAdjust_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of CountAdjust_ValReg_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[30]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[32]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_IntervalExtend_DatReg[33]_i_1\ : label is "soft_lutpair26";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_2\ : label is "soft_lutpair47";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentMux_Sign_DatReg_reg_i_12 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentMux_Sign_DatReg_reg_i_12 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentMux_Sign_DatReg_reg_i_2 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentMux_Sign_DatReg_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentMux_Sign_DatReg_reg_i_21 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentMux_Sign_DatReg_reg_i_21 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentMux_Sign_DatReg_reg_i_3 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentMux_Sign_DatReg_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of DriftAdjustmentMux_ValReg_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[16]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[17]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[19]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[20]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[21]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[22]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[23]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[24]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[25]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[26]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[27]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[28]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[29]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[7]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[8]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \DriftAdjustmentOld_Nanosecond_DatReg[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of DriftAdjustmentOld_Sign_DatReg_i_2 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[0]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[10]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[11]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[12]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[13]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[14]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[15]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[16]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[17]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[18]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[19]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[1]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[20]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[21]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[22]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[23]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[24]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[25]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[26]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[27]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[28]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[29]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[2]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[30]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[31]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[3]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[4]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[5]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[6]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[7]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[8]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \DriftCount_CntReg[9]_i_2\ : label is "soft_lutpair185";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[11]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[15]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[15]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[19]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[19]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[23]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[23]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[27]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[27]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftCount_CntReg_reg[31]_i_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftCount_CntReg_reg[31]_i_24\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftCount_CntReg_reg[31]_i_33\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_33\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftCount_CntReg_reg[31]_i_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[31]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[3]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[3]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftCount_CntReg_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftCount_CntReg_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \DriftNanosecond_DatReg[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \DriftNanosecond_DatReg[8]_i_2\ : label is "soft_lutpair10";
  attribute METHODOLOGY_DRC_VIOS of \DriftNanosecond_DatReg_reg[31]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftNanosecond_DatReg_reg[31]_i_23\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftNanosecond_DatReg_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftNanosecond_DatReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \DriftNanosecond_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_2\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[0]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[1]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute SOFT_HLUTNM of \Holdover_CntReg[1]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of InHoldover_DatReg_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of InSync_DatReg_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[29]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[30]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[31]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[32]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[33]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_IntervalExtend_DatReg[34]_i_1\ : label is "soft_lutpair18";
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60\ : label is 11;
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[12]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[16]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[19]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[29]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[31]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Interval_DatReg[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_PeriodExtend_DatReg[36]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[16]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[18]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[19]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[20]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[21]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[27]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[30]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[31]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[31]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OffsetAdjustmentMux_Second_DatReg[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of OffsetAdjustmentMux_Sign_DatReg_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of OffsetAdjustmentMux_ValReg_i_1 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of OffsetAdjustmentMux_ValReg_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[0]_i_48\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[0]_i_50\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[0]_i_52\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[0]_i_53\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \OffsetArray_DatReg[3]_i_2\ : label is "soft_lutpair12";
  attribute COMPARATOR_THRESHOLD of \OffsetArray_DatReg_reg[0]_i_20\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \OffsetArray_DatReg_reg[0]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \OffsetArray_DatReg_reg[0]_i_29\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \OffsetArray_DatReg_reg[0]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \OffsetArray_DatReg_reg[0]_i_6\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \OffsetArray_DatReg_reg[0]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \OffsetArray_DatReg_reg[0]_i_9\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \OffsetArray_DatReg_reg[0]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[10]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[11]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[12]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[13]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[14]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[15]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[16]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[19]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[20]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[21]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[23]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[24]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[25]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[26]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[27]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[28]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[29]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[31]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[6]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[8]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \OffsetCount_CntReg[9]_i_1\ : label is "soft_lutpair227";
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetCount_CntReg_reg[7]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_15\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_16\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_17\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_18\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_19\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_29\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[31]_i_48\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \OffsetInterval_DatReg[6]_i_1\ : label is "soft_lutpair164";
  attribute COMPARATOR_THRESHOLD of \OffsetInterval_DatReg_reg[31]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetInterval_DatReg_reg[31]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetInterval_DatReg_reg[31]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetInterval_DatReg_reg[31]_i_49\ : label is 11;
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[14]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[16]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[17]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[20]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[21]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[22]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[24]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[25]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[26]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[27]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[29]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[30]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[31]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \OffsetNanosecondOrigin_DatReg[9]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OffsetNanosecond_DatReg[27]_i_2\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[28]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \OffsetNanosecond_DatReg_reg[31]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetNanosecond_DatReg_reg[31]_i_30\ : label is 11;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[31]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \OffsetNanosecond_DatReg_reg[31]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \OffsetNanosecond_DatReg_reg[31]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetNanosecond_DatReg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[12]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[13]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[14]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[15]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[16]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[17]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[18]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[19]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[20]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[22]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[23]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[24]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[25]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[26]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[27]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[28]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[29]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[30]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[31]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[3]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[7]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \OffsetSecond_DatReg[9]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of OffsetSign_DatReg_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of StartCalcDriftInterval_EvtReg_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of StartCalcOffsetInterval_EvtReg_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[0]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[0]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[10]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[10]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[12]_i_16\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[13]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[13]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[14]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[14]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[15]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[15]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[16]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[16]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[17]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[17]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[18]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[18]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[19]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[19]_i_35\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[19]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[1]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[1]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[20]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[20]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[21]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[21]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[22]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[22]_i_4\ : label is "soft_lutpair129";
  attribute HLUTNM : string;
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[23]_i_11\ : label is "lutpair0";
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[23]_i_16\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[23]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[23]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[24]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[24]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[25]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[25]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[26]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[26]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[27]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[27]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[28]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[28]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[29]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[29]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[2]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[2]_i_4\ : label is "soft_lutpair121";
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_12\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_23\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_25\ : label is "soft_lutpair81";
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \TimeAdjust_Nanosecond_DatReg[30]_i_7\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[31]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[3]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[3]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[4]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[4]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[6]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[6]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[7]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[7]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[9]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \TimeAdjust_Nanosecond_DatReg[9]_i_4\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[0]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[10]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[10]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[12]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[12]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[13]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[13]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[14]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[14]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[15]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[15]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[16]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[16]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[17]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[17]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[18]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[18]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[19]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[19]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[1]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[1]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[21]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[21]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[22]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[22]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[23]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[23]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[24]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[24]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[25]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[25]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[26]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[26]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[27]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[27]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[29]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[29]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[2]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[2]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[30]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[30]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[31]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[31]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[3]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[3]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[4]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[4]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[5]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[5]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[6]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[6]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[7]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[7]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[9]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \TimeAdjust_Second_DatReg[9]_i_4\ : label is "soft_lutpair110";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[11]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[11]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[15]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[15]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[20]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[20]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[20]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[20]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[27]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[27]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[27]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[27]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[28]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[28]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[28]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[28]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[31]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[31]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[3]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[3]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[3]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \TimeAdjust_Second_DatReg_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \TimeAdjust_Second_DatReg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of TimeAdjust_ValReg_reg_i_10 : label is 11;
  attribute COMPARATOR_THRESHOLD of TimeAdjust_ValReg_reg_i_23 : label is 11;
  attribute COMPARATOR_THRESHOLD of TimeAdjust_ValReg_reg_i_32 : label is 11;
  attribute COMPARATOR_THRESHOLD of TimeAdjust_ValReg_reg_i_4 : label is 11;
begin
  AxiReadAddrReady_RdyReg_reg_0 <= \^axireadaddrready_rdyreg_reg_0\;
  AxiReadDataResponse_DatOut(0) <= \^axireaddataresponse_datout\(0);
  AxiReadDataValid_ValOut <= \^axireaddatavalid_valout\;
  AxiWriteAddrReady_RdyOut <= \^axiwriteaddrready_rdyout\;
  AxiWriteDataReady_RdyOut <= \^axiwritedataready_rdyout\;
  AxiWriteRespResponse_DatOut(0) <= \^axiwriterespresponse_datout\(0);
  AxiWriteRespValid_ValOut <= \^axiwriterespvalid_valout\;
  \ClockControl_DatReg_reg[8]_0\ <= \^clockcontrol_datreg_reg[8]_0\;
  ClockTime_Nanosecond_DatOut(31 downto 0) <= \^clocktime_nanosecond_datout\(31 downto 0);
  ClockTime_Second_DatOut(31 downto 0) <= \^clocktime_second_datout\(31 downto 0);
  ClockTime_TimeJump_DatOut <= \^clocktime_timejump_datout\;
  ClockTime_ValOut <= \^clocktime_valout\;
  D(1 downto 0) <= \^d\(1 downto 0);
  ServoDriftFactorI_DatOut(31 downto 0) <= \^servodriftfactori_datout\(31 downto 0);
  ServoDriftFactorP_DatOut(31 downto 0) <= \^servodriftfactorp_datout\(31 downto 0);
  ServoOffsetFactorI_DatOut(31 downto 0) <= \^servooffsetfactori_datout\(31 downto 0);
  ServoOffsetFactorP_DatOut(31 downto 0) <= \^servooffsetfactorp_datout\(31 downto 0);
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3B3F3F00080000"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => CalcDriftInterval_StaReg_i_3_n_0,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(0),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(10),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(11),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(12),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(13),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(14),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(15),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_i_5_n_0,
      I1 => CalcDriftIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(16),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(17),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(18),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(19),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(1),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(20),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(21),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(22),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(23),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(24),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(25),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(2),
      I1 => CalcDriftIntervalStep_CntReg_reg(0),
      I2 => CalcDriftIntervalStep_CntReg_reg(1),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(26),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(2),
      I1 => CalcDriftIntervalStep_CntReg_reg(1),
      I2 => CalcDriftIntervalStep_CntReg_reg(0),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(27),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(2),
      I1 => CalcDriftIntervalStep_CntReg_reg(1),
      I2 => CalcDriftIntervalStep_CntReg_reg(0),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(28),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(1),
      I1 => CalcDriftIntervalStep_CntReg_reg(0),
      I2 => CalcDriftIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(29),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(0),
      I1 => CalcDriftIntervalStep_CntReg_reg(1),
      I2 => CalcDriftIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(2),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(30),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(1),
      I1 => CalcDriftIntervalStep_CntReg_reg(0),
      I2 => CalcDriftIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(31),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(15),
      I1 => CalcDriftIntervalStep_CntReg_reg(18),
      I2 => CalcDriftIntervalStep_CntReg_reg(10),
      I3 => CalcDriftIntervalStep_CntReg_reg(23),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_10_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      I1 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(1),
      I1 => CalcDriftIntervalStep_CntReg_reg(0),
      I2 => CalcDriftIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_6_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(27),
      I2 => CalcDriftIntervalStep_CntReg_reg(28),
      I3 => CalcDriftIntervalStep_CntReg_reg(12),
      I4 => CalcDriftIntervalStep_CntReg_reg(26),
      I5 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_7_n_0\,
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(22),
      I1 => CalcDriftIntervalStep_CntReg_reg(17),
      I2 => CalcDriftIntervalStep_CntReg_reg(19),
      I3 => CalcDriftIntervalStep_CntReg_reg(8),
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_8_n_0\,
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_6_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_9_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_10_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(11),
      I3 => CalcDriftIntervalStep_CntReg_reg(24),
      I4 => CalcDriftIntervalStep_CntReg_reg(9),
      I5 => CalcDriftIntervalStep_CntReg_reg(20),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_7_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(14),
      I1 => CalcDriftIntervalStep_CntReg_reg(16),
      I2 => CalcDriftIntervalStep_CntReg_reg(5),
      I3 => CalcDriftIntervalStep_CntReg_reg(25),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_8_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(30),
      I1 => CalcDriftIntervalStep_CntReg_reg(21),
      I2 => CalcDriftIntervalStep_CntReg_reg(29),
      I3 => CalcDriftIntervalStep_CntReg_reg(7),
      I4 => CalcDriftIntervalStep_CntReg_reg(13),
      I5 => CalcDriftIntervalStep_CntReg_reg(6),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_9_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(3),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(4),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(5),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(6),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(7),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(8),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(9),
      O => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(0)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(10)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(11)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(12)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(13)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(14)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(15)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(16)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(17)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(18)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(19)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(1)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(20)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(21)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(22)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(23)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(24)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(25)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(26)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(27)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(28)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(29)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(2)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(30)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(31)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(3)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(4)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(5)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(6)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(7)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(8)
    );
\Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\,
      Q => DriftAdjustmentMux_IntervalTicks_DatVar(9)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => CalcOffsetInterval_StaReg_i_3_n_0,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(0),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(10),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(11),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(12),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(13),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(14),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(15),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(16),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(17),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(18),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(19),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(1),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(20),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(21),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(22),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(23),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => CalcOffsetIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(24),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(25),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(2),
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(26),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(2),
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(27),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(2),
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(28),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(1),
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(29),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(0),
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(30),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(1),
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(31),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      I1 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(1),
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => CalcOffsetIntervalStep_CntReg_reg(3),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(3),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(2),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(4),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(2),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(5),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(2),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(0),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(6),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(2),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333F3308000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(7),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_3_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(2),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_2_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3B3F00000800"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(8),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3B00000008"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_2_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(9),
      O => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[0]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(0)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[10]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(10)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[11]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(11)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[12]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(12)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[13]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(13)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[14]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(14)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(15)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[16]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(16)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[17]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(17)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[18]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(18)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[19]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(19)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[1]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(1)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[20]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(20)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[21]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(21)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[22]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(22)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(23)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[24]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(24)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(25)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(26)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(27)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(28)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(29)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[2]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(2)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(30)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(31)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[3]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(3)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[4]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(4)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[5]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(5)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[6]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(6)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[7]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(7)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[8]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(8)
    );
\Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[9]_i_1_n_0\,
      Q => OffsetAdjustmentMux_IntervalTicks_DatVar(9)
    );
AxiReadAddrReady_RdyReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AA3FAA"
    )
        port map (
      I0 => \^axireadaddrready_rdyreg_reg_0\,
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => AxiReadAddrValid_ValIn,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => AxiReadAddrReady_RdyReg_i_1_n_0
    );
AxiReadAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiReadAddrReady_RdyReg_i_1_n_0,
      Q => \^axireadaddrready_rdyreg_reg_0\
    );
\AxiReadDataData_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800FFFFFF00FF00"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => \ClockControl_DatReg_reg_n_0_[0]\,
      I4 => \AxiReadDataData_DatReg[0]_i_2_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_1_n_0\
    );
\AxiReadDataData_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA88888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_3_n_0\,
      I1 => \AxiReadDataData_DatReg[0]_i_4_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => \^servodriftfactori_datout\(0),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[0]_i_2_n_0\
    );
\AxiReadDataData_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001DFF1D"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataData_DatReg[0]_i_6_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \AxiReadDataData_DatReg_reg[0]_i_7_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_3_n_0\
    );
\AxiReadDataData_DatReg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E777FFFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(0),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(0),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_4_n_0\
    );
\AxiReadDataData_DatReg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[0]\,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[0]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockStatus_DatReg_reg_n_0_[0]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_5_n_0\
    );
\AxiReadDataData_DatReg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(0),
      I1 => \^servooffsetfactorp_datout\(0),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[0]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_6_n_0\
    );
\AxiReadDataData_DatReg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[0]\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[0]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[0]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_8_n_0\
    );
\AxiReadDataData_DatReg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[0]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[0]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[0]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_9_n_0\
    );
\AxiReadDataData_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[10]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[10]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[10]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[10]_i_1_n_0\
    );
\AxiReadDataData_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[10]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[10]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[10]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[10]_i_3_n_0\
    );
\AxiReadDataData_DatReg[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(10),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(10),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[10]_i_4_n_0\
    );
\AxiReadDataData_DatReg[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[10]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[10]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[10]\,
      O => \AxiReadDataData_DatReg[10]_i_5_n_0\
    );
\AxiReadDataData_DatReg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[10]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[10]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[10]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\,
      O => \AxiReadDataData_DatReg[10]_i_6_n_0\
    );
\AxiReadDataData_DatReg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(10),
      I1 => \^servooffsetfactorp_datout\(10),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[10]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[10]\,
      O => \AxiReadDataData_DatReg[10]_i_7_n_0\
    );
\AxiReadDataData_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[11]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[11]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[11]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[11]_i_1_n_0\
    );
\AxiReadDataData_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[11]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[11]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[11]_i_3_n_0\
    );
\AxiReadDataData_DatReg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(11),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(11),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[11]_i_4_n_0\
    );
\AxiReadDataData_DatReg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[11]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[11]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[11]\,
      O => \AxiReadDataData_DatReg[11]_i_5_n_0\
    );
\AxiReadDataData_DatReg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[11]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[11]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[11]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[11]\,
      O => \AxiReadDataData_DatReg[11]_i_6_n_0\
    );
\AxiReadDataData_DatReg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(11),
      I1 => \^servooffsetfactorp_datout\(11),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[11]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[11]\,
      O => \AxiReadDataData_DatReg[11]_i_7_n_0\
    );
\AxiReadDataData_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[12]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[12]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[12]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[12]_i_1_n_0\
    );
\AxiReadDataData_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[12]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[12]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[12]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[12]_i_3_n_0\
    );
\AxiReadDataData_DatReg[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(12),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(12),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[12]_i_4_n_0\
    );
\AxiReadDataData_DatReg[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[12]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[12]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_5_n_0\
    );
\AxiReadDataData_DatReg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[12]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[12]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[12]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_6_n_0\
    );
\AxiReadDataData_DatReg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(12),
      I1 => \^servooffsetfactorp_datout\(12),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[12]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_7_n_0\
    );
\AxiReadDataData_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[13]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[13]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[13]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[13]_i_1_n_0\
    );
\AxiReadDataData_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[13]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[13]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[13]_i_3_n_0\
    );
\AxiReadDataData_DatReg[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(13),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(13),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[13]_i_4_n_0\
    );
\AxiReadDataData_DatReg[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[13]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[13]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[13]\,
      O => \AxiReadDataData_DatReg[13]_i_5_n_0\
    );
\AxiReadDataData_DatReg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[13]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[13]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[13]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[13]\,
      O => \AxiReadDataData_DatReg[13]_i_6_n_0\
    );
\AxiReadDataData_DatReg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(13),
      I1 => \^servooffsetfactorp_datout\(13),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[13]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[13]\,
      O => \AxiReadDataData_DatReg[13]_i_7_n_0\
    );
\AxiReadDataData_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[14]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[14]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[14]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[14]_i_1_n_0\
    );
\AxiReadDataData_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[14]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[14]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[14]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[14]_i_3_n_0\
    );
\AxiReadDataData_DatReg[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(14),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(14),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[14]_i_4_n_0\
    );
\AxiReadDataData_DatReg[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[14]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[14]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[14]\,
      O => \AxiReadDataData_DatReg[14]_i_5_n_0\
    );
\AxiReadDataData_DatReg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[14]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[14]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[14]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\,
      O => \AxiReadDataData_DatReg[14]_i_6_n_0\
    );
\AxiReadDataData_DatReg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(14),
      I1 => \^servooffsetfactorp_datout\(14),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[14]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[14]\,
      O => \AxiReadDataData_DatReg[14]_i_7_n_0\
    );
\AxiReadDataData_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[15]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[15]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[15]_i_1_n_0\
    );
\AxiReadDataData_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[15]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[15]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[15]_i_3_n_0\
    );
\AxiReadDataData_DatReg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(15),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(15),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[15]_i_4_n_0\
    );
\AxiReadDataData_DatReg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[15]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[15]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[15]\,
      O => \AxiReadDataData_DatReg[15]_i_5_n_0\
    );
\AxiReadDataData_DatReg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[15]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[15]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[15]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[15]\,
      O => \AxiReadDataData_DatReg[15]_i_6_n_0\
    );
\AxiReadDataData_DatReg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(15),
      I1 => \^servooffsetfactorp_datout\(15),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[15]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[15]\,
      O => \AxiReadDataData_DatReg[15]_i_7_n_0\
    );
\AxiReadDataData_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8000000000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[16]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[16]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_1_n_0\
    );
\AxiReadDataData_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[16]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[16]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[16]_i_3_n_0\
    );
\AxiReadDataData_DatReg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAAAAAAEAAA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_8_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \^servodriftfactorp_datout\(16),
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \^servodriftfactori_datout\(16),
      O => \AxiReadDataData_DatReg[16]_i_4_n_0\
    );
\AxiReadDataData_DatReg[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[16]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[16]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[16]\,
      O => \AxiReadDataData_DatReg[16]_i_5_n_0\
    );
\AxiReadDataData_DatReg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[16]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[16]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[16]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\,
      O => \AxiReadDataData_DatReg[16]_i_6_n_0\
    );
\AxiReadDataData_DatReg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(16),
      I1 => \^servooffsetfactorp_datout\(16),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[16]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[16]\,
      O => \AxiReadDataData_DatReg[16]_i_7_n_0\
    );
\AxiReadDataData_DatReg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000EFFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(2),
      I1 => data16(16),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[16]_i_8_n_0\
    );
\AxiReadDataData_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[17]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[17]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[17]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_1_n_0\
    );
\AxiReadDataData_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[17]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[17]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[17]_i_3_n_0\
    );
\AxiReadDataData_DatReg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(17),
      I5 => \AxiReadDataData_DatReg[17]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_4_n_0\
    );
\AxiReadDataData_DatReg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[17]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[17]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[17]\,
      O => \AxiReadDataData_DatReg[17]_i_5_n_0\
    );
\AxiReadDataData_DatReg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[17]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[17]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[17]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[17]\,
      O => \AxiReadDataData_DatReg[17]_i_6_n_0\
    );
\AxiReadDataData_DatReg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(17),
      I1 => \^servooffsetfactorp_datout\(17),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[17]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[17]\,
      O => \AxiReadDataData_DatReg[17]_i_7_n_0\
    );
\AxiReadDataData_DatReg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(17),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(17),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[17]_i_8_n_0\
    );
\AxiReadDataData_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[18]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[18]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[18]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[18]_i_1_n_0\
    );
\AxiReadDataData_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[18]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[18]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[18]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[18]_i_3_n_0\
    );
\AxiReadDataData_DatReg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(18),
      I5 => \AxiReadDataData_DatReg[18]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[18]_i_4_n_0\
    );
\AxiReadDataData_DatReg[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[18]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[18]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[18]\,
      O => \AxiReadDataData_DatReg[18]_i_5_n_0\
    );
\AxiReadDataData_DatReg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[18]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[18]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[18]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\,
      O => \AxiReadDataData_DatReg[18]_i_6_n_0\
    );
\AxiReadDataData_DatReg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(18),
      I1 => \^servooffsetfactorp_datout\(18),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[18]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[18]\,
      O => \AxiReadDataData_DatReg[18]_i_7_n_0\
    );
\AxiReadDataData_DatReg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(18),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(18),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[18]_i_8_n_0\
    );
\AxiReadDataData_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[19]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[19]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[19]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[19]_i_1_n_0\
    );
\AxiReadDataData_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[19]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[19]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[19]_i_3_n_0\
    );
\AxiReadDataData_DatReg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(19),
      I5 => \AxiReadDataData_DatReg[19]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[19]_i_4_n_0\
    );
\AxiReadDataData_DatReg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[19]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[19]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[19]\,
      O => \AxiReadDataData_DatReg[19]_i_5_n_0\
    );
\AxiReadDataData_DatReg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[19]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[19]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[19]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[19]\,
      O => \AxiReadDataData_DatReg[19]_i_6_n_0\
    );
\AxiReadDataData_DatReg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(19),
      I1 => \^servooffsetfactorp_datout\(19),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[19]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[19]\,
      O => \AxiReadDataData_DatReg[19]_i_7_n_0\
    );
\AxiReadDataData_DatReg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(19),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(19),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[19]_i_8_n_0\
    );
\AxiReadDataData_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800FFFFFF00FF00"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => p_1_in,
      I4 => \AxiReadDataData_DatReg[1]_i_2_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_1_n_0\
    );
\AxiReadDataData_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF70FF"
    )
        port map (
      I0 => \^servodriftfactori_datout\(1),
      I1 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I4 => \AxiReadDataData_DatReg[1]_i_3_n_0\,
      I5 => \AxiReadDataData_DatReg[1]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_2_n_0\
    );
\AxiReadDataData_DatReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03FFFF55"
    )
        port map (
      I0 => data16(1),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(1),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[1]_i_3_n_0\
    );
\AxiReadDataData_DatReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataData_DatReg[1]_i_6_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \AxiReadDataData_DatReg_reg[1]_i_7_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_4_n_0\
    );
\AxiReadDataData_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(1),
      I1 => \^servooffsetfactorp_datout\(1),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[1]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[1]\,
      O => \AxiReadDataData_DatReg[1]_i_5_n_0\
    );
\AxiReadDataData_DatReg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[1]\,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockStatus_DatReg_reg_n_0_[1]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => p_1_in,
      O => \AxiReadDataData_DatReg[1]_i_6_n_0\
    );
\AxiReadDataData_DatReg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[1]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[1]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[1]\,
      O => \AxiReadDataData_DatReg[1]_i_8_n_0\
    );
\AxiReadDataData_DatReg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[1]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[1]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[1]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[1]\,
      O => \AxiReadDataData_DatReg[1]_i_9_n_0\
    );
\AxiReadDataData_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[20]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[20]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[20]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[20]_i_1_n_0\
    );
\AxiReadDataData_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[20]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[20]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[20]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[20]_i_3_n_0\
    );
\AxiReadDataData_DatReg[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(20),
      I5 => \AxiReadDataData_DatReg[20]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[20]_i_4_n_0\
    );
\AxiReadDataData_DatReg[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[20]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[20]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[20]\,
      O => \AxiReadDataData_DatReg[20]_i_5_n_0\
    );
\AxiReadDataData_DatReg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[20]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[20]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[20]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\,
      O => \AxiReadDataData_DatReg[20]_i_6_n_0\
    );
\AxiReadDataData_DatReg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(20),
      I1 => \^servooffsetfactorp_datout\(20),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[20]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[20]\,
      O => \AxiReadDataData_DatReg[20]_i_7_n_0\
    );
\AxiReadDataData_DatReg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(20),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(20),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[20]_i_8_n_0\
    );
\AxiReadDataData_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[21]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[21]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[21]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[21]_i_1_n_0\
    );
\AxiReadDataData_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[21]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[21]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[21]_i_3_n_0\
    );
\AxiReadDataData_DatReg[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(21),
      I5 => \AxiReadDataData_DatReg[21]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[21]_i_4_n_0\
    );
\AxiReadDataData_DatReg[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[21]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[21]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[21]\,
      O => \AxiReadDataData_DatReg[21]_i_5_n_0\
    );
\AxiReadDataData_DatReg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[21]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[21]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[21]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[21]\,
      O => \AxiReadDataData_DatReg[21]_i_6_n_0\
    );
\AxiReadDataData_DatReg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(21),
      I1 => \^servooffsetfactorp_datout\(21),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[21]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[21]\,
      O => \AxiReadDataData_DatReg[21]_i_7_n_0\
    );
\AxiReadDataData_DatReg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88088000FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => \^servodriftfactori_datout\(21),
      I4 => \^servodriftfactorp_datout\(21),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[21]_i_8_n_0\
    );
\AxiReadDataData_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[22]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[22]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[22]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[22]_i_1_n_0\
    );
\AxiReadDataData_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[22]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[22]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[22]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[22]_i_3_n_0\
    );
\AxiReadDataData_DatReg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(22),
      I5 => \AxiReadDataData_DatReg[22]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[22]_i_4_n_0\
    );
\AxiReadDataData_DatReg[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[22]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[22]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[22]\,
      O => \AxiReadDataData_DatReg[22]_i_5_n_0\
    );
\AxiReadDataData_DatReg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[22]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[22]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[22]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\,
      O => \AxiReadDataData_DatReg[22]_i_6_n_0\
    );
\AxiReadDataData_DatReg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(22),
      I1 => \^servooffsetfactorp_datout\(22),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[22]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[22]\,
      O => \AxiReadDataData_DatReg[22]_i_7_n_0\
    );
\AxiReadDataData_DatReg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(22),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(22),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[22]_i_8_n_0\
    );
\AxiReadDataData_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[23]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[23]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[23]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[23]_i_1_n_0\
    );
\AxiReadDataData_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[23]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[23]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[23]_i_3_n_0\
    );
\AxiReadDataData_DatReg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(23),
      I5 => \AxiReadDataData_DatReg[23]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[23]_i_4_n_0\
    );
\AxiReadDataData_DatReg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[23]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[23]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[23]\,
      O => \AxiReadDataData_DatReg[23]_i_5_n_0\
    );
\AxiReadDataData_DatReg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[23]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[23]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[23]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[23]\,
      O => \AxiReadDataData_DatReg[23]_i_6_n_0\
    );
\AxiReadDataData_DatReg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(23),
      I1 => \^servooffsetfactorp_datout\(23),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[23]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[23]\,
      O => \AxiReadDataData_DatReg[23]_i_7_n_0\
    );
\AxiReadDataData_DatReg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(23),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(23),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[23]_i_8_n_0\
    );
\AxiReadDataData_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[24]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[24]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[24]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[24]_i_1_n_0\
    );
\AxiReadDataData_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[24]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[24]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[24]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[24]_i_3_n_0\
    );
\AxiReadDataData_DatReg[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(24),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(24),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[24]_i_4_n_0\
    );
\AxiReadDataData_DatReg[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[24]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[24]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[24]\,
      O => \AxiReadDataData_DatReg[24]_i_5_n_0\
    );
\AxiReadDataData_DatReg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[24]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[24]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[24]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\,
      O => \AxiReadDataData_DatReg[24]_i_6_n_0\
    );
\AxiReadDataData_DatReg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(24),
      I1 => \^servooffsetfactorp_datout\(24),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[24]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[24]\,
      O => \AxiReadDataData_DatReg[24]_i_7_n_0\
    );
\AxiReadDataData_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[25]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[25]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[25]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[25]_i_1_n_0\
    );
\AxiReadDataData_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[25]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[25]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[25]_i_3_n_0\
    );
\AxiReadDataData_DatReg[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(25),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(25),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[25]_i_4_n_0\
    );
\AxiReadDataData_DatReg[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[25]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[25]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[25]\,
      O => \AxiReadDataData_DatReg[25]_i_5_n_0\
    );
\AxiReadDataData_DatReg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[25]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[25]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[25]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[25]\,
      O => \AxiReadDataData_DatReg[25]_i_6_n_0\
    );
\AxiReadDataData_DatReg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(25),
      I1 => \^servooffsetfactorp_datout\(25),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[25]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[25]\,
      O => \AxiReadDataData_DatReg[25]_i_7_n_0\
    );
\AxiReadDataData_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[26]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[26]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[26]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[26]_i_1_n_0\
    );
\AxiReadDataData_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[26]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[26]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[26]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[26]_i_3_n_0\
    );
\AxiReadDataData_DatReg[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(26),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(26),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[26]_i_4_n_0\
    );
\AxiReadDataData_DatReg[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[26]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[26]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[26]\,
      O => \AxiReadDataData_DatReg[26]_i_5_n_0\
    );
\AxiReadDataData_DatReg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[26]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[26]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[26]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\,
      O => \AxiReadDataData_DatReg[26]_i_6_n_0\
    );
\AxiReadDataData_DatReg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(26),
      I1 => \^servooffsetfactorp_datout\(26),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[26]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[26]\,
      O => \AxiReadDataData_DatReg[26]_i_7_n_0\
    );
\AxiReadDataData_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[27]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[27]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[27]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[27]_i_1_n_0\
    );
\AxiReadDataData_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[27]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[27]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[27]_i_3_n_0\
    );
\AxiReadDataData_DatReg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(27),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(27),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[27]_i_4_n_0\
    );
\AxiReadDataData_DatReg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[27]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[27]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[27]\,
      O => \AxiReadDataData_DatReg[27]_i_5_n_0\
    );
\AxiReadDataData_DatReg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[27]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[27]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[27]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[27]\,
      O => \AxiReadDataData_DatReg[27]_i_6_n_0\
    );
\AxiReadDataData_DatReg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(27),
      I1 => \^servooffsetfactorp_datout\(27),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[27]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[27]\,
      O => \AxiReadDataData_DatReg[27]_i_7_n_0\
    );
\AxiReadDataData_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[28]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[28]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[28]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[28]_i_1_n_0\
    );
\AxiReadDataData_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[28]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[28]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[28]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[28]_i_3_n_0\
    );
\AxiReadDataData_DatReg[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(28),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(28),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[28]_i_4_n_0\
    );
\AxiReadDataData_DatReg[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[28]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[28]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[28]\,
      O => \AxiReadDataData_DatReg[28]_i_5_n_0\
    );
\AxiReadDataData_DatReg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[28]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[28]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[28]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\,
      O => \AxiReadDataData_DatReg[28]_i_6_n_0\
    );
\AxiReadDataData_DatReg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(28),
      I1 => \^servooffsetfactorp_datout\(28),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[28]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[28]\,
      O => \AxiReadDataData_DatReg[28]_i_7_n_0\
    );
\AxiReadDataData_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D800000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => \AxiReadDataData_DatReg_reg[29]_i_2_n_0\,
      I2 => \AxiReadDataData_DatReg[29]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[29]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[29]_i_1_n_0\
    );
\AxiReadDataData_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_9_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[29]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[29]_i_3_n_0\
    );
\AxiReadDataData_DatReg[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(29),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(29),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[29]_i_4_n_0\
    );
\AxiReadDataData_DatReg[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataData_DatReg[29]_i_5_n_0\
    );
\AxiReadDataData_DatReg[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataData_DatReg[29]_i_6_n_0\
    );
\AxiReadDataData_DatReg[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[29]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[29]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[29]\,
      O => \AxiReadDataData_DatReg[29]_i_7_n_0\
    );
\AxiReadDataData_DatReg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[29]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[29]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[29]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[29]\,
      O => \AxiReadDataData_DatReg[29]_i_8_n_0\
    );
\AxiReadDataData_DatReg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(29),
      I1 => \^servooffsetfactorp_datout\(29),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[29]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[29]\,
      O => \AxiReadDataData_DatReg[29]_i_9_n_0\
    );
\AxiReadDataData_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800FFFFFF00FF00"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => p_2_in,
      I4 => \AxiReadDataData_DatReg[2]_i_2_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_1_n_0\
    );
\AxiReadDataData_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA88888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[2]_i_3_n_0\,
      I1 => \AxiReadDataData_DatReg[2]_i_4_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => \^servodriftfactori_datout\(2),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[2]_i_2_n_0\
    );
\AxiReadDataData_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0047FF47"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[2]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataData_DatReg[2]_i_6_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => \AxiReadDataData_DatReg_reg[2]_i_7_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_3_n_0\
    );
\AxiReadDataData_DatReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E777FFFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(2),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(2),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[2]_i_4_n_0\
    );
\AxiReadDataData_DatReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(2),
      I1 => \^servooffsetfactorp_datout\(2),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[2]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[2]\,
      O => \AxiReadDataData_DatReg[2]_i_5_n_0\
    );
\AxiReadDataData_DatReg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[2]\,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[2]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => p_2_in,
      I4 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[2]_i_6_n_0\
    );
\AxiReadDataData_DatReg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[2]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[2]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[2]\,
      O => \AxiReadDataData_DatReg[2]_i_8_n_0\
    );
\AxiReadDataData_DatReg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[2]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[2]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[2]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\,
      O => \AxiReadDataData_DatReg[2]_i_9_n_0\
    );
\AxiReadDataData_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[30]_i_2_n_0\,
      I2 => \AxiReadDataData_DatReg[30]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_9_n_0\,
      I5 => p_5_in,
      O => \AxiReadDataData_DatReg[30]_i_1_n_0\
    );
\AxiReadDataData_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30305F503F305F50"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[30]_i_4_n_0\,
      I1 => \AxiReadDataData_DatReg[30]_i_5_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => \AxiReadDataData_DatReg[30]_i_6_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(5),
      I5 => \AxiReadDataData_DatReg[30]_i_7_n_0\,
      O => \AxiReadDataData_DatReg[30]_i_2_n_0\
    );
\AxiReadDataData_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400000000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I2 => \^servodriftfactori_datout\(30),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactorp_datout\(30),
      I5 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      O => \AxiReadDataData_DatReg[30]_i_3_n_0\
    );
\AxiReadDataData_DatReg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_5_in,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[30]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[30]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_4_n_0\
    );
\AxiReadDataData_DatReg[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[30]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[30]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[30]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_5_n_0\
    );
\AxiReadDataData_DatReg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFBBEFEEEFFFEF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => p_5_in,
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => \ClockDriftAdjValue_DatReg_reg_n_0_[30]\,
      I5 => \ClockDriftAdjInterval_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_6_n_0\
    );
\AxiReadDataData_DatReg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(30),
      I1 => \^servooffsetfactorp_datout\(30),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[30]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[30]\,
      O => \AxiReadDataData_DatReg[30]_i_7_n_0\
    );
\AxiReadDataData_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I1 => AxiReadDataValid_ValReg,
      I2 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      O => AxiReadDataData_DatReg
    );
\AxiReadDataData_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(6),
      I1 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[31]_i_12_n_0\
    );
\AxiReadDataData_DatReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(14),
      I1 => AxiReadAddrAddress_AdrIn(13),
      I2 => AxiReadAddrAddress_AdrIn(12),
      I3 => AxiReadAddrAddress_AdrIn(9),
      O => \AxiReadDataData_DatReg[31]_i_13_n_0\
    );
\AxiReadDataData_DatReg[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(1),
      I1 => AxiReadAddrAddress_AdrIn(11),
      I2 => AxiReadAddrAddress_AdrIn(10),
      O => \AxiReadDataData_DatReg[31]_i_14_n_0\
    );
\AxiReadDataData_DatReg[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[31]\,
      I1 => data0,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockControl_DatReg_reg_n_0_[31]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[31]_i_15_n_0\
    );
\AxiReadDataData_DatReg[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(31),
      I1 => \^servooffsetfactorp_datout\(31),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[31]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[31]\,
      O => \AxiReadDataData_DatReg[31]_i_16_n_0\
    );
\AxiReadDataData_DatReg[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[31]\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[31]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[31]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[31]\,
      O => \AxiReadDataData_DatReg[31]_i_17_n_0\
    );
\AxiReadDataData_DatReg[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[31]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[31]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[31]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => data5,
      O => \AxiReadDataData_DatReg[31]_i_18_n_0\
    );
\AxiReadDataData_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFF800F800"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[31]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_6_n_0\,
      I2 => \AxiReadDataData_DatReg[31]_i_7_n_0\,
      I3 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_9_n_0\,
      I5 => \ClockControl_DatReg_reg_n_0_[31]\,
      O => \AxiReadDataData_DatReg[31]_i_2_n_0\
    );
\AxiReadDataData_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => AxiReadAddrValid_ValIn,
      I1 => \^axireadaddrready_rdyreg_reg_0\,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      O => AxiReadDataValid_ValReg
    );
\AxiReadDataData_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(2),
      I3 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[31]_i_4_n_0\
    );
\AxiReadDataData_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(3),
      I1 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataData_DatReg[31]_i_6_n_0\
    );
\AxiReadDataData_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400000000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I2 => \^servodriftfactori_datout\(31),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactorp_datout\(31),
      I5 => \AxiReadDataData_DatReg[31]_i_12_n_0\,
      O => \AxiReadDataData_DatReg[31]_i_7_n_0\
    );
\AxiReadDataData_DatReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[31]_i_13_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(8),
      I2 => AxiReadAddrAddress_AdrIn(15),
      I3 => AxiReadAddrAddress_AdrIn(7),
      I4 => \AxiReadDataData_DatReg[31]_i_14_n_0\,
      O => \AxiReadDataData_DatReg[31]_i_8_n_0\
    );
\AxiReadDataData_DatReg[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2A2AA"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(0),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[31]_i_9_n_0\
    );
\AxiReadDataData_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800FFFFFF00FF00"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => p_3_in,
      I4 => \AxiReadDataData_DatReg[3]_i_2_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_1_n_0\
    );
\AxiReadDataData_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA88888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[3]_i_3_n_0\,
      I1 => \AxiReadDataData_DatReg[3]_i_4_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => \^servodriftfactori_datout\(3),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[3]_i_2_n_0\
    );
\AxiReadDataData_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF303F5555"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[3]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[3]_i_6_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => \AxiReadDataData_DatReg[3]_i_7_n_0\,
      I4 => AxiReadAddrAddress_AdrIn(4),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_3_n_0\
    );
\AxiReadDataData_DatReg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E777FFFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(3),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(3),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[3]_i_4_n_0\
    );
\AxiReadDataData_DatReg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[3]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[3]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[3]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_6_n_0\
    );
\AxiReadDataData_DatReg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_3_in,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[3]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[3]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_7_n_0\
    );
\AxiReadDataData_DatReg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[3]\,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => p_3_in,
      I4 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[3]_i_8_n_0\
    );
\AxiReadDataData_DatReg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(3),
      I1 => \^servooffsetfactorp_datout\(3),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[3]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_9_n_0\
    );
\AxiReadDataData_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[4]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[4]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[4]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_1_n_0\
    );
\AxiReadDataData_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[4]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[4]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[4]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[4]_i_3_n_0\
    );
\AxiReadDataData_DatReg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(4),
      I5 => \AxiReadDataData_DatReg[4]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_4_n_0\
    );
\AxiReadDataData_DatReg[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[4]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[4]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[4]\,
      O => \AxiReadDataData_DatReg[4]_i_5_n_0\
    );
\AxiReadDataData_DatReg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[4]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[4]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[4]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\,
      O => \AxiReadDataData_DatReg[4]_i_6_n_0\
    );
\AxiReadDataData_DatReg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(4),
      I1 => \^servooffsetfactorp_datout\(4),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[4]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[4]\,
      O => \AxiReadDataData_DatReg[4]_i_7_n_0\
    );
\AxiReadDataData_DatReg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(4),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(4),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[4]_i_8_n_0\
    );
\AxiReadDataData_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[5]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[5]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[5]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_1_n_0\
    );
\AxiReadDataData_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[5]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[5]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[5]_i_3_n_0\
    );
\AxiReadDataData_DatReg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(5),
      I5 => \AxiReadDataData_DatReg[5]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_4_n_0\
    );
\AxiReadDataData_DatReg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[5]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[5]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[5]\,
      O => \AxiReadDataData_DatReg[5]_i_5_n_0\
    );
\AxiReadDataData_DatReg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[5]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[5]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[5]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[5]\,
      O => \AxiReadDataData_DatReg[5]_i_6_n_0\
    );
\AxiReadDataData_DatReg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(5),
      I1 => \^servooffsetfactorp_datout\(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[5]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[5]\,
      O => \AxiReadDataData_DatReg[5]_i_7_n_0\
    );
\AxiReadDataData_DatReg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(5),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(5),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[5]_i_8_n_0\
    );
\AxiReadDataData_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[6]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[6]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[6]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_1_n_0\
    );
\AxiReadDataData_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[6]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[6]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[6]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[6]_i_3_n_0\
    );
\AxiReadDataData_DatReg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(6),
      I5 => \AxiReadDataData_DatReg[6]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_4_n_0\
    );
\AxiReadDataData_DatReg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[6]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[6]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[6]\,
      O => \AxiReadDataData_DatReg[6]_i_5_n_0\
    );
\AxiReadDataData_DatReg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[6]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[6]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[6]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\,
      O => \AxiReadDataData_DatReg[6]_i_6_n_0\
    );
\AxiReadDataData_DatReg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(6),
      I1 => \^servooffsetfactorp_datout\(6),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[6]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[6]\,
      O => \AxiReadDataData_DatReg[6]_i_7_n_0\
    );
\AxiReadDataData_DatReg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(6),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[6]_i_8_n_0\
    );
\AxiReadDataData_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FFB8"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[7]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[7]_i_3_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(0),
      I5 => \AxiReadDataData_DatReg[7]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_1_n_0\
    );
\AxiReadDataData_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[7]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[7]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[7]_i_3_n_0\
    );
\AxiReadDataData_DatReg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDFFFF"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => data16(7),
      I5 => \AxiReadDataData_DatReg[7]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_4_n_0\
    );
\AxiReadDataData_DatReg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[7]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[7]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[7]\,
      O => \AxiReadDataData_DatReg[7]_i_5_n_0\
    );
\AxiReadDataData_DatReg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[7]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[7]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[7]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[7]\,
      O => \AxiReadDataData_DatReg[7]_i_6_n_0\
    );
\AxiReadDataData_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(7),
      I1 => \^servooffsetfactorp_datout\(7),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[7]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[7]\,
      O => \AxiReadDataData_DatReg[7]_i_7_n_0\
    );
\AxiReadDataData_DatReg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(5),
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \^servodriftfactorp_datout\(7),
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \^servodriftfactori_datout\(7),
      I5 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[7]_i_8_n_0\
    );
\AxiReadDataData_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFFF00FF00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(3),
      I2 => AxiReadAddrAddress_AdrIn(0),
      I3 => \^clockcontrol_datreg_reg[8]_0\,
      I4 => \AxiReadDataData_DatReg[8]_i_2_n_0\,
      I5 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      O => \AxiReadDataData_DatReg[8]_i_1_n_0\
    );
\AxiReadDataData_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FFF0FF33"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[8]_i_3_n_0\,
      I1 => \AxiReadDataData_DatReg_reg[8]_i_4_n_0\,
      I2 => \AxiReadDataData_DatReg[8]_i_5_n_0\,
      I3 => AxiReadAddrAddress_AdrIn(0),
      I4 => AxiReadAddrAddress_AdrIn(3),
      I5 => AxiReadAddrAddress_AdrIn(4),
      O => \AxiReadDataData_DatReg[8]_i_2_n_0\
    );
\AxiReadDataData_DatReg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717D7D7D717D7"
    )
        port map (
      I0 => \^clockcontrol_datreg_reg[8]_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \^servodriftfactorp_datout\(8),
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \^servodriftfactori_datout\(8),
      O => \AxiReadDataData_DatReg[8]_i_5_n_0\
    );
\AxiReadDataData_DatReg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clockcontrol_datreg_reg[8]_0\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[8]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeValueH_DatReg_reg_n_0_[8]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeValueL_DatReg_reg_n_0_[8]\,
      O => \AxiReadDataData_DatReg[8]_i_6_n_0\
    );
\AxiReadDataData_DatReg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[8]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[8]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[8]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[8]\,
      O => \AxiReadDataData_DatReg[8]_i_7_n_0\
    );
\AxiReadDataData_DatReg[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ClockDriftAdjInterval_DatReg_reg_n_0_[8]\,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[8]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \^clockcontrol_datreg_reg[8]_0\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[8]_i_8_n_0\
    );
\AxiReadDataData_DatReg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(8),
      I1 => \^servooffsetfactorp_datout\(8),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[8]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[8]\,
      O => \AxiReadDataData_DatReg[8]_i_9_n_0\
    );
\AxiReadDataData_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg_reg[9]_i_2_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => \AxiReadDataData_DatReg[9]_i_3_n_0\,
      I3 => \AxiReadDataData_DatReg[9]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[29]_i_5_n_0\,
      I5 => \AxiReadDataData_DatReg[29]_i_6_n_0\,
      O => \AxiReadDataData_DatReg[9]_i_1_n_0\
    );
\AxiReadDataData_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[9]_i_7_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockDriftAdjInterval_DatReg_reg_n_0_[9]\,
      I5 => AxiReadAddrAddress_AdrIn(6),
      O => \AxiReadDataData_DatReg[9]_i_3_n_0\
    );
\AxiReadDataData_DatReg[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \^servodriftfactori_datout\(9),
      I1 => AxiReadAddrAddress_AdrIn(2),
      I2 => \^servodriftfactorp_datout\(9),
      I3 => AxiReadAddrAddress_AdrIn(6),
      I4 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataData_DatReg[9]_i_4_n_0\
    );
\AxiReadDataData_DatReg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[9]\,
      I1 => AxiReadAddrAddress_AdrIn(6),
      I2 => \ClockTimeValueH_DatReg_reg_n_0_[9]\,
      I3 => AxiReadAddrAddress_AdrIn(2),
      I4 => \ClockTimeValueL_DatReg_reg_n_0_[9]\,
      O => \AxiReadDataData_DatReg[9]_i_5_n_0\
    );
\AxiReadDataData_DatReg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ClockStatusDrift_DatReg_reg_n_0_[9]\,
      I1 => \ClockStatusOffset_DatReg_reg_n_0_[9]\,
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[9]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockOffsetAdjValue_DatReg_reg_n_0_[9]\,
      O => \AxiReadDataData_DatReg[9]_i_6_n_0\
    );
\AxiReadDataData_DatReg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^servooffsetfactori_datout\(9),
      I1 => \^servooffsetfactorp_datout\(9),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => \ClockTimeAdjValueH_DatReg_reg_n_0_[9]\,
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \ClockTimeAdjValueL_DatReg_reg_n_0_[9]\,
      O => \AxiReadDataData_DatReg[9]_i_7_n_0\
    );
\AxiReadDataData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[0]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(0)
    );
\AxiReadDataData_DatReg_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[0]_i_8_n_0\,
      I1 => \AxiReadDataData_DatReg[0]_i_9_n_0\,
      O => \AxiReadDataData_DatReg_reg[0]_i_7_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[10]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(10)
    );
\AxiReadDataData_DatReg_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[10]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[10]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[10]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[11]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(11)
    );
\AxiReadDataData_DatReg_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[11]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[11]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[11]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[12]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(12)
    );
\AxiReadDataData_DatReg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[12]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[12]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[12]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[13]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(13)
    );
\AxiReadDataData_DatReg_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[13]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[13]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[13]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[14]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(14)
    );
\AxiReadDataData_DatReg_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[14]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[14]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[14]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[15]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(15)
    );
\AxiReadDataData_DatReg_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[15]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[15]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[15]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[16]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(16)
    );
\AxiReadDataData_DatReg_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[16]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[16]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[17]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(17)
    );
\AxiReadDataData_DatReg_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[17]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[17]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[17]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[18]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(18)
    );
\AxiReadDataData_DatReg_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[18]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[18]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[18]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[19]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(19)
    );
\AxiReadDataData_DatReg_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[19]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[19]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[19]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[1]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(1)
    );
\AxiReadDataData_DatReg_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[1]_i_8_n_0\,
      I1 => \AxiReadDataData_DatReg[1]_i_9_n_0\,
      O => \AxiReadDataData_DatReg_reg[1]_i_7_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[20]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(20)
    );
\AxiReadDataData_DatReg_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[20]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[20]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[20]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[21]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(21)
    );
\AxiReadDataData_DatReg_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[21]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[21]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[21]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[22]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(22)
    );
\AxiReadDataData_DatReg_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[22]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[22]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[22]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[23]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(23)
    );
\AxiReadDataData_DatReg_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[23]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[23]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[23]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[24]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(24)
    );
\AxiReadDataData_DatReg_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[24]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[24]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[24]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[25]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(25)
    );
\AxiReadDataData_DatReg_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[25]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[25]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[25]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[26]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(26)
    );
\AxiReadDataData_DatReg_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[26]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[26]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[26]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[27]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(27)
    );
\AxiReadDataData_DatReg_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[27]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[27]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[27]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[28]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(28)
    );
\AxiReadDataData_DatReg_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[28]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[28]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[28]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[29]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(29)
    );
\AxiReadDataData_DatReg_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[29]_i_7_n_0\,
      I1 => \AxiReadDataData_DatReg[29]_i_8_n_0\,
      O => \AxiReadDataData_DatReg_reg[29]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[2]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(2)
    );
\AxiReadDataData_DatReg_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[2]_i_8_n_0\,
      I1 => \AxiReadDataData_DatReg[2]_i_9_n_0\,
      O => \AxiReadDataData_DatReg_reg[2]_i_7_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[30]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(30)
    );
\AxiReadDataData_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[31]_i_2_n_0\,
      Q => AxiReadDataData_DatOut(31)
    );
\AxiReadDataData_DatReg_reg[31]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[31]_i_15_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_16_n_0\,
      O => \AxiReadDataData_DatReg_reg[31]_i_10_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[31]_i_17_n_0\,
      I1 => \AxiReadDataData_DatReg[31]_i_18_n_0\,
      O => \AxiReadDataData_DatReg_reg[31]_i_11_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[31]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \AxiReadDataData_DatReg_reg[31]_i_10_n_0\,
      I1 => \AxiReadDataData_DatReg_reg[31]_i_11_n_0\,
      O => \AxiReadDataData_DatReg_reg[31]_i_5_n_0\,
      S => AxiReadAddrAddress_AdrIn(4)
    );
\AxiReadDataData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[3]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(3)
    );
\AxiReadDataData_DatReg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[3]_i_8_n_0\,
      I1 => \AxiReadDataData_DatReg[3]_i_9_n_0\,
      O => \AxiReadDataData_DatReg_reg[3]_i_5_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[4]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(4)
    );
\AxiReadDataData_DatReg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[4]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[4]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[4]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[5]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(5)
    );
\AxiReadDataData_DatReg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[5]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[5]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[5]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[6]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(6)
    );
\AxiReadDataData_DatReg_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[6]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[6]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[6]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[7]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(7)
    );
\AxiReadDataData_DatReg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[7]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[7]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[7]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[8]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(8)
    );
\AxiReadDataData_DatReg_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[8]_i_6_n_0\,
      I1 => \AxiReadDataData_DatReg[8]_i_7_n_0\,
      O => \AxiReadDataData_DatReg_reg[8]_i_3_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[8]_i_8_n_0\,
      I1 => \AxiReadDataData_DatReg[8]_i_9_n_0\,
      O => \AxiReadDataData_DatReg_reg[8]_i_4_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataData_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataData_DatReg[9]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(9)
    );
\AxiReadDataData_DatReg_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \AxiReadDataData_DatReg[9]_i_5_n_0\,
      I1 => \AxiReadDataData_DatReg[9]_i_6_n_0\,
      O => \AxiReadDataData_DatReg_reg[9]_i_2_n_0\,
      S => AxiReadAddrAddress_AdrIn(5)
    );
\AxiReadDataResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I1 => AxiReadAddrValid_ValIn,
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      I5 => \^axireaddataresponse_datout\(0),
      O => \AxiReadDataResponse_DatReg[1]_i_1_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000111F0000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => \AxiReadDataResponse_DatReg[1]_i_3_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => \AxiReadDataData_DatReg[31]_i_4_n_0\,
      I4 => \AxiReadDataData_DatReg[31]_i_8_n_0\,
      I5 => AxiReadAddrAddress_AdrIn(0),
      O => \AxiReadDataResponse_DatReg[1]_i_2_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(6),
      I1 => AxiReadAddrAddress_AdrIn(5),
      O => \AxiReadDataResponse_DatReg[1]_i_3_n_0\
    );
\AxiReadDataResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiReadDataResponse_DatReg[1]_i_1_n_0\,
      Q => \^axireaddataresponse_datout\(0)
    );
AxiReadDataValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40004000FFFF4000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiReadAddrValid_ValIn,
      I4 => \^axireaddatavalid_valout\,
      I5 => AxiReadDataReady_RdyIn,
      O => AxiReadDataValid_ValReg_i_1_n_0
    );
AxiReadDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiReadDataValid_ValReg_i_1_n_0,
      Q => \^axireaddatavalid_valout\
    );
AxiWriteAddrReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \^axiwriteaddrready_rdyout\,
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteAddrReady_RdyReg_i_1_n_0
    );
AxiWriteAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteAddrReady_RdyReg_i_1_n_0,
      Q => \^axiwriteaddrready_rdyout\
    );
AxiWriteDataReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222222E2"
    )
        port map (
      I0 => \^axiwritedataready_rdyout\,
      I1 => AxiWriteDataValid_ValIn,
      I2 => AxiWriteAddrValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteDataReady_RdyReg_i_1_n_0
    );
AxiWriteDataReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataReady_RdyReg_i_1_n_0,
      Q => \^axiwritedataready_rdyout\
    );
\AxiWriteRespResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\,
      I1 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(1),
      I3 => AxiWriteAddrAddress_AdrIn(0),
      I4 => AxiWriteRespValid_ValReg,
      I5 => \^axiwriterespresponse_datout\(0),
      O => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFEA80E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(2),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(6),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      O => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(15),
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(7),
      I3 => AxiWriteAddrAddress_AdrIn(9),
      I4 => AxiWriteAddrAddress_AdrIn(12),
      I5 => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\,
      O => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\
    );
\AxiWriteRespResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\,
      Q => \^axiwriterespresponse_datout\(0)
    );
AxiWriteRespValid_ValReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => \^axiwriterespvalid_valout\,
      I2 => AxiWriteRespReady_RdyIn,
      O => AxiWriteRespValid_ValReg_i_1_n_0
    );
AxiWriteRespValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => AxiWriteDataValid_ValIn,
      I1 => \^axiwritedataready_rdyout\,
      I2 => \^axiwriteaddrready_rdyout\,
      I3 => AxiWriteAddrValid_ValIn,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => AxiWriteRespValid_ValReg
    );
AxiWriteRespValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteRespValid_ValReg_i_1_n_0,
      Q => \^axiwriterespvalid_valout\
    );
\CalcDriftIntervalStep_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \CalcDriftIntervalStep_CntReg[0]_i_3_n_0\,
      I1 => CalcDriftInterval_StaReg_i_2_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(0),
      I3 => CalcDriftIntervalStep_CntReg_reg(1),
      I4 => CalcDriftIntervalStep_CntReg_reg(2),
      I5 => StartCalcDriftInterval_EvtReg,
      O => CalcDriftIntervalStep_CntReg
    );
\CalcDriftIntervalStep_CntReg[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(1),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_10_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(0),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_11_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_reg_n_0,
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => CalcDriftInterval_StaReg_i_4_n_0,
      O => \CalcDriftIntervalStep_CntReg[0]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(3),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(2),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[0]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(15),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(14),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(13),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(12),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[12]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(19),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(18),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(17),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(16),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[16]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(23),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(22),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(21),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(20),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[20]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(27),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(26),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(25),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(24),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[24]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => p_19_in
    );
\CalcDriftIntervalStep_CntReg[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[28]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      I1 => CalcDriftIntervalStep_CntReg_reg(30),
      O => \CalcDriftIntervalStep_CntReg[28]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(29),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[28]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(28),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[28]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(7),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(6),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(5),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(4),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[4]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_2_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_3_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_4_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_5_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(11),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(10),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_7_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(9),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_8_n_0\
    );
\CalcDriftIntervalStep_CntReg[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(8),
      I1 => StartCalcDriftInterval_EvtReg,
      O => \CalcDriftIntervalStep_CntReg[8]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(0)
    );
\CalcDriftIntervalStep_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[0]_i_4_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[0]_i_5_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[0]_i_6_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[0]_i_7_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[0]_i_8_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[0]_i_9_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[0]_i_10_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[0]_i_11_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(10)
    );
\CalcDriftIntervalStep_CntReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(11)
    );
\CalcDriftIntervalStep_CntReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(12)
    );
\CalcDriftIntervalStep_CntReg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[12]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[12]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[12]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[12]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[12]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[12]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[12]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[12]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(13)
    );
\CalcDriftIntervalStep_CntReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(14)
    );
\CalcDriftIntervalStep_CntReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(15)
    );
\CalcDriftIntervalStep_CntReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(16)
    );
\CalcDriftIntervalStep_CntReg_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[12]_i_1_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[16]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[16]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[16]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[16]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[16]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[16]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[16]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[16]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(17)
    );
\CalcDriftIntervalStep_CntReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(18)
    );
\CalcDriftIntervalStep_CntReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(19)
    );
\CalcDriftIntervalStep_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(1)
    );
\CalcDriftIntervalStep_CntReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(20)
    );
\CalcDriftIntervalStep_CntReg_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[16]_i_1_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[20]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[20]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[20]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[20]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[20]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[20]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[20]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[20]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(21)
    );
\CalcDriftIntervalStep_CntReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(22)
    );
\CalcDriftIntervalStep_CntReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(23)
    );
\CalcDriftIntervalStep_CntReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(24)
    );
\CalcDriftIntervalStep_CntReg_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[20]_i_1_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[24]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[24]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[24]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[24]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[24]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[24]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[24]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[24]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(25)
    );
\CalcDriftIntervalStep_CntReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(26)
    );
\CalcDriftIntervalStep_CntReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(27)
    );
\CalcDriftIntervalStep_CntReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(28)
    );
\CalcDriftIntervalStep_CntReg_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_CalcDriftIntervalStep_CntReg_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_19_in,
      DI(0) => \CalcDriftIntervalStep_CntReg[28]_i_3_n_0\,
      O(3) => \NLW_CalcDriftIntervalStep_CntReg_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \CalcDriftIntervalStep_CntReg[28]_i_4_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[28]_i_5_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[28]_i_6_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(29)
    );
\CalcDriftIntervalStep_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(2)
    );
\CalcDriftIntervalStep_CntReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[28]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(30)
    );
\CalcDriftIntervalStep_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(3)
    );
\CalcDriftIntervalStep_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(4)
    );
\CalcDriftIntervalStep_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[4]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[4]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[4]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[4]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[4]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[4]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[4]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[4]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(5)
    );
\CalcDriftIntervalStep_CntReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_5\,
      Q => CalcDriftIntervalStep_CntReg_reg(6)
    );
\CalcDriftIntervalStep_CntReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_4\,
      Q => CalcDriftIntervalStep_CntReg_reg(7)
    );
\CalcDriftIntervalStep_CntReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_7\,
      Q => CalcDriftIntervalStep_CntReg_reg(8)
    );
\CalcDriftIntervalStep_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcDriftIntervalStep_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_0\,
      CO(2) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcDriftIntervalStep_CntReg[8]_i_2_n_0\,
      DI(2) => \CalcDriftIntervalStep_CntReg[8]_i_3_n_0\,
      DI(1) => \CalcDriftIntervalStep_CntReg[8]_i_4_n_0\,
      DI(0) => \CalcDriftIntervalStep_CntReg[8]_i_5_n_0\,
      O(3) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_4\,
      O(2) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_5\,
      O(1) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_6\,
      O(0) => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_7\,
      S(3) => \CalcDriftIntervalStep_CntReg[8]_i_6_n_0\,
      S(2) => \CalcDriftIntervalStep_CntReg[8]_i_7_n_0\,
      S(1) => \CalcDriftIntervalStep_CntReg[8]_i_8_n_0\,
      S(0) => \CalcDriftIntervalStep_CntReg[8]_i_9_n_0\
    );
\CalcDriftIntervalStep_CntReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcDriftIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcDriftIntervalStep_CntReg_reg[8]_i_1_n_6\,
      Q => CalcDriftIntervalStep_CntReg_reg(9)
    );
CalcDriftInterval_StaReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB00000"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_i_2_n_0,
      I1 => CalcDriftInterval_StaReg_i_3_n_0,
      I2 => CalcDriftInterval_StaReg_reg_n_0,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I5 => CalcDriftInterval_StaReg_i_4_n_0,
      O => CalcDriftInterval_StaReg_i_1_n_0
    );
CalcDriftInterval_StaReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(3),
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      O => CalcDriftInterval_StaReg_i_2_n_0
    );
CalcDriftInterval_StaReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(2),
      I1 => CalcDriftIntervalStep_CntReg_reg(1),
      I2 => CalcDriftIntervalStep_CntReg_reg(0),
      O => CalcDriftInterval_StaReg_i_3_n_0
    );
CalcDriftInterval_StaReg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_2_n_0,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => p_3_in,
      I3 => DriftAdjustmentMux_ValReg_reg_n_0,
      O => CalcDriftInterval_StaReg_i_4_n_0
    );
CalcDriftInterval_StaReg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CalcDriftIntervalStep_CntReg_reg(4),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      O => CalcDriftInterval_StaReg_i_5_n_0
    );
CalcDriftInterval_StaReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => CalcDriftInterval_StaReg_i_1_n_0,
      Q => CalcDriftInterval_StaReg_reg_n_0
    );
\CalcOffsetIntervalStep_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \CalcOffsetIntervalStep_CntReg[0]_i_3_n_0\,
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(2),
      I4 => CalcOffsetInterval_StaReg_i_3_n_0,
      I5 => StartCalcOffsetInterval_EvtReg,
      O => CalcOffsetIntervalStep_CntReg
    );
\CalcOffsetIntervalStep_CntReg[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(1),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_10_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(0),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_11_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      I1 => CalcOffsetInterval_StaReg,
      I2 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(3),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(2),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[0]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(15),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(14),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(13),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(12),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[12]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(19),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(18),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(17),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(16),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[16]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(23),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(22),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(21),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(20),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[20]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(27),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(26),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(25),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(24),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[24]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[28]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[28]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      I1 => CalcOffsetIntervalStep_CntReg_reg(30),
      O => \CalcOffsetIntervalStep_CntReg[28]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(29),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[28]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(28),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[28]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(7),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(6),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(5),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[4]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_2_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_3_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_4_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_5_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(11),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(10),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_7_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(9),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_8_n_0\
    );
\CalcOffsetIntervalStep_CntReg[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(8),
      I1 => StartCalcOffsetInterval_EvtReg,
      O => \CalcOffsetIntervalStep_CntReg[8]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(0)
    );
\CalcOffsetIntervalStep_CntReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[0]_i_4_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[0]_i_5_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[0]_i_6_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[0]_i_7_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[0]_i_8_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[0]_i_9_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[0]_i_10_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[0]_i_11_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(10)
    );
\CalcOffsetIntervalStep_CntReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(11)
    );
\CalcOffsetIntervalStep_CntReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(12)
    );
\CalcOffsetIntervalStep_CntReg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[12]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[12]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[12]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[12]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[12]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[12]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[12]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[12]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(13)
    );
\CalcOffsetIntervalStep_CntReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(14)
    );
\CalcOffsetIntervalStep_CntReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(15)
    );
\CalcOffsetIntervalStep_CntReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(16)
    );
\CalcOffsetIntervalStep_CntReg_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[12]_i_1_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[16]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[16]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[16]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[16]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[16]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[16]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[16]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[16]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(17)
    );
\CalcOffsetIntervalStep_CntReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(18)
    );
\CalcOffsetIntervalStep_CntReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(19)
    );
\CalcOffsetIntervalStep_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(1)
    );
\CalcOffsetIntervalStep_CntReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(20)
    );
\CalcOffsetIntervalStep_CntReg_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[16]_i_1_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[20]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[20]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[20]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[20]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[20]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[20]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[20]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[20]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(21)
    );
\CalcOffsetIntervalStep_CntReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(22)
    );
\CalcOffsetIntervalStep_CntReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(23)
    );
\CalcOffsetIntervalStep_CntReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(24)
    );
\CalcOffsetIntervalStep_CntReg_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[20]_i_1_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[24]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[24]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[24]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[24]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[24]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[24]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[24]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[24]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(25)
    );
\CalcOffsetIntervalStep_CntReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(26)
    );
\CalcOffsetIntervalStep_CntReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(27)
    );
\CalcOffsetIntervalStep_CntReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(28)
    );
\CalcOffsetIntervalStep_CntReg_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_CalcOffsetIntervalStep_CntReg_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \CalcOffsetIntervalStep_CntReg[28]_i_2_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[28]_i_3_n_0\,
      O(3) => \NLW_CalcOffsetIntervalStep_CntReg_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2) => \CalcOffsetIntervalStep_CntReg[28]_i_4_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[28]_i_5_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[28]_i_6_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(29)
    );
\CalcOffsetIntervalStep_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(2)
    );
\CalcOffsetIntervalStep_CntReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[28]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(30)
    );
\CalcOffsetIntervalStep_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(3)
    );
\CalcOffsetIntervalStep_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(4)
    );
\CalcOffsetIntervalStep_CntReg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[0]_i_2_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[4]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[4]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[4]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[4]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[4]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[4]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[4]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[4]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(5)
    );
\CalcOffsetIntervalStep_CntReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_5\,
      Q => CalcOffsetIntervalStep_CntReg_reg(6)
    );
\CalcOffsetIntervalStep_CntReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_4\,
      Q => CalcOffsetIntervalStep_CntReg_reg(7)
    );
\CalcOffsetIntervalStep_CntReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_7\,
      Q => CalcOffsetIntervalStep_CntReg_reg(8)
    );
\CalcOffsetIntervalStep_CntReg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \CalcOffsetIntervalStep_CntReg_reg[4]_i_1_n_0\,
      CO(3) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_0\,
      CO(2) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_1\,
      CO(1) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_2\,
      CO(0) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \CalcOffsetIntervalStep_CntReg[8]_i_2_n_0\,
      DI(2) => \CalcOffsetIntervalStep_CntReg[8]_i_3_n_0\,
      DI(1) => \CalcOffsetIntervalStep_CntReg[8]_i_4_n_0\,
      DI(0) => \CalcOffsetIntervalStep_CntReg[8]_i_5_n_0\,
      O(3) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_4\,
      O(2) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_5\,
      O(1) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_6\,
      O(0) => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_7\,
      S(3) => \CalcOffsetIntervalStep_CntReg[8]_i_6_n_0\,
      S(2) => \CalcOffsetIntervalStep_CntReg[8]_i_7_n_0\,
      S(1) => \CalcOffsetIntervalStep_CntReg[8]_i_8_n_0\,
      S(0) => \CalcOffsetIntervalStep_CntReg[8]_i_9_n_0\
    );
\CalcOffsetIntervalStep_CntReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => CalcOffsetIntervalStep_CntReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CalcOffsetIntervalStep_CntReg_reg[8]_i_1_n_6\,
      Q => CalcOffsetIntervalStep_CntReg_reg(9)
    );
CalcOffsetInterval_StaReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA20000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg,
      I1 => CalcOffsetInterval_StaReg_i_2_n_0,
      I2 => CalcOffsetInterval_StaReg_i_3_n_0,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      O => CalcOffsetInterval_StaReg_i_1_n_0
    );
CalcOffsetInterval_StaReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(2),
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      O => CalcOffsetInterval_StaReg_i_2_n_0
    );
CalcOffsetInterval_StaReg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(3),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(4),
      O => CalcOffsetInterval_StaReg_i_3_n_0
    );
CalcOffsetInterval_StaReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_5_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(17),
      I2 => CalcOffsetIntervalStep_CntReg_reg(18),
      I3 => CalcOffsetIntervalStep_CntReg_reg(9),
      I4 => CalcOffsetIntervalStep_CntReg_reg(21),
      I5 => CalcOffsetInterval_StaReg_i_6_n_0,
      O => CalcOffsetInterval_StaReg_i_4_n_0
    );
CalcOffsetInterval_StaReg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(19),
      I1 => CalcOffsetIntervalStep_CntReg_reg(13),
      I2 => CalcOffsetIntervalStep_CntReg_reg(23),
      I3 => CalcOffsetIntervalStep_CntReg_reg(12),
      I4 => CalcOffsetInterval_StaReg_i_7_n_0,
      O => CalcOffsetInterval_StaReg_i_5_n_0
    );
CalcOffsetInterval_StaReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_8_n_0,
      I1 => CalcOffsetInterval_StaReg_i_9_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(14),
      I3 => CalcOffsetIntervalStep_CntReg_reg(22),
      I4 => CalcOffsetIntervalStep_CntReg_reg(5),
      I5 => CalcOffsetIntervalStep_CntReg_reg(8),
      O => CalcOffsetInterval_StaReg_i_6_n_0
    );
CalcOffsetInterval_StaReg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(25),
      I1 => CalcOffsetIntervalStep_CntReg_reg(26),
      I2 => CalcOffsetIntervalStep_CntReg_reg(15),
      I3 => CalcOffsetIntervalStep_CntReg_reg(29),
      O => CalcOffsetInterval_StaReg_i_7_n_0
    );
CalcOffsetInterval_StaReg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(6),
      I1 => CalcOffsetIntervalStep_CntReg_reg(16),
      I2 => CalcOffsetIntervalStep_CntReg_reg(7),
      I3 => CalcOffsetIntervalStep_CntReg_reg(30),
      I4 => CalcOffsetIntervalStep_CntReg_reg(28),
      I5 => CalcOffsetIntervalStep_CntReg_reg(11),
      O => CalcOffsetInterval_StaReg_i_8_n_0
    );
CalcOffsetInterval_StaReg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(10),
      I1 => CalcOffsetIntervalStep_CntReg_reg(27),
      I2 => CalcOffsetIntervalStep_CntReg_reg(20),
      I3 => CalcOffsetIntervalStep_CntReg_reg(24),
      O => CalcOffsetInterval_StaReg_i_9_n_0
    );
CalcOffsetInterval_StaReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => CalcOffsetInterval_StaReg_i_1_n_0,
      Q => CalcOffsetInterval_StaReg
    );
\ClockControl_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_i_1_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__0_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__1_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__2_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__3_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__4_n_0\
    );
\ClockControl_DatReg[0]_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => ClockControl_DatReg(8),
      I2 => \ClockControl_DatReg_reg_n_0_[0]\,
      O => \ClockControl_DatReg[0]_rep_i_1__5_n_0\
    );
\ClockControl_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => p_1_in,
      I2 => ClockControl_DatReg(8),
      O => \ClockControl_DatReg[1]_i_1_n_0\
    );
\ClockControl_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(2),
      I1 => p_2_in,
      I2 => ClockControl_DatReg(8),
      O => \ClockControl_DatReg[2]_i_1_n_0\
    );
\ClockControl_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(30),
      I1 => p_5_in,
      I2 => ClockControl_DatReg(8),
      O => \ClockControl_DatReg[30]_i_1_n_0\
    );
\ClockControl_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEC"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(31),
      I1 => p_5_in,
      I2 => ClockControl_DatReg(8),
      I3 => \ClockControl_DatReg_reg_n_0_[31]\,
      O => \ClockControl_DatReg[31]_i_1_n_0\
    );
\ClockControl_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(3),
      I1 => p_3_in,
      I2 => ClockControl_DatReg(8),
      O => \ClockControl_DatReg[3]_i_1_n_0\
    );
\ClockControl_DatReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(8),
      I1 => \^clockcontrol_datreg_reg[8]_0\,
      I2 => ClockControl_DatReg(8),
      O => \ClockControl_DatReg[8]_i_1_n_0\
    );
\ClockControl_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteRespValid_ValReg,
      I3 => AxiWriteAddrAddress_AdrIn(6),
      I4 => \ClockDriftAdjValue_DatReg[31]_i_3_n_0\,
      I5 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      O => ClockControl_DatReg(8)
    );
\ClockControl_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_i_1_n_0\,
      Q => \ClockControl_DatReg_reg_n_0_[0]\
    );
\ClockControl_DatReg_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__0_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__0_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__1_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__1_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__2_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__2_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__3_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__3_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__4_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__4_n_0\
    );
\ClockControl_DatReg_reg[0]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[0]_rep_i_1__5_n_0\,
      Q => \ClockControl_DatReg_reg[0]_rep__5_n_0\
    );
\ClockControl_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[1]_i_1_n_0\,
      Q => p_1_in
    );
\ClockControl_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[2]_i_1_n_0\,
      Q => p_2_in
    );
\ClockControl_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[30]_i_1_n_0\,
      Q => p_5_in
    );
\ClockControl_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[31]_i_1_n_0\,
      Q => \ClockControl_DatReg_reg_n_0_[31]\
    );
\ClockControl_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[3]_i_1_n_0\,
      Q => p_3_in
    );
\ClockControl_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg[8]_i_1_n_0\,
      Q => \^clockcontrol_datreg_reg[8]_0\
    );
\ClockDriftAdjInterval_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\,
      I1 => AxiWriteRespValid_ValReg,
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => \ClockDriftAdjInterval_DatReg[31]_i_2_n_0\,
      I5 => \ClockDriftAdjInterval_DatReg[31]_i_3_n_0\,
      O => ClockDriftAdjInterval_DatReg
    );
\ClockDriftAdjInterval_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(8),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(10),
      I3 => AxiWriteAddrAddress_AdrIn(11),
      I4 => AxiWriteAddrAddress_AdrIn(13),
      I5 => AxiWriteAddrAddress_AdrIn(14),
      O => \ClockDriftAdjInterval_DatReg[31]_i_2_n_0\
    );
\ClockDriftAdjInterval_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(2),
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      I3 => AxiWriteAddrAddress_AdrIn(15),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      O => \ClockDriftAdjInterval_DatReg[31]_i_3_n_0\
    );
\ClockDriftAdjInterval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[0]\
    );
\ClockDriftAdjInterval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[10]\
    );
\ClockDriftAdjInterval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[11]\
    );
\ClockDriftAdjInterval_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[12]\
    );
\ClockDriftAdjInterval_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[13]\
    );
\ClockDriftAdjInterval_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[14]\
    );
\ClockDriftAdjInterval_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[15]\
    );
\ClockDriftAdjInterval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[16]\
    );
\ClockDriftAdjInterval_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[17]\
    );
\ClockDriftAdjInterval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[18]\
    );
\ClockDriftAdjInterval_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[19]\
    );
\ClockDriftAdjInterval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[1]\
    );
\ClockDriftAdjInterval_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[20]\
    );
\ClockDriftAdjInterval_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[21]\
    );
\ClockDriftAdjInterval_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[22]\
    );
\ClockDriftAdjInterval_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[23]\
    );
\ClockDriftAdjInterval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[24]\
    );
\ClockDriftAdjInterval_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[25]\
    );
\ClockDriftAdjInterval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[26]\
    );
\ClockDriftAdjInterval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[27]\
    );
\ClockDriftAdjInterval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[28]\
    );
\ClockDriftAdjInterval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[29]\
    );
\ClockDriftAdjInterval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[2]\
    );
\ClockDriftAdjInterval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[30]\
    );
\ClockDriftAdjInterval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[31]\
    );
\ClockDriftAdjInterval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[3]\
    );
\ClockDriftAdjInterval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[4]\
    );
\ClockDriftAdjInterval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[5]\
    );
\ClockDriftAdjInterval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[6]\
    );
\ClockDriftAdjInterval_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[7]\
    );
\ClockDriftAdjInterval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[8]\
    );
\ClockDriftAdjInterval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockDriftAdjInterval_DatReg_reg_n_0_[9]\
    );
\ClockDriftAdjValue_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ClockDriftAdjValue_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(6),
      I3 => \ClockDriftAdjValue_DatReg[31]_i_3_n_0\,
      I4 => \ClockSelect_DatReg[7]_i_5_n_0\,
      O => ClockDriftAdjValue_DatReg
    );
\ClockDriftAdjValue_DatReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(4),
      O => \ClockDriftAdjValue_DatReg[31]_i_2_n_0\
    );
\ClockDriftAdjValue_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(3),
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      I3 => AxiWriteAddrAddress_AdrIn(2),
      O => \ClockDriftAdjValue_DatReg[31]_i_3_n_0\
    );
\ClockDriftAdjValue_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[0]\
    );
\ClockDriftAdjValue_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[10]\
    );
\ClockDriftAdjValue_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\
    );
\ClockDriftAdjValue_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[12]\
    );
\ClockDriftAdjValue_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\
    );
\ClockDriftAdjValue_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[14]\
    );
\ClockDriftAdjValue_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\
    );
\ClockDriftAdjValue_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[16]\
    );
\ClockDriftAdjValue_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\
    );
\ClockDriftAdjValue_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[18]\
    );
\ClockDriftAdjValue_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\
    );
\ClockDriftAdjValue_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\
    );
\ClockDriftAdjValue_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[20]\
    );
\ClockDriftAdjValue_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\
    );
\ClockDriftAdjValue_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[22]\
    );
\ClockDriftAdjValue_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\
    );
\ClockDriftAdjValue_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[24]\
    );
\ClockDriftAdjValue_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\
    );
\ClockDriftAdjValue_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[26]\
    );
\ClockDriftAdjValue_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\
    );
\ClockDriftAdjValue_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[28]\
    );
\ClockDriftAdjValue_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\
    );
\ClockDriftAdjValue_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[2]\
    );
\ClockDriftAdjValue_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[30]\
    );
\ClockDriftAdjValue_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => data0
    );
\ClockDriftAdjValue_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\
    );
\ClockDriftAdjValue_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[4]\
    );
\ClockDriftAdjValue_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\
    );
\ClockDriftAdjValue_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[6]\
    );
\ClockDriftAdjValue_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\
    );
\ClockDriftAdjValue_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[8]\
    );
\ClockDriftAdjValue_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockDriftAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\
    );
\ClockInSyncThreshold_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(8),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\,
      I3 => AxiWriteRespValid_ValReg,
      I4 => \ClockInSyncThreshold_DatReg[31]_i_3_n_0\,
      I5 => \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\,
      O => ClockInSyncThreshold_DatReg
    );
\ClockInSyncThreshold_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(14),
      I1 => AxiWriteAddrAddress_AdrIn(13),
      I2 => AxiWriteAddrAddress_AdrIn(11),
      I3 => AxiWriteAddrAddress_AdrIn(10),
      O => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\
    );
\ClockInSyncThreshold_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(3),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => \ClockServoDriftFactorI_DatReg[31]_i_4_n_0\,
      I4 => AxiWriteAddrAddress_AdrIn(2),
      I5 => AxiWriteAddrAddress_AdrIn(5),
      O => \ClockInSyncThreshold_DatReg[31]_i_3_n_0\
    );
\ClockInSyncThreshold_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[0]\
    );
\ClockInSyncThreshold_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[10]\
    );
\ClockInSyncThreshold_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[11]\
    );
\ClockInSyncThreshold_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[12]\
    );
\ClockInSyncThreshold_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[13]\
    );
\ClockInSyncThreshold_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[14]\
    );
\ClockInSyncThreshold_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[15]\
    );
\ClockInSyncThreshold_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[16]\
    );
\ClockInSyncThreshold_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[17]\
    );
\ClockInSyncThreshold_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[18]\
    );
\ClockInSyncThreshold_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[19]\
    );
\ClockInSyncThreshold_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[1]\
    );
\ClockInSyncThreshold_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[20]\
    );
\ClockInSyncThreshold_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[21]\
    );
\ClockInSyncThreshold_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[22]\
    );
\ClockInSyncThreshold_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[23]\
    );
\ClockInSyncThreshold_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[24]\
    );
\ClockInSyncThreshold_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[25]\
    );
\ClockInSyncThreshold_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[26]\
    );
\ClockInSyncThreshold_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[27]\
    );
\ClockInSyncThreshold_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[28]\
    );
\ClockInSyncThreshold_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[29]\
    );
\ClockInSyncThreshold_DatReg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(2),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[2]\
    );
\ClockInSyncThreshold_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[30]\
    );
\ClockInSyncThreshold_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[31]\
    );
\ClockInSyncThreshold_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[3]\
    );
\ClockInSyncThreshold_DatReg_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(4),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[4]\
    );
\ClockInSyncThreshold_DatReg_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(5),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[5]\
    );
\ClockInSyncThreshold_DatReg_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(6),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[6]\
    );
\ClockInSyncThreshold_DatReg_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(7),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[7]\
    );
\ClockInSyncThreshold_DatReg_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      D => AxiWriteDataData_DatIn(8),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[8]\
    );
\ClockInSyncThreshold_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockInSyncThreshold_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockInSyncThreshold_DatReg_reg_n_0_[9]\
    );
\ClockIncrement_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \CountAdjust_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => CountAdjust_ValReg_reg_n_0,
      I2 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \ClockIncrement_DatReg[0]_i_1_n_0\
    );
\ClockIncrement_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28880000"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \CountAdjust_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \CountAdjust_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => CountAdjust_Sign_DatReg_reg_n_0,
      I4 => CountAdjust_ValReg_reg_n_0,
      O => \ClockIncrement_DatReg[1]_i_1_n_0\
    );
\ClockIncrement_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A2AAA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[0]\,
      I1 => CountAdjust_Sign_DatReg_reg_n_0,
      I2 => CountAdjust_ValReg_reg_n_0,
      I3 => \CountAdjust_Nanosecond_DatReg_reg_n_0_[1]\,
      I4 => \CountAdjust_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \ClockIncrement_DatReg[2]_i_1_n_0\
    );
\ClockIncrement_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockIncrement_DatReg[0]_i_1_n_0\,
      Q => \ClockIncrement_DatReg_reg_n_0_[0]\
    );
\ClockIncrement_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockIncrement_DatReg[1]_i_1_n_0\,
      Q => \ClockIncrement_DatReg_reg_n_0_[1]\
    );
\ClockIncrement_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockIncrement_DatReg[2]_i_1_n_0\,
      Q => \ClockIncrement_DatReg_reg_n_0_[2]\
    );
\ClockOffsetAdjInterval_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => AxiWriteAddrAddress_AdrIn(3),
      I5 => \ClockServoDriftFactorI_DatReg[31]_i_3_n_0\,
      O => ClockOffsetAdjInterval_DatReg
    );
\ClockOffsetAdjInterval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[0]\
    );
\ClockOffsetAdjInterval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[10]\
    );
\ClockOffsetAdjInterval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[11]\
    );
\ClockOffsetAdjInterval_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[12]\
    );
\ClockOffsetAdjInterval_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[13]\
    );
\ClockOffsetAdjInterval_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[14]\
    );
\ClockOffsetAdjInterval_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[15]\
    );
\ClockOffsetAdjInterval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[16]\
    );
\ClockOffsetAdjInterval_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[17]\
    );
\ClockOffsetAdjInterval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[18]\
    );
\ClockOffsetAdjInterval_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[19]\
    );
\ClockOffsetAdjInterval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[1]\
    );
\ClockOffsetAdjInterval_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[20]\
    );
\ClockOffsetAdjInterval_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[21]\
    );
\ClockOffsetAdjInterval_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[22]\
    );
\ClockOffsetAdjInterval_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[23]\
    );
\ClockOffsetAdjInterval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[24]\
    );
\ClockOffsetAdjInterval_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[25]\
    );
\ClockOffsetAdjInterval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[26]\
    );
\ClockOffsetAdjInterval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[27]\
    );
\ClockOffsetAdjInterval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[28]\
    );
\ClockOffsetAdjInterval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[29]\
    );
\ClockOffsetAdjInterval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[2]\
    );
\ClockOffsetAdjInterval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[30]\
    );
\ClockOffsetAdjInterval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[31]\
    );
\ClockOffsetAdjInterval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[3]\
    );
\ClockOffsetAdjInterval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[4]\
    );
\ClockOffsetAdjInterval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[5]\
    );
\ClockOffsetAdjInterval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[6]\
    );
\ClockOffsetAdjInterval_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[7]\
    );
\ClockOffsetAdjInterval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[8]\
    );
\ClockOffsetAdjInterval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjInterval_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockOffsetAdjInterval_DatReg_reg_n_0_[9]\
    );
\ClockOffsetAdjValue_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\,
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => \ClockOffsetAdjValue_DatReg[31]_i_2_n_0\,
      I5 => \ClockOffsetAdjValue_DatReg[31]_i_3_n_0\,
      O => ClockOffsetAdjValue_DatReg
    );
\ClockOffsetAdjValue_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(7),
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => AxiWriteAddrAddress_AdrIn(1),
      I4 => AxiWriteAddrAddress_AdrIn(0),
      I5 => AxiWriteAddrAddress_AdrIn(2),
      O => \ClockOffsetAdjValue_DatReg[31]_i_2_n_0\
    );
\ClockOffsetAdjValue_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(6),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(8),
      I3 => \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\,
      O => \ClockOffsetAdjValue_DatReg[31]_i_3_n_0\
    );
\ClockOffsetAdjValue_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\
    );
\ClockOffsetAdjValue_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\
    );
\ClockOffsetAdjValue_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[11]\
    );
\ClockOffsetAdjValue_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[12]\
    );
\ClockOffsetAdjValue_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[13]\
    );
\ClockOffsetAdjValue_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\
    );
\ClockOffsetAdjValue_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[15]\
    );
\ClockOffsetAdjValue_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\
    );
\ClockOffsetAdjValue_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[17]\
    );
\ClockOffsetAdjValue_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\
    );
\ClockOffsetAdjValue_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[19]\
    );
\ClockOffsetAdjValue_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[1]\
    );
\ClockOffsetAdjValue_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\
    );
\ClockOffsetAdjValue_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[21]\
    );
\ClockOffsetAdjValue_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\
    );
\ClockOffsetAdjValue_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[23]\
    );
\ClockOffsetAdjValue_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\
    );
\ClockOffsetAdjValue_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[25]\
    );
\ClockOffsetAdjValue_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\
    );
\ClockOffsetAdjValue_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[27]\
    );
\ClockOffsetAdjValue_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\
    );
\ClockOffsetAdjValue_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[29]\
    );
\ClockOffsetAdjValue_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\
    );
\ClockOffsetAdjValue_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[30]\
    );
\ClockOffsetAdjValue_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => data5
    );
\ClockOffsetAdjValue_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[3]\
    );
\ClockOffsetAdjValue_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\
    );
\ClockOffsetAdjValue_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[5]\
    );
\ClockOffsetAdjValue_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\
    );
\ClockOffsetAdjValue_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[7]\
    );
\ClockOffsetAdjValue_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[8]\
    );
\ClockOffsetAdjValue_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockOffsetAdjValue_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockOffsetAdjValue_DatReg_reg_n_0_[9]\
    );
\ClockSelect_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(0),
      O => p_9_out(0)
    );
\ClockSelect_DatReg[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(0),
      O => \ClockSelect_DatReg[0]_rep_i_1_n_0\
    );
\ClockSelect_DatReg[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(0),
      O => \ClockSelect_DatReg[0]_rep_i_1__0_n_0\
    );
\ClockSelect_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(1),
      O => p_9_out(1)
    );
\ClockSelect_DatReg[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(1),
      O => \ClockSelect_DatReg[1]_rep_i_1_n_0\
    );
\ClockSelect_DatReg[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(1),
      O => \ClockSelect_DatReg[1]_rep_i_1__0_n_0\
    );
\ClockSelect_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(2),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(2),
      O => p_9_out(2)
    );
\ClockSelect_DatReg[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(2),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(2),
      O => \ClockSelect_DatReg[2]_rep_i_1_n_0\
    );
\ClockSelect_DatReg[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(2),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(2),
      O => \ClockSelect_DatReg[2]_rep_i_1__0_n_0\
    );
\ClockSelect_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(3),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(3),
      O => p_9_out(3)
    );
\ClockSelect_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(4),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(4),
      O => p_9_out(4)
    );
\ClockSelect_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(5),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(5),
      O => p_9_out(5)
    );
\ClockSelect_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(6),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(6),
      O => p_9_out(6)
    );
\ClockSelect_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050705050505"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => \ClockSelect_DatReg[7]_i_3_n_0\,
      I2 => AxiReadDataValid_ValReg,
      I3 => AxiWriteAddrAddress_AdrIn(4),
      I4 => \ClockSelect_DatReg[7]_i_4_n_0\,
      I5 => \ClockSelect_DatReg[7]_i_5_n_0\,
      O => \ClockSelect_DatReg[7]_i_1_n_0\
    );
\ClockSelect_DatReg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(7),
      I1 => AxiWriteRespValid_ValReg,
      I2 => data16(7),
      O => p_9_out(7)
    );
\ClockSelect_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(6),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(1),
      I4 => AxiWriteAddrAddress_AdrIn(0),
      O => \ClockSelect_DatReg[7]_i_3_n_0\
    );
\ClockSelect_DatReg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(2),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      O => \ClockSelect_DatReg[7]_i_4_n_0\
    );
\ClockSelect_DatReg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => AxiWriteAddrAddress_AdrIn(9),
      I4 => AxiWriteAddrAddress_AdrIn(12),
      O => \ClockSelect_DatReg[7]_i_5_n_0\
    );
\ClockSelect_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(0),
      Q => data16(0)
    );
\ClockSelect_DatReg_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[0]_rep_i_1_n_0\,
      Q => \ClockSelect_DatReg_reg[0]_rep_n_0\
    );
\ClockSelect_DatReg_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[0]_rep_i_1__0_n_0\,
      Q => \ClockSelect_DatReg_reg[0]_rep__0_n_0\
    );
\ClockSelect_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(0),
      Q => data16(16)
    );
\ClockSelect_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(1),
      Q => data16(17)
    );
\ClockSelect_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(2),
      Q => data16(18)
    );
\ClockSelect_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(3),
      Q => data16(19)
    );
\ClockSelect_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(1),
      Q => data16(1)
    );
\ClockSelect_DatReg_reg[1]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[1]_rep_i_1_n_0\,
      Q => \ClockSelect_DatReg_reg[1]_rep_n_0\
    );
\ClockSelect_DatReg_reg[1]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[1]_rep_i_1__0_n_0\,
      Q => \ClockSelect_DatReg_reg[1]_rep__0_n_0\
    );
\ClockSelect_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(4),
      Q => data16(20)
    );
\ClockSelect_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(5),
      Q => data16(21)
    );
\ClockSelect_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(6),
      Q => data16(22)
    );
\ClockSelect_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => data16(7),
      Q => data16(23)
    );
\ClockSelect_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(2),
      Q => data16(2)
    );
\ClockSelect_DatReg_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[2]_rep_i_1_n_0\,
      Q => \ClockSelect_DatReg_reg[2]_rep_n_0\
    );
\ClockSelect_DatReg_reg[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockSelect_DatReg[2]_rep_i_1__0_n_0\,
      Q => \ClockSelect_DatReg_reg[2]_rep__0_n_0\
    );
\ClockSelect_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(3),
      Q => data16(3)
    );
\ClockSelect_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(4),
      Q => data16(4)
    );
\ClockSelect_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(5),
      Q => data16(5)
    );
\ClockSelect_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(6),
      Q => data16(6)
    );
\ClockSelect_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockSelect_DatReg[7]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_9_out(7),
      Q => data16(7)
    );
\ClockServoDriftFactorI_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(4),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => AxiWriteAddrAddress_AdrIn(6),
      I5 => \ClockServoDriftFactorI_DatReg[31]_i_3_n_0\,
      O => ClockServoDriftFactorI_DatReg
    );
\ClockServoDriftFactorI_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg,
      I1 => AxiWriteAddrAddress_AdrIn(10),
      I2 => AxiWriteAddrAddress_AdrIn(11),
      I3 => AxiWriteAddrAddress_AdrIn(13),
      I4 => AxiWriteAddrAddress_AdrIn(14),
      O => \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\
    );
\ClockServoDriftFactorI_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\,
      I1 => \ClockServoDriftFactorI_DatReg[31]_i_4_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(2),
      I3 => AxiWriteAddrAddress_AdrIn(15),
      I4 => AxiWriteAddrAddress_AdrIn(8),
      I5 => AxiWriteAddrAddress_AdrIn(7),
      O => \ClockServoDriftFactorI_DatReg[31]_i_3_n_0\
    );
\ClockServoDriftFactorI_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(1),
      I1 => AxiWriteAddrAddress_AdrIn(0),
      O => \ClockServoDriftFactorI_DatReg[31]_i_4_n_0\
    );
\ClockServoDriftFactorI_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \^servodriftfactori_datout\(0)
    );
\ClockServoDriftFactorI_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \^servodriftfactori_datout\(10)
    );
\ClockServoDriftFactorI_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \^servodriftfactori_datout\(11)
    );
\ClockServoDriftFactorI_DatReg_reg[12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      D => AxiWriteDataData_DatIn(12),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servodriftfactori_datout\(12)
    );
\ClockServoDriftFactorI_DatReg_reg[13]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      D => AxiWriteDataData_DatIn(13),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servodriftfactori_datout\(13)
    );
\ClockServoDriftFactorI_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \^servodriftfactori_datout\(14)
    );
\ClockServoDriftFactorI_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \^servodriftfactori_datout\(15)
    );
\ClockServoDriftFactorI_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \^servodriftfactori_datout\(16)
    );
\ClockServoDriftFactorI_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \^servodriftfactori_datout\(17)
    );
\ClockServoDriftFactorI_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \^servodriftfactori_datout\(18)
    );
\ClockServoDriftFactorI_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \^servodriftfactori_datout\(19)
    );
\ClockServoDriftFactorI_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \^servodriftfactori_datout\(1)
    );
\ClockServoDriftFactorI_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \^servodriftfactori_datout\(20)
    );
\ClockServoDriftFactorI_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \^servodriftfactori_datout\(21)
    );
\ClockServoDriftFactorI_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \^servodriftfactori_datout\(22)
    );
\ClockServoDriftFactorI_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \^servodriftfactori_datout\(23)
    );
\ClockServoDriftFactorI_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \^servodriftfactori_datout\(24)
    );
\ClockServoDriftFactorI_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \^servodriftfactori_datout\(25)
    );
\ClockServoDriftFactorI_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \^servodriftfactori_datout\(26)
    );
\ClockServoDriftFactorI_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \^servodriftfactori_datout\(27)
    );
\ClockServoDriftFactorI_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \^servodriftfactori_datout\(28)
    );
\ClockServoDriftFactorI_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \^servodriftfactori_datout\(29)
    );
\ClockServoDriftFactorI_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \^servodriftfactori_datout\(2)
    );
\ClockServoDriftFactorI_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \^servodriftfactori_datout\(30)
    );
\ClockServoDriftFactorI_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \^servodriftfactori_datout\(31)
    );
\ClockServoDriftFactorI_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \^servodriftfactori_datout\(3)
    );
\ClockServoDriftFactorI_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \^servodriftfactori_datout\(4)
    );
\ClockServoDriftFactorI_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \^servodriftfactori_datout\(5)
    );
\ClockServoDriftFactorI_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \^servodriftfactori_datout\(6)
    );
\ClockServoDriftFactorI_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \^servodriftfactori_datout\(7)
    );
\ClockServoDriftFactorI_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \^servodriftfactori_datout\(8)
    );
\ClockServoDriftFactorI_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \^servodriftfactori_datout\(9)
    );
\ClockServoDriftFactorP_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0073"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => \ClockServoOffsetFactorP_DatReg[31]_i_2_n_0\,
      O => ClockServoDriftFactorP_DatReg
    );
\ClockServoDriftFactorP_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \^servodriftfactorp_datout\(0)
    );
\ClockServoDriftFactorP_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \^servodriftfactorp_datout\(10)
    );
\ClockServoDriftFactorP_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \^servodriftfactorp_datout\(11)
    );
\ClockServoDriftFactorP_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \^servodriftfactorp_datout\(12)
    );
\ClockServoDriftFactorP_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \^servodriftfactorp_datout\(13)
    );
\ClockServoDriftFactorP_DatReg_reg[14]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      D => AxiWriteDataData_DatIn(14),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servodriftfactorp_datout\(14)
    );
\ClockServoDriftFactorP_DatReg_reg[15]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      D => AxiWriteDataData_DatIn(15),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servodriftfactorp_datout\(15)
    );
\ClockServoDriftFactorP_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \^servodriftfactorp_datout\(16)
    );
\ClockServoDriftFactorP_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \^servodriftfactorp_datout\(17)
    );
\ClockServoDriftFactorP_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \^servodriftfactorp_datout\(18)
    );
\ClockServoDriftFactorP_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \^servodriftfactorp_datout\(19)
    );
\ClockServoDriftFactorP_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \^servodriftfactorp_datout\(1)
    );
\ClockServoDriftFactorP_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \^servodriftfactorp_datout\(20)
    );
\ClockServoDriftFactorP_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \^servodriftfactorp_datout\(21)
    );
\ClockServoDriftFactorP_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \^servodriftfactorp_datout\(22)
    );
\ClockServoDriftFactorP_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \^servodriftfactorp_datout\(23)
    );
\ClockServoDriftFactorP_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \^servodriftfactorp_datout\(24)
    );
\ClockServoDriftFactorP_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \^servodriftfactorp_datout\(25)
    );
\ClockServoDriftFactorP_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \^servodriftfactorp_datout\(26)
    );
\ClockServoDriftFactorP_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \^servodriftfactorp_datout\(27)
    );
\ClockServoDriftFactorP_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \^servodriftfactorp_datout\(28)
    );
\ClockServoDriftFactorP_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \^servodriftfactorp_datout\(29)
    );
\ClockServoDriftFactorP_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \^servodriftfactorp_datout\(2)
    );
\ClockServoDriftFactorP_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \^servodriftfactorp_datout\(30)
    );
\ClockServoDriftFactorP_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \^servodriftfactorp_datout\(31)
    );
\ClockServoDriftFactorP_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \^servodriftfactorp_datout\(3)
    );
\ClockServoDriftFactorP_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \^servodriftfactorp_datout\(4)
    );
\ClockServoDriftFactorP_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \^servodriftfactorp_datout\(5)
    );
\ClockServoDriftFactorP_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \^servodriftfactorp_datout\(6)
    );
\ClockServoDriftFactorP_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \^servodriftfactorp_datout\(7)
    );
\ClockServoDriftFactorP_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \^servodriftfactorp_datout\(8)
    );
\ClockServoDriftFactorP_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoDriftFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \^servodriftfactorp_datout\(9)
    );
\ClockServoOffsetFactorI_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockServoOffsetFactorI_DatReg[31]_i_2_n_0\,
      I1 => \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\,
      O => ClockServoOffsetFactorI_DatReg
    );
\ClockServoOffsetFactorI_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(8),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\,
      I3 => AxiWriteRespValid_ValReg,
      I4 => \ClockTimeAdjValueL_DatReg[31]_i_3_n_0\,
      I5 => \ClockDriftAdjInterval_DatReg[31]_i_3_n_0\,
      O => \ClockServoOffsetFactorI_DatReg[31]_i_2_n_0\
    );
\ClockServoOffsetFactorI_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0D"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(6),
      I1 => AxiWriteAddrAddress_AdrIn(7),
      I2 => AxiWriteAddrAddress_AdrIn(8),
      I3 => \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\,
      O => \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\
    );
\ClockServoOffsetFactorI_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \^servooffsetfactori_datout\(0)
    );
\ClockServoOffsetFactorI_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \^servooffsetfactori_datout\(10)
    );
\ClockServoOffsetFactorI_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \^servooffsetfactori_datout\(11)
    );
\ClockServoOffsetFactorI_DatReg_reg[12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      D => AxiWriteDataData_DatIn(12),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servooffsetfactori_datout\(12)
    );
\ClockServoOffsetFactorI_DatReg_reg[13]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      D => AxiWriteDataData_DatIn(13),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servooffsetfactori_datout\(13)
    );
\ClockServoOffsetFactorI_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \^servooffsetfactori_datout\(14)
    );
\ClockServoOffsetFactorI_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \^servooffsetfactori_datout\(15)
    );
\ClockServoOffsetFactorI_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \^servooffsetfactori_datout\(16)
    );
\ClockServoOffsetFactorI_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \^servooffsetfactori_datout\(17)
    );
\ClockServoOffsetFactorI_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \^servooffsetfactori_datout\(18)
    );
\ClockServoOffsetFactorI_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \^servooffsetfactori_datout\(19)
    );
\ClockServoOffsetFactorI_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \^servooffsetfactori_datout\(1)
    );
\ClockServoOffsetFactorI_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \^servooffsetfactori_datout\(20)
    );
\ClockServoOffsetFactorI_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \^servooffsetfactori_datout\(21)
    );
\ClockServoOffsetFactorI_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \^servooffsetfactori_datout\(22)
    );
\ClockServoOffsetFactorI_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \^servooffsetfactori_datout\(23)
    );
\ClockServoOffsetFactorI_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \^servooffsetfactori_datout\(24)
    );
\ClockServoOffsetFactorI_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \^servooffsetfactori_datout\(25)
    );
\ClockServoOffsetFactorI_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \^servooffsetfactori_datout\(26)
    );
\ClockServoOffsetFactorI_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \^servooffsetfactori_datout\(27)
    );
\ClockServoOffsetFactorI_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \^servooffsetfactori_datout\(28)
    );
\ClockServoOffsetFactorI_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \^servooffsetfactori_datout\(29)
    );
\ClockServoOffsetFactorI_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \^servooffsetfactori_datout\(2)
    );
\ClockServoOffsetFactorI_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \^servooffsetfactori_datout\(30)
    );
\ClockServoOffsetFactorI_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \^servooffsetfactori_datout\(31)
    );
\ClockServoOffsetFactorI_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \^servooffsetfactori_datout\(3)
    );
\ClockServoOffsetFactorI_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \^servooffsetfactori_datout\(4)
    );
\ClockServoOffsetFactorI_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \^servooffsetfactori_datout\(5)
    );
\ClockServoOffsetFactorI_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \^servooffsetfactori_datout\(6)
    );
\ClockServoOffsetFactorI_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \^servooffsetfactori_datout\(7)
    );
\ClockServoOffsetFactorI_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \^servooffsetfactori_datout\(8)
    );
\ClockServoOffsetFactorI_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorI_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \^servooffsetfactori_datout\(9)
    );
\ClockServoOffsetFactorP_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008C"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => \ClockServoOffsetFactorP_DatReg[31]_i_2_n_0\,
      O => ClockServoOffsetFactorP_DatReg
    );
\ClockServoOffsetFactorP_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(5),
      I1 => AxiWriteAddrAddress_AdrIn(4),
      I2 => AxiWriteRespValid_ValReg,
      I3 => \ClockInSyncThreshold_DatReg[31]_i_2_n_0\,
      I4 => \ClockServoOffsetFactorI_DatReg[31]_i_3_n_0\,
      I5 => \ClockOffsetAdjValue_DatReg[31]_i_2_n_0\,
      O => \ClockServoOffsetFactorP_DatReg[31]_i_2_n_0\
    );
\ClockServoOffsetFactorP_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \^servooffsetfactorp_datout\(0)
    );
\ClockServoOffsetFactorP_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \^servooffsetfactorp_datout\(10)
    );
\ClockServoOffsetFactorP_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \^servooffsetfactorp_datout\(11)
    );
\ClockServoOffsetFactorP_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \^servooffsetfactorp_datout\(12)
    );
\ClockServoOffsetFactorP_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \^servooffsetfactorp_datout\(13)
    );
\ClockServoOffsetFactorP_DatReg_reg[14]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      D => AxiWriteDataData_DatIn(14),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servooffsetfactorp_datout\(14)
    );
\ClockServoOffsetFactorP_DatReg_reg[15]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      D => AxiWriteDataData_DatIn(15),
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \^servooffsetfactorp_datout\(15)
    );
\ClockServoOffsetFactorP_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \^servooffsetfactorp_datout\(16)
    );
\ClockServoOffsetFactorP_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \^servooffsetfactorp_datout\(17)
    );
\ClockServoOffsetFactorP_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \^servooffsetfactorp_datout\(18)
    );
\ClockServoOffsetFactorP_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \^servooffsetfactorp_datout\(19)
    );
\ClockServoOffsetFactorP_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \^servooffsetfactorp_datout\(1)
    );
\ClockServoOffsetFactorP_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \^servooffsetfactorp_datout\(20)
    );
\ClockServoOffsetFactorP_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \^servooffsetfactorp_datout\(21)
    );
\ClockServoOffsetFactorP_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \^servooffsetfactorp_datout\(22)
    );
\ClockServoOffsetFactorP_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \^servooffsetfactorp_datout\(23)
    );
\ClockServoOffsetFactorP_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \^servooffsetfactorp_datout\(24)
    );
\ClockServoOffsetFactorP_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \^servooffsetfactorp_datout\(25)
    );
\ClockServoOffsetFactorP_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \^servooffsetfactorp_datout\(26)
    );
\ClockServoOffsetFactorP_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \^servooffsetfactorp_datout\(27)
    );
\ClockServoOffsetFactorP_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \^servooffsetfactorp_datout\(28)
    );
\ClockServoOffsetFactorP_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \^servooffsetfactorp_datout\(29)
    );
\ClockServoOffsetFactorP_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \^servooffsetfactorp_datout\(2)
    );
\ClockServoOffsetFactorP_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \^servooffsetfactorp_datout\(30)
    );
\ClockServoOffsetFactorP_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \^servooffsetfactorp_datout\(31)
    );
\ClockServoOffsetFactorP_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \^servooffsetfactorp_datout\(3)
    );
\ClockServoOffsetFactorP_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \^servooffsetfactorp_datout\(4)
    );
\ClockServoOffsetFactorP_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \^servooffsetfactorp_datout\(5)
    );
\ClockServoOffsetFactorP_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \^servooffsetfactorp_datout\(6)
    );
\ClockServoOffsetFactorP_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \^servooffsetfactorp_datout\(7)
    );
\ClockServoOffsetFactorP_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \^servooffsetfactorp_datout\(8)
    );
\ClockServoOffsetFactorP_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => ClockServoOffsetFactorP_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \^servooffsetfactorp_datout\(9)
    );
\ClockStatusDrift_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[0]\
    );
\ClockStatusDrift_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[10]\
    );
\ClockStatusDrift_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[11]\
    );
\ClockStatusDrift_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[12]\
    );
\ClockStatusDrift_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[13]\
    );
\ClockStatusDrift_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[14]\
    );
\ClockStatusDrift_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[15]\
    );
\ClockStatusDrift_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[16]\
    );
\ClockStatusDrift_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[17]\
    );
\ClockStatusDrift_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[18]\
    );
\ClockStatusDrift_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[19]\
    );
\ClockStatusDrift_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[1]\
    );
\ClockStatusDrift_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[20]\
    );
\ClockStatusDrift_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[21]\
    );
\ClockStatusDrift_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[22]\
    );
\ClockStatusDrift_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[23]\
    );
\ClockStatusDrift_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[24]\
    );
\ClockStatusDrift_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[25]\
    );
\ClockStatusDrift_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[26]\
    );
\ClockStatusDrift_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[27]\
    );
\ClockStatusDrift_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[28]\
    );
\ClockStatusDrift_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[29]\
    );
\ClockStatusDrift_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[2]\
    );
\ClockStatusDrift_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[30]\
    );
\ClockStatusDrift_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => DriftAdjustmentMux_Sign_DatReg_reg_n_0,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[31]\
    );
\ClockStatusDrift_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[3]\
    );
\ClockStatusDrift_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[4]\
    );
\ClockStatusDrift_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[5]\
    );
\ClockStatusDrift_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[6]\
    );
\ClockStatusDrift_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[7]\
    );
\ClockStatusDrift_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[8]\
    );
\ClockStatusDrift_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentMux_ValReg_reg_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\,
      Q => \ClockStatusDrift_DatReg_reg_n_0_[9]\
    );
\ClockStatusOffset_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[0]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\,
      O => \ClockStatusOffset_DatReg[10]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[11]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[12]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[13]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\,
      O => \ClockStatusOffset_DatReg[14]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[15]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\,
      O => \ClockStatusOffset_DatReg[16]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[17]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\,
      O => \ClockStatusOffset_DatReg[18]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[19]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[1]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\,
      O => \ClockStatusOffset_DatReg[20]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[21]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\,
      O => \ClockStatusOffset_DatReg[22]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[23]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\,
      O => \ClockStatusOffset_DatReg[24]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[25]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\,
      O => \ClockStatusOffset_DatReg[26]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[27]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\,
      O => \ClockStatusOffset_DatReg[28]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[29]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\,
      O => \ClockStatusOffset_DatReg[2]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(30),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(30),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_5_n_0\,
      O => \ClockStatusOffset_DatReg[30]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data16(6),
      I1 => data16(3),
      I2 => data16(5),
      I3 => data16(7),
      I4 => data16(4),
      O => \ClockStatusOffset_DatReg[30]_i_2_n_0\
    );
\ClockStatusOffset_DatReg[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => data16(0),
      I1 => data16(1),
      I2 => data16(2),
      O => \ClockStatusOffset_DatReg[30]_i_3_n_0\
    );
\ClockStatusOffset_DatReg[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data16(2),
      I1 => data16(1),
      O => \ClockStatusOffset_DatReg[30]_i_4_n_0\
    );
\ClockStatusOffset_DatReg[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(30),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(30),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(30),
      O => \ClockStatusOffset_DatReg[30]_i_5_n_0\
    );
\ClockStatusOffset_DatReg[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetAdjustmentMux_ValReg_i_2_n_0,
      O => p_25_in
    );
\ClockStatusOffset_DatReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => OffsetAdjustmentMux_Sign_DatReg_i_2_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => data5,
      O => p_16_in
    );
\ClockStatusOffset_DatReg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[3]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\,
      O => \ClockStatusOffset_DatReg[4]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[5]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\,
      O => \ClockStatusOffset_DatReg[6]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[7]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[8]_i_1_n_0\
    );
\ClockStatusOffset_DatReg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\,
      O => \ClockStatusOffset_DatReg[9]_i_1_n_0\
    );
\ClockStatusOffset_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[0]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[0]\
    );
\ClockStatusOffset_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[10]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[10]\
    );
\ClockStatusOffset_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[11]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[11]\
    );
\ClockStatusOffset_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[12]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[12]\
    );
\ClockStatusOffset_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[13]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[13]\
    );
\ClockStatusOffset_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[14]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[14]\
    );
\ClockStatusOffset_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[15]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[15]\
    );
\ClockStatusOffset_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[16]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[16]\
    );
\ClockStatusOffset_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[17]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[17]\
    );
\ClockStatusOffset_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[18]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[18]\
    );
\ClockStatusOffset_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[19]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[19]\
    );
\ClockStatusOffset_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[1]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[1]\
    );
\ClockStatusOffset_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[20]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[20]\
    );
\ClockStatusOffset_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[21]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[21]\
    );
\ClockStatusOffset_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[22]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[22]\
    );
\ClockStatusOffset_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[23]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[23]\
    );
\ClockStatusOffset_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[24]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[24]\
    );
\ClockStatusOffset_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[25]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[25]\
    );
\ClockStatusOffset_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[26]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[26]\
    );
\ClockStatusOffset_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[27]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[27]\
    );
\ClockStatusOffset_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[28]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[28]\
    );
\ClockStatusOffset_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[29]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[29]\
    );
\ClockStatusOffset_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[2]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[2]\
    );
\ClockStatusOffset_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[30]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[30]\
    );
\ClockStatusOffset_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => p_16_in,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[31]\
    );
\ClockStatusOffset_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[3]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[3]\
    );
\ClockStatusOffset_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[4]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[4]\
    );
\ClockStatusOffset_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[5]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[5]\
    );
\ClockStatusOffset_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[6]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[6]\
    );
\ClockStatusOffset_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[7]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[7]\
    );
\ClockStatusOffset_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[8]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[8]\
    );
\ClockStatusOffset_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_25_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockStatusOffset_DatReg[9]_i_1_n_0\,
      Q => \ClockStatusOffset_DatReg_reg_n_0_[9]\
    );
\ClockStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^d\(0),
      Q => \ClockStatus_DatReg_reg_n_0_[0]\
    );
\ClockStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^d\(1),
      Q => \ClockStatus_DatReg_reg_n_0_[1]\
    );
\ClockTimeAdjValueH_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110000"
    )
        port map (
      I0 => \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(7),
      I3 => AxiWriteAddrAddress_AdrIn(6),
      I4 => \ClockServoOffsetFactorI_DatReg[31]_i_2_n_0\,
      O => ClockTimeAdjValueH_DatReg
    );
\ClockTimeAdjValueH_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(12),
      I1 => AxiWriteAddrAddress_AdrIn(13),
      I2 => AxiWriteAddrAddress_AdrIn(14),
      I3 => AxiWriteAddrAddress_AdrIn(9),
      I4 => AxiWriteAddrAddress_AdrIn(10),
      I5 => AxiWriteAddrAddress_AdrIn(11),
      O => \ClockTimeAdjValueH_DatReg[31]_i_2_n_0\
    );
\ClockTimeAdjValueH_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[0]\
    );
\ClockTimeAdjValueH_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[10]\
    );
\ClockTimeAdjValueH_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[11]\
    );
\ClockTimeAdjValueH_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[12]\
    );
\ClockTimeAdjValueH_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[13]\
    );
\ClockTimeAdjValueH_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[14]\
    );
\ClockTimeAdjValueH_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[15]\
    );
\ClockTimeAdjValueH_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[16]\
    );
\ClockTimeAdjValueH_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[17]\
    );
\ClockTimeAdjValueH_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[18]\
    );
\ClockTimeAdjValueH_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[19]\
    );
\ClockTimeAdjValueH_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[1]\
    );
\ClockTimeAdjValueH_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[20]\
    );
\ClockTimeAdjValueH_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[21]\
    );
\ClockTimeAdjValueH_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[22]\
    );
\ClockTimeAdjValueH_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[23]\
    );
\ClockTimeAdjValueH_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[24]\
    );
\ClockTimeAdjValueH_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[25]\
    );
\ClockTimeAdjValueH_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[26]\
    );
\ClockTimeAdjValueH_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[27]\
    );
\ClockTimeAdjValueH_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[28]\
    );
\ClockTimeAdjValueH_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[29]\
    );
\ClockTimeAdjValueH_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[2]\
    );
\ClockTimeAdjValueH_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[30]\
    );
\ClockTimeAdjValueH_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[31]\
    );
\ClockTimeAdjValueH_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[3]\
    );
\ClockTimeAdjValueH_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[4]\
    );
\ClockTimeAdjValueH_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[5]\
    );
\ClockTimeAdjValueH_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[6]\
    );
\ClockTimeAdjValueH_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[7]\
    );
\ClockTimeAdjValueH_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[8]\
    );
\ClockTimeAdjValueH_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueH_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockTimeAdjValueH_DatReg_reg_n_0_[9]\
    );
\ClockTimeAdjValueL_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ClockServoDriftFactorI_DatReg[31]_i_2_n_0\,
      I1 => \ClockTimeAdjValueL_DatReg[31]_i_2_n_0\,
      I2 => \ClockTimeAdjValueL_DatReg[31]_i_3_n_0\,
      I3 => AxiWriteAddrAddress_AdrIn(7),
      I4 => AxiWriteAddrAddress_AdrIn(6),
      I5 => \ClockDriftAdjValue_DatReg[31]_i_3_n_0\,
      O => ClockTimeAdjValueL_DatReg
    );
\ClockTimeAdjValueL_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(12),
      I1 => AxiWriteAddrAddress_AdrIn(9),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => AxiWriteAddrAddress_AdrIn(8),
      O => \ClockTimeAdjValueL_DatReg[31]_i_2_n_0\
    );
\ClockTimeAdjValueL_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(5),
      I1 => AxiWriteAddrAddress_AdrIn(4),
      O => \ClockTimeAdjValueL_DatReg[31]_i_3_n_0\
    );
\ClockTimeAdjValueL_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[0]\
    );
\ClockTimeAdjValueL_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[10]\
    );
\ClockTimeAdjValueL_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[11]\
    );
\ClockTimeAdjValueL_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[12]\
    );
\ClockTimeAdjValueL_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[13]\
    );
\ClockTimeAdjValueL_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[14]\
    );
\ClockTimeAdjValueL_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[15]\
    );
\ClockTimeAdjValueL_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(16),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[16]\
    );
\ClockTimeAdjValueL_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(17),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[17]\
    );
\ClockTimeAdjValueL_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(18),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[18]\
    );
\ClockTimeAdjValueL_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(19),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[19]\
    );
\ClockTimeAdjValueL_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[1]\
    );
\ClockTimeAdjValueL_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(20),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[20]\
    );
\ClockTimeAdjValueL_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(21),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[21]\
    );
\ClockTimeAdjValueL_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(22),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[22]\
    );
\ClockTimeAdjValueL_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(23),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[23]\
    );
\ClockTimeAdjValueL_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(24),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[24]\
    );
\ClockTimeAdjValueL_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(25),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[25]\
    );
\ClockTimeAdjValueL_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(26),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[26]\
    );
\ClockTimeAdjValueL_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(27),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[27]\
    );
\ClockTimeAdjValueL_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(28),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[28]\
    );
\ClockTimeAdjValueL_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(29),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[29]\
    );
\ClockTimeAdjValueL_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[2]\
    );
\ClockTimeAdjValueL_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(30),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[30]\
    );
\ClockTimeAdjValueL_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(31),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[31]\
    );
\ClockTimeAdjValueL_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[3]\
    );
\ClockTimeAdjValueL_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[4]\
    );
\ClockTimeAdjValueL_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[5]\
    );
\ClockTimeAdjValueL_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[6]\
    );
\ClockTimeAdjValueL_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[7]\
    );
\ClockTimeAdjValueL_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[8]\
    );
\ClockTimeAdjValueL_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => ClockTimeAdjValueL_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \ClockTimeAdjValueL_DatReg_reg_n_0_[9]\
    );
ClockTimeB0_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(0),
      Q => ClockTimeB0_DatReg
    );
\ClockTimeValueH_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(0),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[0]\
    );
\ClockTimeValueH_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(10),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[10]\
    );
\ClockTimeValueH_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(11),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[11]\
    );
\ClockTimeValueH_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(12),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[12]\
    );
\ClockTimeValueH_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(13),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[13]\
    );
\ClockTimeValueH_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(14),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[14]\
    );
\ClockTimeValueH_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(15),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[15]\
    );
\ClockTimeValueH_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(16),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[16]\
    );
\ClockTimeValueH_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(17),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[17]\
    );
\ClockTimeValueH_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(18),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[18]\
    );
\ClockTimeValueH_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(19),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[19]\
    );
\ClockTimeValueH_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(1),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[1]\
    );
\ClockTimeValueH_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(20),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[20]\
    );
\ClockTimeValueH_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(21),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[21]\
    );
\ClockTimeValueH_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(22),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[22]\
    );
\ClockTimeValueH_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(23),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[23]\
    );
\ClockTimeValueH_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(24),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[24]\
    );
\ClockTimeValueH_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(25),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[25]\
    );
\ClockTimeValueH_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(26),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[26]\
    );
\ClockTimeValueH_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(27),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[27]\
    );
\ClockTimeValueH_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(28),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[28]\
    );
\ClockTimeValueH_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(29),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[29]\
    );
\ClockTimeValueH_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(2),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[2]\
    );
\ClockTimeValueH_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(30),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[30]\
    );
\ClockTimeValueH_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(31),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[31]\
    );
\ClockTimeValueH_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(3),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[3]\
    );
\ClockTimeValueH_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(4),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[4]\
    );
\ClockTimeValueH_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(5),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[5]\
    );
\ClockTimeValueH_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(6),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[6]\
    );
\ClockTimeValueH_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(7),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[7]\
    );
\ClockTimeValueH_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(8),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[8]\
    );
\ClockTimeValueH_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_second_datout\(9),
      Q => \ClockTimeValueH_DatReg_reg_n_0_[9]\
    );
\ClockTimeValueL_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(0),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[0]\
    );
\ClockTimeValueL_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(10),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[10]\
    );
\ClockTimeValueL_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(11),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[11]\
    );
\ClockTimeValueL_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(12),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[12]\
    );
\ClockTimeValueL_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(13),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[13]\
    );
\ClockTimeValueL_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(14),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[14]\
    );
\ClockTimeValueL_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(15),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[15]\
    );
\ClockTimeValueL_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(16),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[16]\
    );
\ClockTimeValueL_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(17),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[17]\
    );
\ClockTimeValueL_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(18),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[18]\
    );
\ClockTimeValueL_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(19),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[19]\
    );
\ClockTimeValueL_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(1),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[1]\
    );
\ClockTimeValueL_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(20),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[20]\
    );
\ClockTimeValueL_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(21),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[21]\
    );
\ClockTimeValueL_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(22),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[22]\
    );
\ClockTimeValueL_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(23),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[23]\
    );
\ClockTimeValueL_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(24),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[24]\
    );
\ClockTimeValueL_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(25),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[25]\
    );
\ClockTimeValueL_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(26),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[26]\
    );
\ClockTimeValueL_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(27),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[27]\
    );
\ClockTimeValueL_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(28),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[28]\
    );
\ClockTimeValueL_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(29),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[29]\
    );
\ClockTimeValueL_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(2),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[2]\
    );
\ClockTimeValueL_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(30),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[30]\
    );
\ClockTimeValueL_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(31),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[31]\
    );
\ClockTimeValueL_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(3),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[3]\
    );
\ClockTimeValueL_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(4),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[4]\
    );
\ClockTimeValueL_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(5),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[5]\
    );
\ClockTimeValueL_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(6),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[6]\
    );
\ClockTimeValueL_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(7),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[7]\
    );
\ClockTimeValueL_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(8),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[8]\
    );
\ClockTimeValueL_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => p_5_in,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \^clocktime_nanosecond_datout\(9),
      Q => \ClockTimeValueL_DatReg_reg_n_0_[9]\
    );
\ClockTime_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(0),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[0]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(10),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O => \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(11),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O => \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(10),
      O => \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(9),
      O => \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(12),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      O => \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(13),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O => \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(14),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      O => \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(15),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O => \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(13),
      O => \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(12),
      O => \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(16),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      O => \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(17),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      O => \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(18),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O => \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(19),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      O => \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(18),
      O => \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(16),
      O => \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(1),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[1]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(20),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      O => \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(21),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O => \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(22),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O => \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(23),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O => \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(22),
      O => \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(21),
      O => \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(24),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      O => \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(25),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O => \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(26),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O => \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(27),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O => \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(26),
      O => \ClockTime_Nanosecond_DatReg[27]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(28),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_7\,
      O => \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF80FF8080"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_6\,
      I5 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => plusOp(30),
      I1 => plusOp(31),
      I2 => plusOp(29),
      I3 => TimeAdjust_ValReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \ClockTime_Nanosecond_DatReg[29]_i_2_n_0\
    );
\ClockTime_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(2),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[2]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA300000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I2 => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_5\,
      I3 => TimeAdjust_ValReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA300000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I2 => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_4\,
      I3 => TimeAdjust_ValReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(31),
      O => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => plusOp(30),
      O => \ClockTime_Nanosecond_DatReg[31]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(3),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(2),
      I1 => \ClockIncrement_DatReg_reg_n_0_[2]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(1),
      I1 => \ClockIncrement_DatReg_reg_n_0_[1]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\
    );
\ClockTime_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(0),
      I1 => \ClockIncrement_DatReg_reg_n_0_[0]\,
      O => \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(4),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[4]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(5),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[5]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(6),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[6]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => plusOp(7),
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(4),
      I1 => \^clocktime_valout\,
      O => \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(8),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      O => \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808C8C8C808080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => TimeAdjust_ValReg,
      I3 => plusOp(9),
      I4 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O => \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(0)
    );
\ClockTime_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(10)
    );
\ClockTime_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(11)
    );
\ClockTime_Nanosecond_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(11 downto 8),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(11 downto 8)
    );
\ClockTime_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => plusOp(10 downto 9),
      DI(0) => '0',
      O(3) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      S(3) => plusOp(11),
      S(2) => \ClockTime_Nanosecond_DatReg[11]_i_4_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[11]_i_5_n_0\,
      S(0) => plusOp(8)
    );
\ClockTime_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(12)
    );
\ClockTime_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(13)
    );
\ClockTime_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(14)
    );
\ClockTime_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(15)
    );
\ClockTime_Nanosecond_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(15 downto 12),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(15 downto 12)
    );
\ClockTime_Nanosecond_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => plusOp(13 downto 12),
      O(3) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_7\,
      S(3 downto 2) => plusOp(15 downto 14),
      S(1) => \ClockTime_Nanosecond_DatReg[15]_i_4_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[15]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(16)
    );
\ClockTime_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(17)
    );
\ClockTime_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(18)
    );
\ClockTime_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(19)
    );
\ClockTime_Nanosecond_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(19 downto 16),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(19 downto 16)
    );
\ClockTime_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => plusOp(18),
      DI(1) => '0',
      DI(0) => plusOp(16),
      O(3) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_7\,
      S(3) => plusOp(19),
      S(2) => \ClockTime_Nanosecond_DatReg[19]_i_4_n_0\,
      S(1) => plusOp(17),
      S(0) => \ClockTime_Nanosecond_DatReg[19]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(1)
    );
\ClockTime_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(20)
    );
\ClockTime_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(21)
    );
\ClockTime_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(22)
    );
\ClockTime_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(23)
    );
\ClockTime_Nanosecond_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(23 downto 20),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(23 downto 20)
    );
\ClockTime_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => plusOp(22 downto 21),
      DI(0) => '0',
      O(3) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_7\,
      S(3) => plusOp(23),
      S(2) => \ClockTime_Nanosecond_DatReg[23]_i_4_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[23]_i_5_n_0\,
      S(0) => plusOp(20)
    );
\ClockTime_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(24)
    );
\ClockTime_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(25)
    );
\ClockTime_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(26)
    );
\ClockTime_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(27)
    );
\ClockTime_Nanosecond_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(27 downto 24),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(27 downto 24)
    );
\ClockTime_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => plusOp(26),
      DI(1 downto 0) => B"00",
      O(3) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      S(3) => plusOp(27),
      S(2) => \ClockTime_Nanosecond_DatReg[27]_i_4_n_0\,
      S(1 downto 0) => plusOp(25 downto 24)
    );
\ClockTime_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(28)
    );
\ClockTime_Nanosecond_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_ClockTime_Nanosecond_DatReg_reg[28]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(31 downto 28),
      S(3 downto 0) => \^clocktime_nanosecond_datout\(31 downto 28)
    );
\ClockTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(29)
    );
\ClockTime_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(2)
    );
\ClockTime_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(30)
    );
\ClockTime_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(31)
    );
\ClockTime_Nanosecond_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_ClockTime_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => plusOp(30),
      DI(1 downto 0) => B"00",
      O(3) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_4\,
      O(2) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_5\,
      O(1) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_6\,
      O(0) => \ClockTime_Nanosecond_DatReg_reg[31]_i_2_n_7\,
      S(3) => \ClockTime_Nanosecond_DatReg[31]_i_3_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg[31]_i_4_n_0\,
      S(1 downto 0) => plusOp(29 downto 28)
    );
\ClockTime_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(3)
    );
\ClockTime_Nanosecond_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \^clocktime_nanosecond_datout\(3),
      S(2) => \ClockTime_Nanosecond_DatReg[3]_i_3_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg[3]_i_4_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg[3]_i_5_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(4)
    );
\ClockTime_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(5)
    );
\ClockTime_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(6)
    );
\ClockTime_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(7)
    );
\ClockTime_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \ClockTime_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^clocktime_nanosecond_datout\(4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 1) => \^clocktime_nanosecond_datout\(7 downto 5),
      S(0) => \ClockTime_Nanosecond_DatReg[7]_i_3_n_0\
    );
\ClockTime_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(8)
    );
\ClockTime_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \^clocktime_nanosecond_datout\(9)
    );
\ClockTime_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A030"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg_reg_n_0_[0]\,
      I1 => \^clocktime_second_datout\(0),
      I2 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      I3 => TimeAdjust_ValReg,
      O => \ClockTime_Second_DatReg[0]_i_1_n_0\
    );
\ClockTime_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[12]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[10]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[10]_i_1_n_0\
    );
\ClockTime_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[12]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[11]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[11]_i_1_n_0\
    );
\ClockTime_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[12]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[12]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[12]_i_1_n_0\
    );
\ClockTime_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[16]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[13]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[13]_i_1_n_0\
    );
\ClockTime_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[16]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[14]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[14]_i_1_n_0\
    );
\ClockTime_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[16]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[15]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[15]_i_1_n_0\
    );
\ClockTime_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[16]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[16]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[16]_i_1_n_0\
    );
\ClockTime_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[20]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[17]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[17]_i_1_n_0\
    );
\ClockTime_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[20]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[18]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[18]_i_1_n_0\
    );
\ClockTime_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[20]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[19]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[19]_i_1_n_0\
    );
\ClockTime_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[4]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[1]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[1]_i_1_n_0\
    );
\ClockTime_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[20]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[20]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[20]_i_1_n_0\
    );
\ClockTime_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[24]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[21]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[21]_i_1_n_0\
    );
\ClockTime_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[24]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[22]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[22]_i_1_n_0\
    );
\ClockTime_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[24]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[23]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[23]_i_1_n_0\
    );
\ClockTime_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[24]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[24]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[24]_i_1_n_0\
    );
\ClockTime_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[28]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[25]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[25]_i_1_n_0\
    );
\ClockTime_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[28]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[26]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[26]_i_1_n_0\
    );
\ClockTime_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[28]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[27]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[27]_i_1_n_0\
    );
\ClockTime_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[28]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[28]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[28]_i_1_n_0\
    );
\ClockTime_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[31]_i_5_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[29]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[29]_i_1_n_0\
    );
\ClockTime_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[4]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[2]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[2]_i_1_n_0\
    );
\ClockTime_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[31]_i_5_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[30]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[30]_i_1_n_0\
    );
\ClockTime_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \ClockTime_Second_DatReg[31]_i_4_n_0\,
      I1 => TimeAdjust_ValReg,
      I2 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[31]_i_1_n_0\
    );
\ClockTime_Second_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => plusOp(30),
      I1 => plusOp(31),
      O => \ClockTime_Second_DatReg[31]_i_10_n_0\
    );
\ClockTime_Second_DatReg[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => plusOp(10),
      I1 => plusOp(9),
      I2 => plusOp(11),
      I3 => plusOp(12),
      I4 => plusOp(13),
      O => \ClockTime_Second_DatReg[31]_i_11_n_0\
    );
\ClockTime_Second_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => plusOp(15),
      I1 => plusOp(14),
      O => \ClockTime_Second_DatReg[31]_i_12_n_0\
    );
\ClockTime_Second_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => plusOp(20),
      I1 => plusOp(19),
      O => \ClockTime_Second_DatReg[31]_i_13_n_0\
    );
\ClockTime_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[31]_i_5_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[31]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      O => \ClockTime_Second_DatReg[31]_i_2_n_0\
    );
\ClockTime_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SysRstN_RstIn,
      O => \ClockTime_Second_DatReg[31]_i_3_n_0\
    );
\ClockTime_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4445"
    )
        port map (
      I0 => plusOp(26),
      I1 => \ClockTime_Second_DatReg[31]_i_6_n_0\,
      I2 => \ClockTime_Second_DatReg[31]_i_7_n_0\,
      I3 => \ClockTime_Second_DatReg[31]_i_8_n_0\,
      I4 => \ClockTime_Second_DatReg[31]_i_9_n_0\,
      I5 => \ClockTime_Second_DatReg[31]_i_10_n_0\,
      O => \ClockTime_Second_DatReg[31]_i_4_n_0\
    );
\ClockTime_Second_DatReg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => plusOp(25),
      I1 => plusOp(23),
      I2 => plusOp(24),
      O => \ClockTime_Second_DatReg[31]_i_6_n_0\
    );
\ClockTime_Second_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA08"
    )
        port map (
      I0 => plusOp(17),
      I1 => \ClockTime_Second_DatReg[31]_i_11_n_0\,
      I2 => \ClockTime_Second_DatReg[31]_i_12_n_0\,
      I3 => plusOp(16),
      I4 => plusOp(18),
      I5 => \ClockTime_Second_DatReg[31]_i_13_n_0\,
      O => \ClockTime_Second_DatReg[31]_i_7_n_0\
    );
\ClockTime_Second_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => plusOp(22),
      I1 => plusOp(21),
      O => \ClockTime_Second_DatReg[31]_i_8_n_0\
    );
\ClockTime_Second_DatReg[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => plusOp(27),
      I1 => plusOp(28),
      I2 => plusOp(29),
      O => \ClockTime_Second_DatReg[31]_i_9_n_0\
    );
\ClockTime_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[4]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[3]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[3]_i_1_n_0\
    );
\ClockTime_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[4]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[4]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[4]_i_1_n_0\
    );
\ClockTime_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[8]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[5]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[5]_i_1_n_0\
    );
\ClockTime_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[8]_i_2_n_6\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[6]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[6]_i_1_n_0\
    );
\ClockTime_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[8]_i_2_n_5\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[7]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[7]_i_1_n_0\
    );
\ClockTime_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[8]_i_2_n_4\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[8]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[8]_i_1_n_0\
    );
\ClockTime_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ClockTime_Second_DatReg_reg[12]_i_2_n_7\,
      I1 => TimeAdjust_ValReg,
      I2 => \TimeAdjust_Second_DatReg_reg_n_0_[9]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \ClockTime_Second_DatReg[9]_i_1_n_0\
    );
\ClockTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[0]_i_1_n_0\,
      Q => \^clocktime_second_datout\(0)
    );
\ClockTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[10]_i_1_n_0\,
      Q => \^clocktime_second_datout\(10)
    );
\ClockTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[11]_i_1_n_0\,
      Q => \^clocktime_second_datout\(11)
    );
\ClockTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[12]_i_1_n_0\,
      Q => \^clocktime_second_datout\(12)
    );
\ClockTime_Second_DatReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[8]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[12]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[12]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[12]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[12]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[12]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[12]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[12]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(12 downto 9)
    );
\ClockTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[13]_i_1_n_0\,
      Q => \^clocktime_second_datout\(13)
    );
\ClockTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[14]_i_1_n_0\,
      Q => \^clocktime_second_datout\(14)
    );
\ClockTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[15]_i_1_n_0\,
      Q => \^clocktime_second_datout\(15)
    );
\ClockTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[16]_i_1_n_0\,
      Q => \^clocktime_second_datout\(16)
    );
\ClockTime_Second_DatReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[12]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[16]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[16]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[16]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[16]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[16]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[16]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[16]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(16 downto 13)
    );
\ClockTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[17]_i_1_n_0\,
      Q => \^clocktime_second_datout\(17)
    );
\ClockTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[18]_i_1_n_0\,
      Q => \^clocktime_second_datout\(18)
    );
\ClockTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[19]_i_1_n_0\,
      Q => \^clocktime_second_datout\(19)
    );
\ClockTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[1]_i_1_n_0\,
      Q => \^clocktime_second_datout\(1)
    );
\ClockTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[20]_i_1_n_0\,
      Q => \^clocktime_second_datout\(20)
    );
\ClockTime_Second_DatReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[16]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[20]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[20]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[20]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[20]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[20]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[20]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[20]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(20 downto 17)
    );
\ClockTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[21]_i_1_n_0\,
      Q => \^clocktime_second_datout\(21)
    );
\ClockTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[22]_i_1_n_0\,
      Q => \^clocktime_second_datout\(22)
    );
\ClockTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[23]_i_1_n_0\,
      Q => \^clocktime_second_datout\(23)
    );
\ClockTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[24]_i_1_n_0\,
      Q => \^clocktime_second_datout\(24)
    );
\ClockTime_Second_DatReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[20]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[24]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[24]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[24]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[24]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[24]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[24]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[24]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(24 downto 21)
    );
\ClockTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[25]_i_1_n_0\,
      Q => \^clocktime_second_datout\(25)
    );
\ClockTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[26]_i_1_n_0\,
      Q => \^clocktime_second_datout\(26)
    );
\ClockTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[27]_i_1_n_0\,
      Q => \^clocktime_second_datout\(27)
    );
\ClockTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[28]_i_1_n_0\,
      Q => \^clocktime_second_datout\(28)
    );
\ClockTime_Second_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[24]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[28]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[28]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[28]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[28]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[28]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(28 downto 25)
    );
\ClockTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[29]_i_1_n_0\,
      Q => \^clocktime_second_datout\(29)
    );
\ClockTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[2]_i_1_n_0\,
      Q => \^clocktime_second_datout\(2)
    );
\ClockTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[30]_i_1_n_0\,
      Q => \^clocktime_second_datout\(30)
    );
\ClockTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[31]_i_2_n_0\,
      Q => \^clocktime_second_datout\(31)
    );
\ClockTime_Second_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_ClockTime_Second_DatReg_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ClockTime_Second_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ClockTime_Second_DatReg_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \ClockTime_Second_DatReg_reg[31]_i_5_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[31]_i_5_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^clocktime_second_datout\(31 downto 29)
    );
\ClockTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[3]_i_1_n_0\,
      Q => \^clocktime_second_datout\(3)
    );
\ClockTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[4]_i_1_n_0\,
      Q => \^clocktime_second_datout\(4)
    );
\ClockTime_Second_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ClockTime_Second_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[4]_i_2_n_3\,
      CYINIT => \^clocktime_second_datout\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[4]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[4]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[4]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[4]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(4 downto 1)
    );
\ClockTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[5]_i_1_n_0\,
      Q => \^clocktime_second_datout\(5)
    );
\ClockTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[6]_i_1_n_0\,
      Q => \^clocktime_second_datout\(6)
    );
\ClockTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[7]_i_1_n_0\,
      Q => \^clocktime_second_datout\(7)
    );
\ClockTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[8]_i_1_n_0\,
      Q => \^clocktime_second_datout\(8)
    );
\ClockTime_Second_DatReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ClockTime_Second_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \ClockTime_Second_DatReg_reg[8]_i_2_n_0\,
      CO(2) => \ClockTime_Second_DatReg_reg[8]_i_2_n_1\,
      CO(1) => \ClockTime_Second_DatReg_reg[8]_i_2_n_2\,
      CO(0) => \ClockTime_Second_DatReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ClockTime_Second_DatReg_reg[8]_i_2_n_4\,
      O(2) => \ClockTime_Second_DatReg_reg[8]_i_2_n_5\,
      O(1) => \ClockTime_Second_DatReg_reg[8]_i_2_n_6\,
      O(0) => \ClockTime_Second_DatReg_reg[8]_i_2_n_7\,
      S(3 downto 0) => \^clocktime_second_datout\(8 downto 5)
    );
\ClockTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \ClockTime_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockTime_Second_DatReg[9]_i_1_n_0\,
      Q => \^clocktime_second_datout\(9)
    );
ClockTime_TimeJump_DatReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => TimeAdjust_ValReg,
      O => ClockTime_TimeJump_DatReg
    );
ClockTime_TimeJump_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => ClockTime_TimeJump_DatReg,
      Q => \^clocktime_timejump_datout\
    );
ClockTime_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      Q => \^clocktime_valout\
    );
\CountAdjust_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20D0"
    )
        port map (
      I0 => OffsetCount_CntReg1,
      I1 => CountAdjust_Sign_DatReg_i_2_n_0,
      I2 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I3 => CountAdjust_Sign_DatReg_i_3_n_0,
      O => \CountAdjust_Nanosecond_DatReg[0]_i_1_n_0\
    );
\CountAdjust_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000200"
    )
        port map (
      I0 => OffsetCount_CntReg1,
      I1 => CountAdjust_Sign_DatReg_i_2_n_0,
      I2 => CountAdjust_Sign_DatReg_i_3_n_0,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftSign_DatReg,
      I5 => OffsetSign_DatReg,
      O => \CountAdjust_Nanosecond_DatReg[1]_i_1_n_0\
    );
\CountAdjust_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CountAdjust_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \CountAdjust_Nanosecond_DatReg_reg_n_0_[0]\
    );
\CountAdjust_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \CountAdjust_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \CountAdjust_Nanosecond_DatReg_reg_n_0_[1]\
    );
CountAdjust_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0022000D000000"
    )
        port map (
      I0 => OffsetCount_CntReg1,
      I1 => CountAdjust_Sign_DatReg_i_2_n_0,
      I2 => CountAdjust_Sign_DatReg_i_3_n_0,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftSign_DatReg,
      I5 => OffsetSign_DatReg,
      O => CountAdjust_Sign_DatReg8_out
    );
CountAdjust_Sign_DatReg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[23]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[22]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[21]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[20]\,
      O => CountAdjust_Sign_DatReg_i_10_n_0
    );
CountAdjust_Sign_DatReg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[26]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[27]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[24]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[25]\,
      I4 => CountAdjust_Sign_DatReg_i_17_n_0,
      O => CountAdjust_Sign_DatReg_i_11_n_0
    );
CountAdjust_Sign_DatReg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[19]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[15]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[26]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[2]\,
      O => CountAdjust_Sign_DatReg_i_12_n_0
    );
CountAdjust_Sign_DatReg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[4]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[14]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[10]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[12]\,
      I4 => CountAdjust_Sign_DatReg_i_18_n_0,
      O => CountAdjust_Sign_DatReg_i_13_n_0
    );
CountAdjust_Sign_DatReg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[25]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[8]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[27]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[31]\,
      O => CountAdjust_Sign_DatReg_i_14_n_0
    );
CountAdjust_Sign_DatReg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[6]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[24]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[0]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[30]\,
      I4 => CountAdjust_Sign_DatReg_i_19_n_0,
      O => CountAdjust_Sign_DatReg_i_15_n_0
    );
CountAdjust_Sign_DatReg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[13]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[12]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[15]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[14]\,
      O => CountAdjust_Sign_DatReg_i_16_n_0
    );
CountAdjust_Sign_DatReg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[30]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[29]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[31]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[28]\,
      O => CountAdjust_Sign_DatReg_i_17_n_0
    );
CountAdjust_Sign_DatReg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[23]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[17]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[21]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[9]\,
      O => CountAdjust_Sign_DatReg_i_18_n_0
    );
CountAdjust_Sign_DatReg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[20]\,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[16]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[18]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[1]\,
      O => CountAdjust_Sign_DatReg_i_19_n_0
    );
CountAdjust_Sign_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_7_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_8_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_9_n_0\,
      I3 => \OffsetInterval_DatReg[31]_i_10_n_0\,
      I4 => TimeAdjust_ValReg_i_3_n_0,
      O => CountAdjust_Sign_DatReg_i_2_n_0
    );
CountAdjust_Sign_DatReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F44FFFF"
    )
        port map (
      I0 => CountAdjust_Sign_DatReg_i_4_n_0,
      I1 => CountAdjust_Sign_DatReg_i_5_n_0,
      I2 => CountAdjust_Sign_DatReg_i_6_n_0,
      I3 => CountAdjust_Sign_DatReg_i_7_n_0,
      I4 => CountAdjust_ValReg367_in,
      O => CountAdjust_Sign_DatReg_i_3_n_0
    );
CountAdjust_Sign_DatReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CountAdjust_Sign_DatReg_i_8_n_0,
      I1 => \DriftInterval_DatReg_reg_n_0_[2]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[1]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[3]\,
      I4 => \DriftInterval_DatReg_reg_n_0_[0]\,
      I5 => CountAdjust_Sign_DatReg_i_9_n_0,
      O => CountAdjust_Sign_DatReg_i_4_n_0
    );
CountAdjust_Sign_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CountAdjust_Sign_DatReg_i_10_n_0,
      I1 => \DriftInterval_DatReg_reg_n_0_[18]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[17]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[19]\,
      I4 => \DriftInterval_DatReg_reg_n_0_[16]\,
      I5 => CountAdjust_Sign_DatReg_i_11_n_0,
      O => CountAdjust_Sign_DatReg_i_5_n_0
    );
CountAdjust_Sign_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CountAdjust_Sign_DatReg_i_12_n_0,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[28]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[13]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[11]\,
      I4 => \DriftNanosecond_DatReg_reg_n_0_[7]\,
      I5 => CountAdjust_Sign_DatReg_i_13_n_0,
      O => CountAdjust_Sign_DatReg_i_6_n_0
    );
CountAdjust_Sign_DatReg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CountAdjust_Sign_DatReg_i_14_n_0,
      I1 => \DriftNanosecond_DatReg_reg_n_0_[29]\,
      I2 => \DriftNanosecond_DatReg_reg_n_0_[5]\,
      I3 => \DriftNanosecond_DatReg_reg_n_0_[22]\,
      I4 => \DriftNanosecond_DatReg_reg_n_0_[3]\,
      I5 => CountAdjust_Sign_DatReg_i_15_n_0,
      O => CountAdjust_Sign_DatReg_i_7_n_0
    );
CountAdjust_Sign_DatReg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[7]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[6]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[5]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[4]\,
      O => CountAdjust_Sign_DatReg_i_8_n_0
    );
CountAdjust_Sign_DatReg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[10]\,
      I1 => \DriftInterval_DatReg_reg_n_0_[11]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[8]\,
      I3 => \DriftInterval_DatReg_reg_n_0_[9]\,
      I4 => CountAdjust_Sign_DatReg_i_16_n_0,
      O => CountAdjust_Sign_DatReg_i_9_n_0
    );
CountAdjust_Sign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => CountAdjust_Sign_DatReg8_out,
      Q => CountAdjust_Sign_DatReg_reg_n_0
    );
CountAdjust_ValReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F0"
    )
        port map (
      I0 => OffsetCount_CntReg1,
      I1 => CountAdjust_Sign_DatReg_i_2_n_0,
      I2 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I3 => CountAdjust_Sign_DatReg_i_3_n_0,
      O => CountAdjust_ValReg7_out
    );
CountAdjust_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => CountAdjust_ValReg7_out,
      Q => CountAdjust_ValReg_reg_n_0
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DriftAdjustmentMux_Interval_DatReg(0),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(9),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(10),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(10),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(11),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(11),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(12),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(12),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(13),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(13),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(14),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(14),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(15),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(15),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(16),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(16),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(17),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(17),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(18),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(18),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(19),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(0),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(1),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(19),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(20),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(20),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(21),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(21),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(22),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(22),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(23),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(23),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(24),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(24),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(25),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(25),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(26),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(26),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(27),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(27),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(28),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(28),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(29),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(1),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(2),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(29),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(30),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(30),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(31),
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(31),
      I1 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I2 => StartCalcDriftInterval_EvtReg,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(32),
      I1 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I2 => StartCalcDriftInterval_EvtReg,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(34),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(33),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(35),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(36),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(37),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I1 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(34),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(38),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(37),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(39),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(38),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(2),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(3),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(40),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(39),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(41),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(39),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(38),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(37),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(42),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(41),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(43),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(42),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(44),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(43),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(45),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(43),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(42),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(41),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(46),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(45),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(47),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(46),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(48),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(47),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(49),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(47),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(46),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(45),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(3),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(4),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(50),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(49),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(51),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(50),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(52),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(51),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(53),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(51),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(50),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(49),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(54),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(53),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(55),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(54),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(56),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(55),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(57),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(55),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(54),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(53),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(58),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(57),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(59),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(58),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(4),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(5),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(60),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(59),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(61),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(59),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(58),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(57),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_i_4_n_0,
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => CalcDriftInterval_StaReg_reg_n_0,
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(55),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(61),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(62),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(59),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(57),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(58),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(55),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(54),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(53),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(51),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(50),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(49),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(47),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalExtend_DatReg0(62),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(61),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcDriftInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(53),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(54),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(51),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(49),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(50),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(47),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(46),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(45),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(43),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(42),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(41),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(39),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(45),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(46),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(43),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(41),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(42),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(39),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(38),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(37),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I1 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(35),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I1 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(32),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(31),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(37),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(38),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I2 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I1 => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\,
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(31),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(32),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(30),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(29),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(28),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(27),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(26),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(25),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(24),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(23),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(29),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(30),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(27),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(28),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(25),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(26),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(61),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(23),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(24),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(22),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(21),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(20),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(19),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(18),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(17),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(16),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(15),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(21),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(22),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(19),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(20),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(17),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(18),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(15),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(16),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(14),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(13),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(12),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(11),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(10),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(9),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(8),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(7),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(13),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(14),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(11),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(12),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(9),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(10),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(7),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(8),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(6),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(5),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(62),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(61),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(4),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(3),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(2),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(1),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(5),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(6),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(3),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(4),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(1),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(2),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(0),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(59),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(58),
      I1 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(57),
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(5),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(6),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(6),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(7),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(7),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(8),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(8),
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => DriftAdjustmentMux_Interval_DatReg(9),
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(0)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(10)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(11)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(12)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(13)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(14)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(15)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(16)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(17)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(18)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(19)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(1)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(20)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(21)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(22)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(23)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(24)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(25)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(26)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(27)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(28)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(29)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(2)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(30)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(31)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(32)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(33)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(34)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(35)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(37)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(36 downto 33),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(37 downto 34),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(38)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(39)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(3)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(41)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(40 downto 37),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(41 downto 38),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(42)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(43)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(45)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(44 downto 41),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(45 downto 42),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(46)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(47)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(49)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(48 downto 45),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(49 downto 46),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(4)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(50)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(51)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(53)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(52 downto 49),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(53 downto 50),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(54)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(55)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(57)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(56 downto 53),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(57 downto 54),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(58)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(59)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(5)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(61)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(60 downto 57),
      O(3 downto 0) => DriftAdjustmentMux_IntervalExtend_DatReg0(61 downto 58),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(62)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\,
      CO(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => DriftAdjustmentMux_IntervalExtend_DatReg0(62),
      S(3 downto 1) => B"000",
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\,
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\,
      CO(2) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_1\,
      CO(1) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_2\,
      CO(0) => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\,
      DI(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\,
      DI(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\,
      DI(0) => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(0),
      O(3 downto 0) => \NLW_DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\,
      S(2) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\,
      S(1) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\,
      S(0) => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(6)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(7)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(8)
    );
\DriftAdjustmentMux_IntervalExtend_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustmentMux_IntervalExtend_DatReg__0\(9)
    );
\DriftAdjustmentMux_Interval_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[0]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(0),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(0),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[0]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[0]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(0),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(0),
      I5 => DriftAdjustmentIn3_Interval_DatIn(0),
      O => \DriftAdjustmentMux_Interval_DatReg[0]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[10]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[10]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(10),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(10),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[10]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[10]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(10),
      I5 => DriftAdjustmentIn3_Interval_DatIn(10),
      O => \DriftAdjustmentMux_Interval_DatReg[10]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[11]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[11]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(11),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(11),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[11]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[11]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(11),
      I5 => DriftAdjustmentIn3_Interval_DatIn(11),
      O => \DriftAdjustmentMux_Interval_DatReg[11]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[12]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[12]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(12),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(12),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[12]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[12]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(12),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(12),
      I5 => DriftAdjustmentIn3_Interval_DatIn(12),
      O => \DriftAdjustmentMux_Interval_DatReg[12]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[13]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(13),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(13),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[13]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[13]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(13),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(13),
      I5 => DriftAdjustmentIn3_Interval_DatIn(13),
      O => \DriftAdjustmentMux_Interval_DatReg[13]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[14]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[14]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Interval_DatReg[14]_i_3_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I2 => DriftAdjustmentIn5_Interval_DatIn(14),
      I3 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I4 => DriftAdjustmentIn4_Interval_DatIn(14),
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[14]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Interval_DatIn(14),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Interval_DatIn(14),
      I4 => DriftAdjustmentIn3_Interval_DatIn(14),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[14]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[15]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[15]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(15),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(15),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[15]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[15]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(15),
      I5 => DriftAdjustmentIn3_Interval_DatIn(15),
      O => \DriftAdjustmentMux_Interval_DatReg[15]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[16]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[16]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(16),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(16),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[16]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[16]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(16),
      I5 => DriftAdjustmentIn3_Interval_DatIn(16),
      O => \DriftAdjustmentMux_Interval_DatReg[16]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[17]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[17]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(17),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(17),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[17]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[17]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(17),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(17),
      I5 => DriftAdjustmentIn3_Interval_DatIn(17),
      O => \DriftAdjustmentMux_Interval_DatReg[17]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[18]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[18]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(18),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(18),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[18]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[18]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(18),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(18),
      I5 => DriftAdjustmentIn3_Interval_DatIn(18),
      O => \DriftAdjustmentMux_Interval_DatReg[18]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[19]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(19),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(19),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[19]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[19]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(19),
      I5 => DriftAdjustmentIn3_Interval_DatIn(19),
      O => \DriftAdjustmentMux_Interval_DatReg[19]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[1]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[1]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(1),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(1),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[1]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[1]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(1),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(1),
      I5 => DriftAdjustmentIn3_Interval_DatIn(1),
      O => \DriftAdjustmentMux_Interval_DatReg[1]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[20]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[20]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(20),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(20),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[20]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[20]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(20),
      I5 => DriftAdjustmentIn3_Interval_DatIn(20),
      O => \DriftAdjustmentMux_Interval_DatReg[20]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[21]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[21]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(21),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(21),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[21]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[21]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(21),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(21),
      I5 => DriftAdjustmentIn3_Interval_DatIn(21),
      O => \DriftAdjustmentMux_Interval_DatReg[21]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[22]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[22]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Interval_DatReg[22]_i_3_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Interval_DatIn(22),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Interval_DatIn(22),
      O => \DriftAdjustmentMux_Interval_DatReg[22]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Interval_DatIn(22),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Interval_DatIn(22),
      I4 => DriftAdjustmentIn3_Interval_DatIn(22),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[22]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[23]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Interval_DatIn(23),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Interval_DatIn(23),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Interval_DatReg[23]_i_3_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[23]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(23),
      I5 => DriftAdjustmentIn3_Interval_DatIn(23),
      O => \DriftAdjustmentMux_Interval_DatReg[23]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[24]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[24]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(24),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(24),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[24]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[24]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(24),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(24),
      I5 => DriftAdjustmentIn3_Interval_DatIn(24),
      O => \DriftAdjustmentMux_Interval_DatReg[24]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[25]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[25]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(25),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(25),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[25]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[25]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(25),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(25),
      I5 => DriftAdjustmentIn3_Interval_DatIn(25),
      O => \DriftAdjustmentMux_Interval_DatReg[25]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[26]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[26]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(26),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(26),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[26]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[26]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(26),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(26),
      I5 => DriftAdjustmentIn3_Interval_DatIn(26),
      O => \DriftAdjustmentMux_Interval_DatReg[26]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[27]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Interval_DatIn(27),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Interval_DatIn(27),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Interval_DatReg[27]_i_3_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[27]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(27),
      I5 => DriftAdjustmentIn3_Interval_DatIn(27),
      O => \DriftAdjustmentMux_Interval_DatReg[27]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[28]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[28]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Interval_DatIn(28),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Interval_DatIn(28),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Interval_DatReg[28]_i_3_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[28]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(28),
      I5 => DriftAdjustmentIn3_Interval_DatIn(28),
      O => \DriftAdjustmentMux_Interval_DatReg[28]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[29]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[29]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(29),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(29),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[29]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[29]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(29),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(29),
      I5 => DriftAdjustmentIn3_Interval_DatIn(29),
      O => \DriftAdjustmentMux_Interval_DatReg[29]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[2]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[2]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(2),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(2),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[2]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[2]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(2),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(2),
      I5 => DriftAdjustmentIn3_Interval_DatIn(2),
      O => \DriftAdjustmentMux_Interval_DatReg[2]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[30]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[30]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Interval_DatReg[30]_i_3_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Interval_DatIn(30),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Interval_DatIn(30),
      O => \DriftAdjustmentMux_Interval_DatReg[30]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Interval_DatIn(30),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Interval_DatIn(30),
      I4 => DriftAdjustmentIn3_Interval_DatIn(30),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[30]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[31]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[31]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(31),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(31),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[31]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[31]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(31),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(31),
      I5 => DriftAdjustmentIn3_Interval_DatIn(31),
      O => \DriftAdjustmentMux_Interval_DatReg[31]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[3]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[3]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(3),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(3),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[3]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[3]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(3),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(3),
      I5 => DriftAdjustmentIn3_Interval_DatIn(3),
      O => \DriftAdjustmentMux_Interval_DatReg[3]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[4]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[4]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(4),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(4),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[4]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[4]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(4),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(4),
      I5 => DriftAdjustmentIn3_Interval_DatIn(4),
      O => \DriftAdjustmentMux_Interval_DatReg[4]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[5]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[5]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(5),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(5),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[5]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[5]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(5),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(5),
      I5 => DriftAdjustmentIn3_Interval_DatIn(5),
      O => \DriftAdjustmentMux_Interval_DatReg[5]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[6]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[6]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Interval_DatReg[6]_i_3_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I2 => DriftAdjustmentIn5_Interval_DatIn(6),
      I3 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I4 => DriftAdjustmentIn4_Interval_DatIn(6),
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[6]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Interval_DatIn(6),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Interval_DatIn(6),
      I4 => DriftAdjustmentIn3_Interval_DatIn(6),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[6]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[7]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[7]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(7),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(7),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[7]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[7]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(7),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(7),
      I5 => DriftAdjustmentIn3_Interval_DatIn(7),
      O => \DriftAdjustmentMux_Interval_DatReg[7]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \ClockDriftAdjInterval_DatReg_reg_n_0_[8]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I3 => \DriftAdjustmentMux_Interval_DatReg[8]_i_2_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_Interval_DatIn(8),
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_Interval_DatIn(8),
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => \DriftAdjustmentMux_Interval_DatReg[8]_i_3_n_0\,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => \DriftAdjustmentMux_Interval_DatReg[8]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(8),
      I5 => DriftAdjustmentIn3_Interval_DatIn(8),
      O => \DriftAdjustmentMux_Interval_DatReg[8]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I1 => \DriftAdjustmentMux_Interval_DatReg[9]_i_2_n_0\,
      I2 => \ClockDriftAdjInterval_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Interval_DatIn(9),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Interval_DatIn(9),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Interval_DatReg[9]_i_3_n_0\,
      O => \DriftAdjustmentMux_Interval_DatReg[9]_i_2_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Interval_DatIn(9),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Interval_DatIn(9),
      I5 => DriftAdjustmentIn3_Interval_DatIn(9),
      O => \DriftAdjustmentMux_Interval_DatReg[9]_i_3_n_0\
    );
\DriftAdjustmentMux_Interval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[0]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(0)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[10]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(10)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[11]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(11)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[12]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(12)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[13]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(13)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[14]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(14)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[15]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(15)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[16]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(16)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[17]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(17)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[18]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(18)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[19]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(19)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[1]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(1)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[20]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(20)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[21]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(21)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[22]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(22)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[23]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(23)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[24]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(24)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[25]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(25)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[26]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(26)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[27]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(27)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[28]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(28)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[29]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(29)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[2]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(2)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[30]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(30)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[31]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(31)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[3]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(3)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[4]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(4)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[5]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(5)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[6]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(6)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[7]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(7)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[8]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(8)
    );
\DriftAdjustmentMux_Interval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Interval_DatReg[9]_i_1_n_0\,
      Q => DriftAdjustmentMux_Interval_DatReg(9)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(0),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[0]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(10),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_5\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(11),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(11),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(11),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_26_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(9),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(9),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(11),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(11),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(10),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(10),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_29_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(9),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(9),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(9),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(8),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(8),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_30_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(10),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(10),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(8),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(8),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      O => p_0_in(11)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      O => p_0_in(10)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      O => p_0_in(8)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(12),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_7\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(13),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_6\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(14),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[14]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_5\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(15),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(15),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(15),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_26_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(13),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(13),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0707"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(15),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(15),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_29_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(14),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(14),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(13),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(13),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(13),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_30_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(12),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(12),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(14),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(14),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(14),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(12),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(12),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(12),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      O => p_0_in(15)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      O => p_0_in(14)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      O => p_0_in(13)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      O => p_0_in(12)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(16),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_7\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(17),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_6\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(18),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_5\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(19),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(19),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(19),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_26_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(17),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(17),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0707"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(19),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(19),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(18),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(18),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_29_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(17),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(17),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(17),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(16),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(16),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_30_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(18),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(18),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(18),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(16),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(16),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      O => p_0_in(19)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      O => p_0_in(18)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      O => p_0_in(17)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      O => p_0_in(16)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(1),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_6\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(20),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[20]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(21),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_6\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(22),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_5\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(23),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(23),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(23),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_17_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(21),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(21),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_18_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_19_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(23),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(23),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_20_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(22),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(22),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(21),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(21),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(21),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(20),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(20),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_21_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(22),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(22),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(22),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(20),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(20),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      O => p_0_in(23)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      O => p_0_in(22)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      O => p_0_in(21)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      O => p_0_in(20)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(24),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[24]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(25),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(26),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      O => p_0_in(27)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      O => p_0_in(26)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      O => p_0_in(25)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      O => p_0_in(24)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      I3 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I4 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(27),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(30),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(31),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(27),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(27),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[26]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_26_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(25),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(25),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(27),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(27),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_29_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(26),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(26),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(25),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(25),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(25),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(24),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(24),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_30_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(26),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(26),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(26),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(24),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(24),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(24),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_5_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_6_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_7_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(28),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_4_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[28]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30),
      I1 => p_0_in(30),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => data0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I4 => DriftAdjustmentMux_Nanosecond_DatReg2(30),
      I5 => DriftAdjustmentMux_Nanosecond_DatReg2(31),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(23),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(24),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(25),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(22),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(21),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A888888888"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_19_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(18),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(16),
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_20_n_0\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_21_n_0\,
      I5 => DriftAdjustmentMux_Nanosecond_DatReg2(17),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(27),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(28),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(29),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(30),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(30),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(30),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(20),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(19),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(12),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(13),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(9),
      I3 => DriftAdjustmentMux_Nanosecond_DatReg2(10),
      I4 => DriftAdjustmentMux_Nanosecond_DatReg2(11),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(15),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(14),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEAAAAAAAA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_13_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_14_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_15_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_16_n_0\,
      I4 => DriftAdjustmentMux_Nanosecond_DatReg2(26),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_17_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_4_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => data16(6),
      I1 => data16(7),
      I2 => data16(4),
      I3 => data16(5),
      I4 => TimeAdjustmentMux_ValReg_i_4_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_18_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(30),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(30),
      O => p_0_in(30)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      O => p_0_in(29)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      O => p_0_in(28)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(31),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_6\,
      I3 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I4 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(29),
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(30),
      I2 => DriftAdjustmentMux_Nanosecond_DatReg2(31),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => data0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(2),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[2]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_5\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_5\,
      I4 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_i_4_n_0,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30),
      I1 => p_0_in(30),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(29),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(29),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_17_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(31),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(31),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_18_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(29),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(29),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(29),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(28),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(28),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_19_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(31),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(31),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(31),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(28),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(28),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_4\,
      I4 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Sign_DatIn,
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Sign_DatIn,
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Sign_DatIn,
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Sign_DatIn,
      I5 => DriftAdjustmentIn3_Sign_DatIn,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_5_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30),
      I2 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_6_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_7_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(31),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(3),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(3),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(3),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_26_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(1),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(1),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(3),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(3),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(3),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(2),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(2),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_29_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(1),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(1),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(1),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(0),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(0),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_30_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(2),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(2),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(2),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(0),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(0),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(0),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      O => p_0_in(2)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      O => p_0_in(0)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(4),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[4]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(5),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_6\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(6),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[6]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_5\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(7),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_10_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(7),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(7),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_25_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_26_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(5),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(5),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_27_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_28_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_17_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_18_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1515"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5),
      I4 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_19_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4),
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_21_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_22_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_23_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(7),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(7),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(7),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_25_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_29_n_0\,
      I2 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I3 => DriftAdjustmentIn5_Nanosecond_DatIn(6),
      I4 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I5 => DriftAdjustmentIn4_Nanosecond_DatIn(6),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_26_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(5),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(5),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(5),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_27_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_7_n_0,
      I1 => DriftAdjustmentIn5_Nanosecond_DatIn(4),
      I2 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I3 => DriftAdjustmentIn4_Nanosecond_DatIn(4),
      I4 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_30_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_28_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DriftAdjustmentIn1_Nanosecond_DatIn(6),
      I1 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I3 => DriftAdjustmentIn2_Nanosecond_DatIn(6),
      I4 => DriftAdjustmentIn3_Nanosecond_DatIn(6),
      I5 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_29_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_4\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_Nanosecond_DatIn(4),
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_Nanosecond_DatIn(4),
      I5 => DriftAdjustmentIn3_Nanosecond_DatIn(4),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_30_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      O => p_0_in(6)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      O => p_0_in(4)
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7),
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_8_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_9_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000E0E00000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Nanosecond_DatReg2(8),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\,
      I3 => \ClockDriftAdjValue_DatReg_reg_n_0_[8]\,
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_7\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AE000000AE00"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => DriftAdjustmentMux_Nanosecond_DatReg2(9),
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I5 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_6\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_17_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_18_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_19_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_20_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_21_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_22_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_23_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(11 downto 8),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(11 downto 8),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_17_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_18_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_19_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_20_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_21_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_22_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_23_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(15 downto 12),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(15 downto 12),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_17_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_18_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_19_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_20_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_21_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_22_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_23_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(19 downto 16),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(19 downto 16),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(23 downto 20),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(23 downto 20),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(27 downto 24),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(27 downto 24),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[26]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_5_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_6_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_7_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_8_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_9_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_10_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_11_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[19]_i_12_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_13_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_14_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_15_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_16_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_4_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_17_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_18_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_19_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_20_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[26]_i_3_n_0\,
      CO(3) => \NLW_DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_0_in(30 downto 28),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(31 downto 28),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_9_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_10_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_11_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_6_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_7_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_8_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[31]_i_4_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_9_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_10_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_11_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_12_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_17_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_18_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_19_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_20_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_21_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_22_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_23_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(3 downto 0),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_12_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_17_n_0\,
      DI(2) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_18_n_0\,
      DI(1) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_19_n_0\,
      DI(0) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_20_n_0\,
      O(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_4\,
      O(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_5\,
      O(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_6\,
      O(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_12_n_7\,
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_21_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_22_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_23_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_24_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentMux_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \DriftAdjustmentMux_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => DriftAdjustmentMux_Nanosecond_DatReg2(7 downto 4),
      S(3) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_8_n_0\,
      S(2) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_9_n_0\,
      S(1) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_10_n_0\,
      S(0) => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_11_n_0\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\
    );
\DriftAdjustmentMux_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\
    );
\DriftAdjustmentMux_PeriodExtend_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      Q => \DriftAdjustmentMux_PeriodExtend_DatReg_reg_n_0_[36]\
    );
DriftAdjustmentMux_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D800D800DD008800"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => data0,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I4 => DriftAdjustmentOld_Sign_DatReg_reg_n_0,
      I5 => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      O => DriftAdjustmentMux_Sign_DatReg29_out
    );
DriftAdjustmentMux_Sign_DatReg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26),
      O => DriftAdjustmentMux_Sign_DatReg_i_10_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24),
      O => DriftAdjustmentMux_Sign_DatReg_i_11_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_13_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_14_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F800F800F8F8FF"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_15_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_16_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_12_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[23]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_13_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22),
      O => DriftAdjustmentMux_Sign_DatReg_i_17_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_14_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[21]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[23]_i_15_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20),
      O => DriftAdjustmentMux_Sign_DatReg_i_18_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F807F8070000"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_13_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18),
      O => DriftAdjustmentMux_Sign_DatReg_i_19_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[19]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16),
      O => DriftAdjustmentMux_Sign_DatReg_i_20_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_22_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F8F8F8F8FF"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13),
      O => DriftAdjustmentMux_Sign_DatReg_i_23_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_24_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EAEAEAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9),
      O => DriftAdjustmentMux_Sign_DatReg_i_25_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[15]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14),
      O => DriftAdjustmentMux_Sign_DatReg_i_26_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F807F8070000"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I1 => \ClockDriftAdjValue_DatReg_reg_n_0_[13]\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_15_n_0\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[15]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12),
      O => DriftAdjustmentMux_Sign_DatReg_i_27_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[11]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10),
      O => DriftAdjustmentMux_Sign_DatReg_i_28_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[11]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8),
      O => DriftAdjustmentMux_Sign_DatReg_i_29_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EAEAEAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7),
      O => DriftAdjustmentMux_Sign_DatReg_i_30_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_31_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EAEAEAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3),
      O => DriftAdjustmentMux_Sign_DatReg_i_32_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_33_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[7]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6),
      O => DriftAdjustmentMux_Sign_DatReg_i_34_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[5]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[7]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4),
      O => DriftAdjustmentMux_Sign_DatReg_i_35_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2),
      O => DriftAdjustmentMux_Sign_DatReg_i_36_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_15_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[3]_i_16_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0),
      O => DriftAdjustmentMux_Sign_DatReg_i_37_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30),
      I2 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(31),
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_4_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_5_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EAEAEAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_21_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[27]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_22_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27),
      O => DriftAdjustmentMux_Sign_DatReg_i_6_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00EA00EAEAFF"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_23_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[25]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25),
      I4 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24),
      I5 => \DriftAdjustmentMux_Nanosecond_DatReg[27]_i_24_n_0\,
      O => DriftAdjustmentMux_Sign_DatReg_i_7_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(31),
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_15_n_0\,
      I2 => p_0_in(30),
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30),
      O => DriftAdjustmentMux_Sign_DatReg_i_8_n_0
    );
DriftAdjustmentMux_Sign_DatReg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => \ClockDriftAdjValue_DatReg_reg_n_0_[29]\,
      I3 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29),
      I4 => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_14_n_0\,
      I5 => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28),
      O => DriftAdjustmentMux_Sign_DatReg_i_9_n_0
    );
DriftAdjustmentMux_Sign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => DriftAdjustmentMux_Sign_DatReg29_out,
      Q => DriftAdjustmentMux_Sign_DatReg_reg_n_0
    );
DriftAdjustmentMux_Sign_DatReg_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_0,
      CO(3) => DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_0,
      CO(2) => DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_1,
      CO(1) => DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_2,
      CO(0) => DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentMux_Sign_DatReg_i_22_n_0,
      DI(2) => DriftAdjustmentMux_Sign_DatReg_i_23_n_0,
      DI(1) => DriftAdjustmentMux_Sign_DatReg_i_24_n_0,
      DI(0) => DriftAdjustmentMux_Sign_DatReg_i_25_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentMux_Sign_DatReg_i_26_n_0,
      S(2) => DriftAdjustmentMux_Sign_DatReg_i_27_n_0,
      S(1) => DriftAdjustmentMux_Sign_DatReg_i_28_n_0,
      S(0) => DriftAdjustmentMux_Sign_DatReg_i_29_n_0
    );
DriftAdjustmentMux_Sign_DatReg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_0,
      CO(3) => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_0,
      CO(2) => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_1,
      CO(1) => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_2,
      CO(0) => DriftAdjustmentMux_Sign_DatReg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentMux_Sign_DatReg_i_4_n_0,
      DI(2) => DriftAdjustmentMux_Sign_DatReg_i_5_n_0,
      DI(1) => DriftAdjustmentMux_Sign_DatReg_i_6_n_0,
      DI(0) => DriftAdjustmentMux_Sign_DatReg_i_7_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentMux_Sign_DatReg_i_8_n_0,
      S(2) => DriftAdjustmentMux_Sign_DatReg_i_9_n_0,
      S(1) => DriftAdjustmentMux_Sign_DatReg_i_10_n_0,
      S(0) => DriftAdjustmentMux_Sign_DatReg_i_11_n_0
    );
DriftAdjustmentMux_Sign_DatReg_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_0,
      CO(2) => DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_1,
      CO(1) => DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_2,
      CO(0) => DriftAdjustmentMux_Sign_DatReg_reg_i_21_n_3,
      CYINIT => '1',
      DI(3) => DriftAdjustmentMux_Sign_DatReg_i_30_n_0,
      DI(2) => DriftAdjustmentMux_Sign_DatReg_i_31_n_0,
      DI(1) => DriftAdjustmentMux_Sign_DatReg_i_32_n_0,
      DI(0) => DriftAdjustmentMux_Sign_DatReg_i_33_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentMux_Sign_DatReg_i_34_n_0,
      S(2) => DriftAdjustmentMux_Sign_DatReg_i_35_n_0,
      S(1) => DriftAdjustmentMux_Sign_DatReg_i_36_n_0,
      S(0) => DriftAdjustmentMux_Sign_DatReg_i_37_n_0
    );
DriftAdjustmentMux_Sign_DatReg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentMux_Sign_DatReg_reg_i_12_n_0,
      CO(3) => DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_0,
      CO(2) => DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_1,
      CO(1) => DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_2,
      CO(0) => DriftAdjustmentMux_Sign_DatReg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentMux_Sign_DatReg_i_13_n_0,
      DI(2) => DriftAdjustmentMux_Sign_DatReg_i_14_n_0,
      DI(1) => DriftAdjustmentMux_Sign_DatReg_i_15_n_0,
      DI(0) => DriftAdjustmentMux_Sign_DatReg_i_16_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentMux_Sign_DatReg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentMux_Sign_DatReg_i_17_n_0,
      S(2) => DriftAdjustmentMux_Sign_DatReg_i_18_n_0,
      S(1) => DriftAdjustmentMux_Sign_DatReg_i_19_n_0,
      S(0) => DriftAdjustmentMux_Sign_DatReg_i_20_n_0
    );
DriftAdjustmentMux_ValReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_2_n_0,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => p_3_in,
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      O => DriftAdjustmentMux_ValReg
    );
DriftAdjustmentMux_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => DriftAdjustmentIn5_ValIn,
      I1 => DriftAdjustmentMux_ValReg_i_4_n_0,
      I2 => DriftAdjustmentIn4_ValIn,
      I3 => DriftAdjustmentMux_ValReg_i_5_n_0,
      I4 => DriftAdjustmentMux_ValReg_i_6_n_0,
      I5 => DriftAdjustmentMux_ValReg_i_7_n_0,
      O => DriftAdjustmentMux_ValReg_i_2_n_0
    );
DriftAdjustmentMux_ValReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => data16(6),
      I1 => data16(7),
      I2 => data16(4),
      I3 => data16(5),
      I4 => TimeAdjustmentMux_ValReg_i_4_n_0,
      O => DriftAdjustmentMux_ValReg_i_3_n_0
    );
DriftAdjustmentMux_ValReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => data16(0),
      I1 => data16(1),
      I2 => data16(2),
      O => DriftAdjustmentMux_ValReg_i_4_n_0
    );
DriftAdjustmentMux_ValReg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data16(2),
      I1 => data16(1),
      O => DriftAdjustmentMux_ValReg_i_5_n_0
    );
DriftAdjustmentMux_ValReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep_n_0\,
      I1 => DriftAdjustmentIn1_ValIn,
      I2 => \ClockSelect_DatReg_reg[0]_rep_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep_n_0\,
      I4 => DriftAdjustmentIn2_ValIn,
      I5 => DriftAdjustmentIn3_ValIn,
      O => DriftAdjustmentMux_ValReg_i_6_n_0
    );
DriftAdjustmentMux_ValReg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data16(6),
      I1 => data16(3),
      I2 => data16(5),
      I3 => data16(7),
      I4 => data16(4),
      O => DriftAdjustmentMux_ValReg_i_7_n_0
    );
DriftAdjustmentMux_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => DriftAdjustmentMux_ValReg,
      Q => DriftAdjustmentMux_ValReg_reg_n_0
    );
\DriftAdjustmentOld_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[31]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentOld_Nanosecond_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(0)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(10)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(11)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(12)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(13)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(14)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(15)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(16)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(17)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(18)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(19)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(1)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(20)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(21)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(22)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(23)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(24)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(25)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(26)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(27)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(28)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(29)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(2)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(30)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(31)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(3)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(4)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(5)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(6)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(7)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(8)
    );
\DriftAdjustmentOld_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftAdjustmentOld_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustmentOld_Nanosecond_DatReg__0\(9)
    );
DriftAdjustmentOld_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFF00FF00FF"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_2_n_0,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => p_3_in,
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => DriftAdjustmentMux_ValReg_reg_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => DriftAdjustmentOld_Sign_DatReg_i_1_n_0
    );
DriftAdjustmentOld_Sign_DatReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I1 => DriftAdjustmentMux_Sign_DatReg_reg_n_0,
      O => DriftAdjustmentOld_Sign_DatReg
    );
DriftAdjustmentOld_Sign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentOld_Sign_DatReg_i_1_n_0,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => DriftAdjustmentOld_Sign_DatReg,
      Q => DriftAdjustmentOld_Sign_DatReg_reg_n_0
    );
\DriftCount_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[0]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[0]_i_1_n_0\
    );
\DriftCount_CntReg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(0),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(0),
      O => \DriftCount_CntReg[0]_i_2_n_0\
    );
\DriftCount_CntReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[10]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[10]_i_1_n_0\
    );
\DriftCount_CntReg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(10),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(10),
      O => \DriftCount_CntReg[10]_i_2_n_0\
    );
\DriftCount_CntReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[11]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[11]_i_1_n_0\
    );
\DriftCount_CntReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(10),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftCount_CntReg[11]_i_10_n_0\
    );
\DriftCount_CntReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(9),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftCount_CntReg[11]_i_11_n_0\
    );
\DriftCount_CntReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(8),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftCount_CntReg[11]_i_12_n_0\
    );
\DriftCount_CntReg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(11),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(11),
      O => \DriftCount_CntReg[11]_i_2_n_0\
    );
\DriftCount_CntReg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[11]\,
      I1 => CountAdjust_ValReg4(11),
      O => \DriftCount_CntReg[11]_i_5_n_0\
    );
\DriftCount_CntReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[10]\,
      I1 => CountAdjust_ValReg4(10),
      O => \DriftCount_CntReg[11]_i_6_n_0\
    );
\DriftCount_CntReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[9]\,
      I1 => CountAdjust_ValReg4(9),
      O => \DriftCount_CntReg[11]_i_7_n_0\
    );
\DriftCount_CntReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[8]\,
      I1 => CountAdjust_ValReg4(8),
      O => \DriftCount_CntReg[11]_i_8_n_0\
    );
\DriftCount_CntReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(11),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftCount_CntReg[11]_i_9_n_0\
    );
\DriftCount_CntReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[12]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[12]_i_1_n_0\
    );
\DriftCount_CntReg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(12),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(12),
      O => \DriftCount_CntReg[12]_i_2_n_0\
    );
\DriftCount_CntReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[13]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[13]_i_1_n_0\
    );
\DriftCount_CntReg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(13),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(13),
      O => \DriftCount_CntReg[13]_i_2_n_0\
    );
\DriftCount_CntReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[14]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[14]_i_1_n_0\
    );
\DriftCount_CntReg[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(14),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(14),
      O => \DriftCount_CntReg[14]_i_2_n_0\
    );
\DriftCount_CntReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[15]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[15]_i_1_n_0\
    );
\DriftCount_CntReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(14),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftCount_CntReg[15]_i_10_n_0\
    );
\DriftCount_CntReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(13),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftCount_CntReg[15]_i_11_n_0\
    );
\DriftCount_CntReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(12),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftCount_CntReg[15]_i_12_n_0\
    );
\DriftCount_CntReg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(15),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(15),
      O => \DriftCount_CntReg[15]_i_2_n_0\
    );
\DriftCount_CntReg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[15]\,
      I1 => CountAdjust_ValReg4(15),
      O => \DriftCount_CntReg[15]_i_5_n_0\
    );
\DriftCount_CntReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[14]\,
      I1 => CountAdjust_ValReg4(14),
      O => \DriftCount_CntReg[15]_i_6_n_0\
    );
\DriftCount_CntReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[13]\,
      I1 => CountAdjust_ValReg4(13),
      O => \DriftCount_CntReg[15]_i_7_n_0\
    );
\DriftCount_CntReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[12]\,
      I1 => CountAdjust_ValReg4(12),
      O => \DriftCount_CntReg[15]_i_8_n_0\
    );
\DriftCount_CntReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(15),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftCount_CntReg[15]_i_9_n_0\
    );
\DriftCount_CntReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[16]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[16]_i_1_n_0\
    );
\DriftCount_CntReg[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(16),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(16),
      O => \DriftCount_CntReg[16]_i_2_n_0\
    );
\DriftCount_CntReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[17]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[17]_i_1_n_0\
    );
\DriftCount_CntReg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(17),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(17),
      O => \DriftCount_CntReg[17]_i_2_n_0\
    );
\DriftCount_CntReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[18]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[18]_i_1_n_0\
    );
\DriftCount_CntReg[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(18),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(18),
      O => \DriftCount_CntReg[18]_i_2_n_0\
    );
\DriftCount_CntReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[19]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[19]_i_1_n_0\
    );
\DriftCount_CntReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(18),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftCount_CntReg[19]_i_10_n_0\
    );
\DriftCount_CntReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(17),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftCount_CntReg[19]_i_11_n_0\
    );
\DriftCount_CntReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(16),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftCount_CntReg[19]_i_12_n_0\
    );
\DriftCount_CntReg[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(19),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(19),
      O => \DriftCount_CntReg[19]_i_2_n_0\
    );
\DriftCount_CntReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[19]\,
      I1 => CountAdjust_ValReg4(19),
      O => \DriftCount_CntReg[19]_i_5_n_0\
    );
\DriftCount_CntReg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[18]\,
      I1 => CountAdjust_ValReg4(18),
      O => \DriftCount_CntReg[19]_i_6_n_0\
    );
\DriftCount_CntReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[17]\,
      I1 => CountAdjust_ValReg4(17),
      O => \DriftCount_CntReg[19]_i_7_n_0\
    );
\DriftCount_CntReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[16]\,
      I1 => CountAdjust_ValReg4(16),
      O => \DriftCount_CntReg[19]_i_8_n_0\
    );
\DriftCount_CntReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(19),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftCount_CntReg[19]_i_9_n_0\
    );
\DriftCount_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[1]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[1]_i_1_n_0\
    );
\DriftCount_CntReg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(1),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(1),
      O => \DriftCount_CntReg[1]_i_2_n_0\
    );
\DriftCount_CntReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[20]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[20]_i_1_n_0\
    );
\DriftCount_CntReg[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(20),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(20),
      O => \DriftCount_CntReg[20]_i_2_n_0\
    );
\DriftCount_CntReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[21]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[21]_i_1_n_0\
    );
\DriftCount_CntReg[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(21),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(21),
      O => \DriftCount_CntReg[21]_i_2_n_0\
    );
\DriftCount_CntReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[22]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[22]_i_1_n_0\
    );
\DriftCount_CntReg[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(22),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(22),
      O => \DriftCount_CntReg[22]_i_2_n_0\
    );
\DriftCount_CntReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[23]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[23]_i_1_n_0\
    );
\DriftCount_CntReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(22),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftCount_CntReg[23]_i_10_n_0\
    );
\DriftCount_CntReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(21),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftCount_CntReg[23]_i_11_n_0\
    );
\DriftCount_CntReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(20),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftCount_CntReg[23]_i_12_n_0\
    );
\DriftCount_CntReg[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(23),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(23),
      O => \DriftCount_CntReg[23]_i_2_n_0\
    );
\DriftCount_CntReg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[23]\,
      I1 => CountAdjust_ValReg4(23),
      O => \DriftCount_CntReg[23]_i_5_n_0\
    );
\DriftCount_CntReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[22]\,
      I1 => CountAdjust_ValReg4(22),
      O => \DriftCount_CntReg[23]_i_6_n_0\
    );
\DriftCount_CntReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[21]\,
      I1 => CountAdjust_ValReg4(21),
      O => \DriftCount_CntReg[23]_i_7_n_0\
    );
\DriftCount_CntReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[20]\,
      I1 => CountAdjust_ValReg4(20),
      O => \DriftCount_CntReg[23]_i_8_n_0\
    );
\DriftCount_CntReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(23),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftCount_CntReg[23]_i_9_n_0\
    );
\DriftCount_CntReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[24]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[24]_i_1_n_0\
    );
\DriftCount_CntReg[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(24),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(24),
      O => \DriftCount_CntReg[24]_i_2_n_0\
    );
\DriftCount_CntReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[25]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[25]_i_1_n_0\
    );
\DriftCount_CntReg[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(25),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(25),
      O => \DriftCount_CntReg[25]_i_2_n_0\
    );
\DriftCount_CntReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[26]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[26]_i_1_n_0\
    );
\DriftCount_CntReg[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(26),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(26),
      O => \DriftCount_CntReg[26]_i_2_n_0\
    );
\DriftCount_CntReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[27]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[27]_i_1_n_0\
    );
\DriftCount_CntReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(26),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftCount_CntReg[27]_i_10_n_0\
    );
\DriftCount_CntReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(25),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftCount_CntReg[27]_i_11_n_0\
    );
\DriftCount_CntReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(24),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftCount_CntReg[27]_i_12_n_0\
    );
\DriftCount_CntReg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(27),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(27),
      O => \DriftCount_CntReg[27]_i_2_n_0\
    );
\DriftCount_CntReg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[27]\,
      I1 => CountAdjust_ValReg4(27),
      O => \DriftCount_CntReg[27]_i_5_n_0\
    );
\DriftCount_CntReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[26]\,
      I1 => CountAdjust_ValReg4(26),
      O => \DriftCount_CntReg[27]_i_6_n_0\
    );
\DriftCount_CntReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[25]\,
      I1 => CountAdjust_ValReg4(25),
      O => \DriftCount_CntReg[27]_i_7_n_0\
    );
\DriftCount_CntReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[24]\,
      I1 => CountAdjust_ValReg4(24),
      O => \DriftCount_CntReg[27]_i_8_n_0\
    );
\DriftCount_CntReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(27),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftCount_CntReg[27]_i_9_n_0\
    );
\DriftCount_CntReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[28]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[28]_i_1_n_0\
    );
\DriftCount_CntReg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(28),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(28),
      O => \DriftCount_CntReg[28]_i_2_n_0\
    );
\DriftCount_CntReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[29]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[29]_i_1_n_0\
    );
\DriftCount_CntReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(29),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(29),
      O => \DriftCount_CntReg[29]_i_2_n_0\
    );
\DriftCount_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[2]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[2]_i_1_n_0\
    );
\DriftCount_CntReg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(2),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(2),
      O => \DriftCount_CntReg[2]_i_2_n_0\
    );
\DriftCount_CntReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[30]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[30]_i_1_n_0\
    );
\DriftCount_CntReg[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(30),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(30),
      O => \DriftCount_CntReg[30]_i_2_n_0\
    );
\DriftCount_CntReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[31]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[31]_i_1_n_0\
    );
\DriftCount_CntReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[28]\,
      I1 => CountAdjust_ValReg4(28),
      O => \DriftCount_CntReg[31]_i_10_n_0\
    );
\DriftCount_CntReg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[30]\,
      I1 => CountAdjust_ValReg4(30),
      I2 => CountAdjust_ValReg4(31),
      I3 => \DriftInterval_DatReg_reg_n_0_[31]\,
      O => \DriftCount_CntReg[31]_i_12_n_0\
    );
\DriftCount_CntReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(29),
      I1 => \DriftInterval_DatReg_reg_n_0_[29]\,
      I2 => CountAdjust_ValReg4(28),
      I3 => \DriftInterval_DatReg_reg_n_0_[28]\,
      O => \DriftCount_CntReg[31]_i_13_n_0\
    );
\DriftCount_CntReg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(27),
      I1 => \DriftInterval_DatReg_reg_n_0_[27]\,
      I2 => CountAdjust_ValReg4(26),
      I3 => \DriftInterval_DatReg_reg_n_0_[26]\,
      O => \DriftCount_CntReg[31]_i_14_n_0\
    );
\DriftCount_CntReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(25),
      I1 => \DriftInterval_DatReg_reg_n_0_[25]\,
      I2 => CountAdjust_ValReg4(24),
      I3 => \DriftInterval_DatReg_reg_n_0_[24]\,
      O => \DriftCount_CntReg[31]_i_15_n_0\
    );
\DriftCount_CntReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => CountAdjust_ValReg4(31),
      I1 => \DriftInterval_DatReg_reg_n_0_[31]\,
      I2 => \DriftInterval_DatReg_reg_n_0_[30]\,
      I3 => CountAdjust_ValReg4(30),
      O => \DriftCount_CntReg[31]_i_16_n_0\
    );
\DriftCount_CntReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[29]\,
      I1 => CountAdjust_ValReg4(29),
      I2 => \DriftInterval_DatReg_reg_n_0_[28]\,
      I3 => CountAdjust_ValReg4(28),
      O => \DriftCount_CntReg[31]_i_17_n_0\
    );
\DriftCount_CntReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[27]\,
      I1 => CountAdjust_ValReg4(27),
      I2 => \DriftInterval_DatReg_reg_n_0_[26]\,
      I3 => CountAdjust_ValReg4(26),
      O => \DriftCount_CntReg[31]_i_18_n_0\
    );
\DriftCount_CntReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[25]\,
      I1 => CountAdjust_ValReg4(25),
      I2 => \DriftInterval_DatReg_reg_n_0_[24]\,
      I3 => CountAdjust_ValReg4(24),
      O => \DriftCount_CntReg[31]_i_19_n_0\
    );
\DriftCount_CntReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(31),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(31),
      O => \DriftCount_CntReg[31]_i_2_n_0\
    );
\DriftCount_CntReg[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftNanosecond_DatReg_reg_n_0_[31]\,
      I1 => DriftCount_CntReg(31),
      O => \DriftCount_CntReg[31]_i_20_n_0\
    );
\DriftCount_CntReg[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(30),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftCount_CntReg[31]_i_21_n_0\
    );
\DriftCount_CntReg[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(29),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftCount_CntReg[31]_i_22_n_0\
    );
\DriftCount_CntReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(28),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftCount_CntReg[31]_i_23_n_0\
    );
\DriftCount_CntReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(23),
      I1 => \DriftInterval_DatReg_reg_n_0_[23]\,
      I2 => CountAdjust_ValReg4(22),
      I3 => \DriftInterval_DatReg_reg_n_0_[22]\,
      O => \DriftCount_CntReg[31]_i_25_n_0\
    );
\DriftCount_CntReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(21),
      I1 => \DriftInterval_DatReg_reg_n_0_[21]\,
      I2 => CountAdjust_ValReg4(20),
      I3 => \DriftInterval_DatReg_reg_n_0_[20]\,
      O => \DriftCount_CntReg[31]_i_26_n_0\
    );
\DriftCount_CntReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(19),
      I1 => \DriftInterval_DatReg_reg_n_0_[19]\,
      I2 => CountAdjust_ValReg4(18),
      I3 => \DriftInterval_DatReg_reg_n_0_[18]\,
      O => \DriftCount_CntReg[31]_i_27_n_0\
    );
\DriftCount_CntReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(17),
      I1 => \DriftInterval_DatReg_reg_n_0_[17]\,
      I2 => CountAdjust_ValReg4(16),
      I3 => \DriftInterval_DatReg_reg_n_0_[16]\,
      O => \DriftCount_CntReg[31]_i_28_n_0\
    );
\DriftCount_CntReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[23]\,
      I1 => CountAdjust_ValReg4(23),
      I2 => \DriftInterval_DatReg_reg_n_0_[22]\,
      I3 => CountAdjust_ValReg4(22),
      O => \DriftCount_CntReg[31]_i_29_n_0\
    );
\DriftCount_CntReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_i_5_n_0,
      I1 => CalcDriftIntervalStep_CntReg_reg(3),
      I2 => CalcDriftIntervalStep_CntReg_reg(0),
      I3 => CalcDriftIntervalStep_CntReg_reg(1),
      I4 => CalcDriftIntervalStep_CntReg_reg(2),
      O => \DriftCount_CntReg[31]_i_3_n_0\
    );
\DriftCount_CntReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[21]\,
      I1 => CountAdjust_ValReg4(21),
      I2 => \DriftInterval_DatReg_reg_n_0_[20]\,
      I3 => CountAdjust_ValReg4(20),
      O => \DriftCount_CntReg[31]_i_30_n_0\
    );
\DriftCount_CntReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[19]\,
      I1 => CountAdjust_ValReg4(19),
      I2 => \DriftInterval_DatReg_reg_n_0_[18]\,
      I3 => CountAdjust_ValReg4(18),
      O => \DriftCount_CntReg[31]_i_31_n_0\
    );
\DriftCount_CntReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[17]\,
      I1 => CountAdjust_ValReg4(17),
      I2 => \DriftInterval_DatReg_reg_n_0_[16]\,
      I3 => CountAdjust_ValReg4(16),
      O => \DriftCount_CntReg[31]_i_32_n_0\
    );
\DriftCount_CntReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(15),
      I1 => \DriftInterval_DatReg_reg_n_0_[15]\,
      I2 => CountAdjust_ValReg4(14),
      I3 => \DriftInterval_DatReg_reg_n_0_[14]\,
      O => \DriftCount_CntReg[31]_i_34_n_0\
    );
\DriftCount_CntReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(13),
      I1 => \DriftInterval_DatReg_reg_n_0_[13]\,
      I2 => CountAdjust_ValReg4(12),
      I3 => \DriftInterval_DatReg_reg_n_0_[12]\,
      O => \DriftCount_CntReg[31]_i_35_n_0\
    );
\DriftCount_CntReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(11),
      I1 => \DriftInterval_DatReg_reg_n_0_[11]\,
      I2 => CountAdjust_ValReg4(10),
      I3 => \DriftInterval_DatReg_reg_n_0_[10]\,
      O => \DriftCount_CntReg[31]_i_36_n_0\
    );
\DriftCount_CntReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(9),
      I1 => \DriftInterval_DatReg_reg_n_0_[9]\,
      I2 => CountAdjust_ValReg4(8),
      I3 => \DriftInterval_DatReg_reg_n_0_[8]\,
      O => \DriftCount_CntReg[31]_i_37_n_0\
    );
\DriftCount_CntReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[15]\,
      I1 => CountAdjust_ValReg4(15),
      I2 => \DriftInterval_DatReg_reg_n_0_[14]\,
      I3 => CountAdjust_ValReg4(14),
      O => \DriftCount_CntReg[31]_i_38_n_0\
    );
\DriftCount_CntReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[13]\,
      I1 => CountAdjust_ValReg4(13),
      I2 => \DriftInterval_DatReg_reg_n_0_[12]\,
      I3 => CountAdjust_ValReg4(12),
      O => \DriftCount_CntReg[31]_i_39_n_0\
    );
\DriftCount_CntReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[11]\,
      I1 => CountAdjust_ValReg4(11),
      I2 => \DriftInterval_DatReg_reg_n_0_[10]\,
      I3 => CountAdjust_ValReg4(10),
      O => \DriftCount_CntReg[31]_i_40_n_0\
    );
\DriftCount_CntReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[9]\,
      I1 => CountAdjust_ValReg4(9),
      I2 => \DriftInterval_DatReg_reg_n_0_[8]\,
      I3 => CountAdjust_ValReg4(8),
      O => \DriftCount_CntReg[31]_i_41_n_0\
    );
\DriftCount_CntReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(7),
      I1 => \DriftInterval_DatReg_reg_n_0_[7]\,
      I2 => CountAdjust_ValReg4(6),
      I3 => \DriftInterval_DatReg_reg_n_0_[6]\,
      O => \DriftCount_CntReg[31]_i_42_n_0\
    );
\DriftCount_CntReg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(5),
      I1 => \DriftInterval_DatReg_reg_n_0_[5]\,
      I2 => CountAdjust_ValReg4(4),
      I3 => \DriftInterval_DatReg_reg_n_0_[4]\,
      O => \DriftCount_CntReg[31]_i_43_n_0\
    );
\DriftCount_CntReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(3),
      I1 => \DriftInterval_DatReg_reg_n_0_[3]\,
      I2 => CountAdjust_ValReg4(2),
      I3 => \DriftInterval_DatReg_reg_n_0_[2]\,
      O => \DriftCount_CntReg[31]_i_44_n_0\
    );
\DriftCount_CntReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg4(1),
      I1 => \DriftInterval_DatReg_reg_n_0_[1]\,
      I2 => CountAdjust_ValReg4(0),
      I3 => \DriftInterval_DatReg_reg_n_0_[0]\,
      O => \DriftCount_CntReg[31]_i_45_n_0\
    );
\DriftCount_CntReg[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[7]\,
      I1 => CountAdjust_ValReg4(7),
      I2 => \DriftInterval_DatReg_reg_n_0_[6]\,
      I3 => CountAdjust_ValReg4(6),
      O => \DriftCount_CntReg[31]_i_46_n_0\
    );
\DriftCount_CntReg[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[5]\,
      I1 => CountAdjust_ValReg4(5),
      I2 => \DriftInterval_DatReg_reg_n_0_[4]\,
      I3 => CountAdjust_ValReg4(4),
      O => \DriftCount_CntReg[31]_i_47_n_0\
    );
\DriftCount_CntReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[3]\,
      I1 => CountAdjust_ValReg4(3),
      I2 => \DriftInterval_DatReg_reg_n_0_[2]\,
      I3 => CountAdjust_ValReg4(2),
      O => \DriftCount_CntReg[31]_i_48_n_0\
    );
\DriftCount_CntReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[1]\,
      I1 => CountAdjust_ValReg4(1),
      I2 => \DriftInterval_DatReg_reg_n_0_[0]\,
      I3 => CountAdjust_ValReg4(0),
      O => \DriftCount_CntReg[31]_i_49_n_0\
    );
\DriftCount_CntReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[31]\,
      I1 => CountAdjust_ValReg4(31),
      O => \DriftCount_CntReg[31]_i_7_n_0\
    );
\DriftCount_CntReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[30]\,
      I1 => CountAdjust_ValReg4(30),
      O => \DriftCount_CntReg[31]_i_8_n_0\
    );
\DriftCount_CntReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[29]\,
      I1 => CountAdjust_ValReg4(29),
      O => \DriftCount_CntReg[31]_i_9_n_0\
    );
\DriftCount_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[3]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[3]_i_1_n_0\
    );
\DriftCount_CntReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(2),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftCount_CntReg[3]_i_10_n_0\
    );
\DriftCount_CntReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(1),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftCount_CntReg[3]_i_11_n_0\
    );
\DriftCount_CntReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(0),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftCount_CntReg[3]_i_12_n_0\
    );
\DriftCount_CntReg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(3),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(3),
      O => \DriftCount_CntReg[3]_i_2_n_0\
    );
\DriftCount_CntReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[3]\,
      I1 => CountAdjust_ValReg4(3),
      O => \DriftCount_CntReg[3]_i_5_n_0\
    );
\DriftCount_CntReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[2]\,
      I1 => CountAdjust_ValReg4(2),
      O => \DriftCount_CntReg[3]_i_6_n_0\
    );
\DriftCount_CntReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[1]\,
      I1 => CountAdjust_ValReg4(1),
      O => \DriftCount_CntReg[3]_i_7_n_0\
    );
\DriftCount_CntReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[0]\,
      I1 => CountAdjust_ValReg4(0),
      O => \DriftCount_CntReg[3]_i_8_n_0\
    );
\DriftCount_CntReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(3),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftCount_CntReg[3]_i_9_n_0\
    );
\DriftCount_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[4]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[4]_i_1_n_0\
    );
\DriftCount_CntReg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(4),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(4),
      O => \DriftCount_CntReg[4]_i_2_n_0\
    );
\DriftCount_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[5]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[5]_i_1_n_0\
    );
\DriftCount_CntReg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(5),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(5),
      O => \DriftCount_CntReg[5]_i_2_n_0\
    );
\DriftCount_CntReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[6]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[6]_i_1_n_0\
    );
\DriftCount_CntReg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(6),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(6),
      O => \DriftCount_CntReg[6]_i_2_n_0\
    );
\DriftCount_CntReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[7]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[7]_i_1_n_0\
    );
\DriftCount_CntReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(6),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftCount_CntReg[7]_i_10_n_0\
    );
\DriftCount_CntReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(5),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftCount_CntReg[7]_i_11_n_0\
    );
\DriftCount_CntReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(4),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftCount_CntReg[7]_i_12_n_0\
    );
\DriftCount_CntReg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(7),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(7),
      O => \DriftCount_CntReg[7]_i_2_n_0\
    );
\DriftCount_CntReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[7]\,
      I1 => CountAdjust_ValReg4(7),
      O => \DriftCount_CntReg[7]_i_5_n_0\
    );
\DriftCount_CntReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[6]\,
      I1 => CountAdjust_ValReg4(6),
      O => \DriftCount_CntReg[7]_i_6_n_0\
    );
\DriftCount_CntReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[5]\,
      I1 => CountAdjust_ValReg4(5),
      O => \DriftCount_CntReg[7]_i_7_n_0\
    );
\DriftCount_CntReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftInterval_DatReg_reg_n_0_[4]\,
      I1 => CountAdjust_ValReg4(4),
      O => \DriftCount_CntReg[7]_i_8_n_0\
    );
\DriftCount_CntReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DriftCount_CntReg(7),
      I1 => \DriftNanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftCount_CntReg[7]_i_9_n_0\
    );
\DriftCount_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[8]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[8]_i_1_n_0\
    );
\DriftCount_CntReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(8),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(8),
      O => \DriftCount_CntReg[8]_i_2_n_0\
    );
\DriftCount_CntReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888088"
    )
        port map (
      I0 => \DriftCount_CntReg[9]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      I2 => \DriftCount_CntReg[31]_i_3_n_0\,
      I3 => CalcDriftInterval_StaReg_reg_n_0,
      I4 => CalcDriftInterval_StaReg_i_4_n_0,
      I5 => StartCalcDriftInterval_EvtReg,
      O => \DriftCount_CntReg[9]_i_1_n_0\
    );
\DriftCount_CntReg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DriftCount_CntReg0(9),
      I1 => CountAdjust_ValReg367_in,
      I2 => CountAdjust_ValReg4(9),
      O => \DriftCount_CntReg[9]_i_2_n_0\
    );
\DriftCount_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[0]_i_1_n_0\,
      Q => DriftCount_CntReg(0)
    );
\DriftCount_CntReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[10]_i_1_n_0\,
      Q => DriftCount_CntReg(10)
    );
\DriftCount_CntReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[11]_i_1_n_0\,
      Q => DriftCount_CntReg(11)
    );
\DriftCount_CntReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[7]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[11]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[11]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[11]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(11 downto 8),
      O(3 downto 0) => DriftCount_CntReg0(11 downto 8),
      S(3) => \DriftCount_CntReg[11]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[11]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[11]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[11]_i_8_n_0\
    );
\DriftCount_CntReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[7]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[11]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[11]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[11]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(11 downto 8),
      O(3 downto 0) => CountAdjust_ValReg4(11 downto 8),
      S(3) => \DriftCount_CntReg[11]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[11]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[11]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[11]_i_12_n_0\
    );
\DriftCount_CntReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[12]_i_1_n_0\,
      Q => DriftCount_CntReg(12)
    );
\DriftCount_CntReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[13]_i_1_n_0\,
      Q => DriftCount_CntReg(13)
    );
\DriftCount_CntReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[14]_i_1_n_0\,
      Q => DriftCount_CntReg(14)
    );
\DriftCount_CntReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[15]_i_1_n_0\,
      Q => DriftCount_CntReg(15)
    );
\DriftCount_CntReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[11]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[15]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[15]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[15]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(15 downto 12),
      O(3 downto 0) => DriftCount_CntReg0(15 downto 12),
      S(3) => \DriftCount_CntReg[15]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[15]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[15]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[15]_i_8_n_0\
    );
\DriftCount_CntReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[11]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[15]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[15]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[15]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(15 downto 12),
      O(3 downto 0) => CountAdjust_ValReg4(15 downto 12),
      S(3) => \DriftCount_CntReg[15]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[15]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[15]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[15]_i_12_n_0\
    );
\DriftCount_CntReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[16]_i_1_n_0\,
      Q => DriftCount_CntReg(16)
    );
\DriftCount_CntReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[17]_i_1_n_0\,
      Q => DriftCount_CntReg(17)
    );
\DriftCount_CntReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[18]_i_1_n_0\,
      Q => DriftCount_CntReg(18)
    );
\DriftCount_CntReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[19]_i_1_n_0\,
      Q => DriftCount_CntReg(19)
    );
\DriftCount_CntReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[15]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[19]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[19]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[19]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(19 downto 16),
      O(3 downto 0) => DriftCount_CntReg0(19 downto 16),
      S(3) => \DriftCount_CntReg[19]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[19]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[19]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[19]_i_8_n_0\
    );
\DriftCount_CntReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[15]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[19]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[19]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[19]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(19 downto 16),
      O(3 downto 0) => CountAdjust_ValReg4(19 downto 16),
      S(3) => \DriftCount_CntReg[19]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[19]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[19]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[19]_i_12_n_0\
    );
\DriftCount_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[1]_i_1_n_0\,
      Q => DriftCount_CntReg(1)
    );
\DriftCount_CntReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[20]_i_1_n_0\,
      Q => DriftCount_CntReg(20)
    );
\DriftCount_CntReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[21]_i_1_n_0\,
      Q => DriftCount_CntReg(21)
    );
\DriftCount_CntReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[22]_i_1_n_0\,
      Q => DriftCount_CntReg(22)
    );
\DriftCount_CntReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[23]_i_1_n_0\,
      Q => DriftCount_CntReg(23)
    );
\DriftCount_CntReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[19]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[23]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[23]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[23]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(23 downto 20),
      O(3 downto 0) => DriftCount_CntReg0(23 downto 20),
      S(3) => \DriftCount_CntReg[23]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[23]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[23]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[23]_i_8_n_0\
    );
\DriftCount_CntReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[19]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[23]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[23]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[23]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(23 downto 20),
      O(3 downto 0) => CountAdjust_ValReg4(23 downto 20),
      S(3) => \DriftCount_CntReg[23]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[23]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[23]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[23]_i_12_n_0\
    );
\DriftCount_CntReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[24]_i_1_n_0\,
      Q => DriftCount_CntReg(24)
    );
\DriftCount_CntReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[25]_i_1_n_0\,
      Q => DriftCount_CntReg(25)
    );
\DriftCount_CntReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[26]_i_1_n_0\,
      Q => DriftCount_CntReg(26)
    );
\DriftCount_CntReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[27]_i_1_n_0\,
      Q => DriftCount_CntReg(27)
    );
\DriftCount_CntReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[23]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[27]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[27]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[27]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(27 downto 24),
      O(3 downto 0) => DriftCount_CntReg0(27 downto 24),
      S(3) => \DriftCount_CntReg[27]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[27]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[27]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[27]_i_8_n_0\
    );
\DriftCount_CntReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[23]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[27]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[27]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[27]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(27 downto 24),
      O(3 downto 0) => CountAdjust_ValReg4(27 downto 24),
      S(3) => \DriftCount_CntReg[27]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[27]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[27]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[27]_i_12_n_0\
    );
\DriftCount_CntReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[28]_i_1_n_0\,
      Q => DriftCount_CntReg(28)
    );
\DriftCount_CntReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[29]_i_1_n_0\,
      Q => DriftCount_CntReg(29)
    );
\DriftCount_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[2]_i_1_n_0\,
      Q => DriftCount_CntReg(2)
    );
\DriftCount_CntReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[30]_i_1_n_0\,
      Q => DriftCount_CntReg(30)
    );
\DriftCount_CntReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[31]_i_1_n_0\,
      Q => DriftCount_CntReg(31)
    );
\DriftCount_CntReg_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[31]_i_24_n_0\,
      CO(3) => \DriftCount_CntReg_reg[31]_i_11_n_0\,
      CO(2) => \DriftCount_CntReg_reg[31]_i_11_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_11_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \DriftCount_CntReg[31]_i_25_n_0\,
      DI(2) => \DriftCount_CntReg[31]_i_26_n_0\,
      DI(1) => \DriftCount_CntReg[31]_i_27_n_0\,
      DI(0) => \DriftCount_CntReg[31]_i_28_n_0\,
      O(3 downto 0) => \NLW_DriftCount_CntReg_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftCount_CntReg[31]_i_29_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_30_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_31_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_32_n_0\
    );
\DriftCount_CntReg_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[31]_i_33_n_0\,
      CO(3) => \DriftCount_CntReg_reg[31]_i_24_n_0\,
      CO(2) => \DriftCount_CntReg_reg[31]_i_24_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_24_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \DriftCount_CntReg[31]_i_34_n_0\,
      DI(2) => \DriftCount_CntReg[31]_i_35_n_0\,
      DI(1) => \DriftCount_CntReg[31]_i_36_n_0\,
      DI(0) => \DriftCount_CntReg[31]_i_37_n_0\,
      O(3 downto 0) => \NLW_DriftCount_CntReg_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftCount_CntReg[31]_i_38_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_39_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_40_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_41_n_0\
    );
\DriftCount_CntReg_reg[31]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftCount_CntReg_reg[31]_i_33_n_0\,
      CO(2) => \DriftCount_CntReg_reg[31]_i_33_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_33_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_33_n_3\,
      CYINIT => '1',
      DI(3) => \DriftCount_CntReg[31]_i_42_n_0\,
      DI(2) => \DriftCount_CntReg[31]_i_43_n_0\,
      DI(1) => \DriftCount_CntReg[31]_i_44_n_0\,
      DI(0) => \DriftCount_CntReg[31]_i_45_n_0\,
      O(3 downto 0) => \NLW_DriftCount_CntReg_reg[31]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftCount_CntReg[31]_i_46_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_47_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_48_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_49_n_0\
    );
\DriftCount_CntReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_DriftCount_CntReg_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \DriftCount_CntReg_reg[31]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => CountAdjust_ValReg4(30 downto 28),
      O(3 downto 0) => DriftCount_CntReg0(31 downto 28),
      S(3) => \DriftCount_CntReg[31]_i_7_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_8_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_9_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_10_n_0\
    );
\DriftCount_CntReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[31]_i_11_n_0\,
      CO(3) => CountAdjust_ValReg367_in,
      CO(2) => \DriftCount_CntReg_reg[31]_i_5_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_5_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \DriftCount_CntReg[31]_i_12_n_0\,
      DI(2) => \DriftCount_CntReg[31]_i_13_n_0\,
      DI(1) => \DriftCount_CntReg[31]_i_14_n_0\,
      DI(0) => \DriftCount_CntReg[31]_i_15_n_0\,
      O(3 downto 0) => \NLW_DriftCount_CntReg_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftCount_CntReg[31]_i_16_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_17_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_18_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_19_n_0\
    );
\DriftCount_CntReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_DriftCount_CntReg_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \DriftCount_CntReg_reg[31]_i_6_n_1\,
      CO(1) => \DriftCount_CntReg_reg[31]_i_6_n_2\,
      CO(0) => \DriftCount_CntReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DriftCount_CntReg(30 downto 28),
      O(3 downto 0) => CountAdjust_ValReg4(31 downto 28),
      S(3) => \DriftCount_CntReg[31]_i_20_n_0\,
      S(2) => \DriftCount_CntReg[31]_i_21_n_0\,
      S(1) => \DriftCount_CntReg[31]_i_22_n_0\,
      S(0) => \DriftCount_CntReg[31]_i_23_n_0\
    );
\DriftCount_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[3]_i_1_n_0\,
      Q => DriftCount_CntReg(3)
    );
\DriftCount_CntReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftCount_CntReg_reg[3]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[3]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[3]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => CountAdjust_ValReg4(3 downto 0),
      O(3 downto 0) => DriftCount_CntReg0(3 downto 0),
      S(3) => \DriftCount_CntReg[3]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[3]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[3]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[3]_i_8_n_0\
    );
\DriftCount_CntReg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftCount_CntReg_reg[3]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[3]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[3]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(3 downto 0),
      O(3 downto 0) => CountAdjust_ValReg4(3 downto 0),
      S(3) => \DriftCount_CntReg[3]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[3]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[3]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[3]_i_12_n_0\
    );
\DriftCount_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[4]_i_1_n_0\,
      Q => DriftCount_CntReg(4)
    );
\DriftCount_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[5]_i_1_n_0\,
      Q => DriftCount_CntReg(5)
    );
\DriftCount_CntReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[6]_i_1_n_0\,
      Q => DriftCount_CntReg(6)
    );
\DriftCount_CntReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[7]_i_1_n_0\,
      Q => DriftCount_CntReg(7)
    );
\DriftCount_CntReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[3]_i_3_n_0\,
      CO(3) => \DriftCount_CntReg_reg[7]_i_3_n_0\,
      CO(2) => \DriftCount_CntReg_reg[7]_i_3_n_1\,
      CO(1) => \DriftCount_CntReg_reg[7]_i_3_n_2\,
      CO(0) => \DriftCount_CntReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg4(7 downto 4),
      O(3 downto 0) => DriftCount_CntReg0(7 downto 4),
      S(3) => \DriftCount_CntReg[7]_i_5_n_0\,
      S(2) => \DriftCount_CntReg[7]_i_6_n_0\,
      S(1) => \DriftCount_CntReg[7]_i_7_n_0\,
      S(0) => \DriftCount_CntReg[7]_i_8_n_0\
    );
\DriftCount_CntReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftCount_CntReg_reg[3]_i_4_n_0\,
      CO(3) => \DriftCount_CntReg_reg[7]_i_4_n_0\,
      CO(2) => \DriftCount_CntReg_reg[7]_i_4_n_1\,
      CO(1) => \DriftCount_CntReg_reg[7]_i_4_n_2\,
      CO(0) => \DriftCount_CntReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DriftCount_CntReg(7 downto 4),
      O(3 downto 0) => CountAdjust_ValReg4(7 downto 4),
      S(3) => \DriftCount_CntReg[7]_i_9_n_0\,
      S(2) => \DriftCount_CntReg[7]_i_10_n_0\,
      S(1) => \DriftCount_CntReg[7]_i_11_n_0\,
      S(0) => \DriftCount_CntReg[7]_i_12_n_0\
    );
\DriftCount_CntReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[8]_i_1_n_0\,
      Q => DriftCount_CntReg(8)
    );
\DriftCount_CntReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftCount_CntReg[9]_i_1_n_0\,
      Q => DriftCount_CntReg(9)
    );
\DriftInterval_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_3_n_0,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => DriftAdjustmentMux_IntervalTicks_DatVar(0),
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[0]_i_1_n_0\
    );
\DriftInterval_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(10),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[10]_i_1_n_0\
    );
\DriftInterval_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(11),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[11]_i_1_n_0\
    );
\DriftInterval_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(12),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[12]_i_1_n_0\
    );
\DriftInterval_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(13),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[13]_i_1_n_0\
    );
\DriftInterval_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(14),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[14]_i_1_n_0\
    );
\DriftInterval_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(15),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[15]_i_1_n_0\
    );
\DriftInterval_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(16),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_3_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[16]_i_1_n_0\
    );
\DriftInterval_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(17),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[17]_i_1_n_0\
    );
\DriftInterval_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(18),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[18]_i_1_n_0\
    );
\DriftInterval_DatReg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(19),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[19]_i_1_n_0\
    );
\DriftInterval_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(1),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[1]_i_1_n_0\
    );
\DriftInterval_DatReg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(20),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[20]_i_1_n_0\
    );
\DriftInterval_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(21),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[21]_i_1_n_0\
    );
\DriftInterval_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(22),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[22]_i_1_n_0\
    );
\DriftInterval_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(23),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[23]_i_1_n_0\
    );
\DriftInterval_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(24),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => CalcDriftInterval_StaReg_i_3_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[24]_i_1_n_0\
    );
\DriftInterval_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(25),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[25]_i_1_n_0\
    );
\DriftInterval_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(26),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[26]_i_1_n_0\
    );
\DriftInterval_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(27),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[27]_i_1_n_0\
    );
\DriftInterval_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(28),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[28]_i_1_n_0\
    );
\DriftInterval_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(29),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[29]_i_1_n_0\
    );
\DriftInterval_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(2),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[2]_i_1_n_0\
    );
\DriftInterval_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(30),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[30]_i_1_n_0\
    );
\DriftInterval_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => StartCalcDriftInterval_EvtReg,
      I1 => CalcDriftInterval_StaReg_i_4_n_0,
      I2 => CalcDriftInterval_StaReg_reg_n_0,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => CalcDriftInterval_StaReg_i_2_n_0,
      I5 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[31]_i_1_n_0\
    );
\DriftInterval_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(31),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[31]_i_2_n_0\
    );
\DriftInterval_DatReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(3),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[3]_i_1_n_0\
    );
\DriftInterval_DatReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(4),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[4]_i_1_n_0\
    );
\DriftInterval_DatReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(5),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[5]_i_1_n_0\
    );
\DriftInterval_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(6),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[6]_i_1_n_0\
    );
\DriftInterval_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8FFFF"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(7),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I2 => CalcDriftInterval_StaReg_i_2_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[7]_i_1_n_0\
    );
\DriftInterval_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A0000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(8),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => CalcDriftInterval_StaReg_i_3_n_0,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[8]_i_1_n_0\
    );
\DriftInterval_DatReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA80000"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(9),
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftInterval_DatReg[9]_i_1_n_0\
    );
\DriftInterval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[0]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[0]\
    );
\DriftInterval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[10]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[10]\
    );
\DriftInterval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[11]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[11]\
    );
\DriftInterval_DatReg_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[12]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[12]\
    );
\DriftInterval_DatReg_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[13]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[13]\
    );
\DriftInterval_DatReg_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[14]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[14]\
    );
\DriftInterval_DatReg_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[15]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[15]\
    );
\DriftInterval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[16]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[16]\
    );
\DriftInterval_DatReg_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[17]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[17]\
    );
\DriftInterval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[18]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[18]\
    );
\DriftInterval_DatReg_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[19]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[19]\
    );
\DriftInterval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[1]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[1]\
    );
\DriftInterval_DatReg_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[20]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[20]\
    );
\DriftInterval_DatReg_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[21]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[21]\
    );
\DriftInterval_DatReg_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[22]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[22]\
    );
\DriftInterval_DatReg_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[23]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[23]\
    );
\DriftInterval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[24]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[24]\
    );
\DriftInterval_DatReg_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[25]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[25]\
    );
\DriftInterval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[26]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[26]\
    );
\DriftInterval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[27]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[27]\
    );
\DriftInterval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[28]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[28]\
    );
\DriftInterval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[29]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[29]\
    );
\DriftInterval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[2]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[2]\
    );
\DriftInterval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[30]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[30]\
    );
\DriftInterval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[31]_i_2_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[31]\
    );
\DriftInterval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[3]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[3]\
    );
\DriftInterval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[4]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[4]\
    );
\DriftInterval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[5]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[5]\
    );
\DriftInterval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[6]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[6]\
    );
\DriftInterval_DatReg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      D => \DriftInterval_DatReg[7]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[7]\
    );
\DriftInterval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[8]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[8]\
    );
\DriftInterval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftInterval_DatReg[9]_i_1_n_0\,
      Q => \DriftInterval_DatReg_reg_n_0_[9]\
    );
\DriftNanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[0]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[0]_i_1_n_0\
    );
\DriftNanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => DriftAdjustmentMux_IntervalTicks_DatVar(0),
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      O => \DriftNanosecond_DatReg[0]_i_2_n_0\
    );
\DriftNanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[10]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[10]_i_1_n_0\
    );
\DriftNanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(10),
      O => \DriftNanosecond_DatReg[10]_i_2_n_0\
    );
\DriftNanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[11]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[11]_i_1_n_0\
    );
\DriftNanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(11),
      O => \DriftNanosecond_DatReg[11]_i_2_n_0\
    );
\DriftNanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[12]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[12]_i_1_n_0\
    );
\DriftNanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(12),
      O => \DriftNanosecond_DatReg[12]_i_2_n_0\
    );
\DriftNanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[13]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[13]_i_1_n_0\
    );
\DriftNanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(13),
      O => \DriftNanosecond_DatReg[13]_i_2_n_0\
    );
\DriftNanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[14]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[14]_i_1_n_0\
    );
\DriftNanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(14),
      O => \DriftNanosecond_DatReg[14]_i_2_n_0\
    );
\DriftNanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[15]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[15]_i_1_n_0\
    );
\DriftNanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(15),
      O => \DriftNanosecond_DatReg[15]_i_2_n_0\
    );
\DriftNanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[16]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[16]_i_1_n_0\
    );
\DriftNanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(16),
      O => \DriftNanosecond_DatReg[16]_i_2_n_0\
    );
\DriftNanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[17]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[17]_i_1_n_0\
    );
\DriftNanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(17),
      O => \DriftNanosecond_DatReg[17]_i_2_n_0\
    );
\DriftNanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[18]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[18]_i_1_n_0\
    );
\DriftNanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(18),
      O => \DriftNanosecond_DatReg[18]_i_2_n_0\
    );
\DriftNanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[19]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[19]_i_1_n_0\
    );
\DriftNanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(19),
      O => \DriftNanosecond_DatReg[19]_i_2_n_0\
    );
\DriftNanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[1]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[1]_i_1_n_0\
    );
\DriftNanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(1),
      O => \DriftNanosecond_DatReg[1]_i_2_n_0\
    );
\DriftNanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[20]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[20]_i_1_n_0\
    );
\DriftNanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(20),
      O => \DriftNanosecond_DatReg[20]_i_2_n_0\
    );
\DriftNanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[21]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[21]_i_1_n_0\
    );
\DriftNanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(21),
      O => \DriftNanosecond_DatReg[21]_i_2_n_0\
    );
\DriftNanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[22]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[22]_i_1_n_0\
    );
\DriftNanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(22),
      O => \DriftNanosecond_DatReg[22]_i_2_n_0\
    );
\DriftNanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[23]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[23]_i_1_n_0\
    );
\DriftNanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(23),
      O => \DriftNanosecond_DatReg[23]_i_2_n_0\
    );
\DriftNanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[24]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[24]_i_1_n_0\
    );
\DriftNanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF40000000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => CalcDriftInterval_StaReg_i_3_n_0,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(24),
      O => \DriftNanosecond_DatReg[24]_i_2_n_0\
    );
\DriftNanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[25]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[25]_i_1_n_0\
    );
\DriftNanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(25),
      O => \DriftNanosecond_DatReg[25]_i_2_n_0\
    );
\DriftNanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[26]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[26]_i_1_n_0\
    );
\DriftNanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(26),
      O => \DriftNanosecond_DatReg[26]_i_2_n_0\
    );
\DriftNanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[27]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[27]_i_1_n_0\
    );
\DriftNanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(27),
      O => \DriftNanosecond_DatReg[27]_i_2_n_0\
    );
\DriftNanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[28]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[28]_i_1_n_0\
    );
\DriftNanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(28),
      O => \DriftNanosecond_DatReg[28]_i_2_n_0\
    );
\DriftNanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[29]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[29]_i_1_n_0\
    );
\DriftNanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(29),
      O => \DriftNanosecond_DatReg[29]_i_2_n_0\
    );
\DriftNanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[2]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[2]_i_1_n_0\
    );
\DriftNanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(2),
      O => \DriftNanosecond_DatReg[2]_i_2_n_0\
    );
\DriftNanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[30]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[30]_i_1_n_0\
    );
\DriftNanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(30),
      O => \DriftNanosecond_DatReg[30]_i_2_n_0\
    );
\DriftNanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[31]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_1_n_0\
    );
\DriftNanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[31]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \DriftNanosecond_DatReg[30]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftNanosecond_DatReg[31]_i_10_n_0\
    );
\DriftNanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[29]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \DriftNanosecond_DatReg[28]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftNanosecond_DatReg[31]_i_11_n_0\
    );
\DriftNanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[27]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \DriftNanosecond_DatReg[26]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftNanosecond_DatReg[31]_i_12_n_0\
    );
\DriftNanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[25]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \DriftNanosecond_DatReg[24]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftNanosecond_DatReg[31]_i_13_n_0\
    );
\DriftNanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \DriftNanosecond_DatReg[23]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => \DriftNanosecond_DatReg[22]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_15_n_0\
    );
\DriftNanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \DriftNanosecond_DatReg[21]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => \DriftNanosecond_DatReg[20]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_16_n_0\
    );
\DriftNanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \DriftNanosecond_DatReg[19]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => \DriftNanosecond_DatReg[18]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_17_n_0\
    );
\DriftNanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \DriftNanosecond_DatReg[17]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => \DriftNanosecond_DatReg[16]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_18_n_0\
    );
\DriftNanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[23]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \DriftNanosecond_DatReg[22]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftNanosecond_DatReg[31]_i_19_n_0\
    );
\DriftNanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_5_n_0\,
      I1 => CalcDriftIntervalStep_CntReg_reg(4),
      I2 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => DriftAdjustmentMux_IntervalTicks_DatVar(31),
      O => \DriftNanosecond_DatReg[31]_i_2_n_0\
    );
\DriftNanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[21]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \DriftNanosecond_DatReg[20]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftNanosecond_DatReg[31]_i_20_n_0\
    );
\DriftNanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[19]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \DriftNanosecond_DatReg[18]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftNanosecond_DatReg[31]_i_21_n_0\
    );
\DriftNanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[17]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \DriftNanosecond_DatReg[16]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftNanosecond_DatReg[31]_i_22_n_0\
    );
\DriftNanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \DriftNanosecond_DatReg[15]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => \DriftNanosecond_DatReg[14]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_24_n_0\
    );
\DriftNanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \DriftNanosecond_DatReg[13]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => \DriftNanosecond_DatReg[12]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_25_n_0\
    );
\DriftNanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \DriftNanosecond_DatReg[11]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => \DriftNanosecond_DatReg[10]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_26_n_0\
    );
\DriftNanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \DriftNanosecond_DatReg[9]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\,
      I3 => \DriftNanosecond_DatReg[8]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_27_n_0\
    );
\DriftNanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[15]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \DriftNanosecond_DatReg[14]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftNanosecond_DatReg[31]_i_28_n_0\
    );
\DriftNanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[13]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \DriftNanosecond_DatReg[12]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftNanosecond_DatReg[31]_i_29_n_0\
    );
\DriftNanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[11]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \DriftNanosecond_DatReg[10]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftNanosecond_DatReg[31]_i_30_n_0\
    );
\DriftNanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[9]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \DriftNanosecond_DatReg[8]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftNanosecond_DatReg[31]_i_31_n_0\
    );
\DriftNanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \DriftNanosecond_DatReg[7]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => \DriftNanosecond_DatReg[6]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_32_n_0\
    );
\DriftNanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \DriftNanosecond_DatReg[5]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \DriftNanosecond_DatReg[4]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_33_n_0\
    );
\DriftNanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \DriftNanosecond_DatReg[3]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => \DriftNanosecond_DatReg[2]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_34_n_0\
    );
\DriftNanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \DriftNanosecond_DatReg[1]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \DriftNanosecond_DatReg[0]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_35_n_0\
    );
\DriftNanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[7]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => \DriftNanosecond_DatReg[6]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftNanosecond_DatReg[31]_i_36_n_0\
    );
\DriftNanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[5]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \DriftNanosecond_DatReg[4]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftNanosecond_DatReg[31]_i_37_n_0\
    );
\DriftNanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[3]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \DriftNanosecond_DatReg[2]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftNanosecond_DatReg[31]_i_38_n_0\
    );
\DriftNanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[1]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \DriftNanosecond_DatReg[0]_i_2_n_0\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftNanosecond_DatReg[31]_i_39_n_0\
    );
\DriftNanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \DriftNanosecond_DatReg[31]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => \DriftNanosecond_DatReg[30]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_6_n_0\
    );
\DriftNanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \DriftNanosecond_DatReg[29]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => \DriftNanosecond_DatReg[28]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_7_n_0\
    );
\DriftNanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \DriftNanosecond_DatReg[27]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => \DriftNanosecond_DatReg[26]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_8_n_0\
    );
\DriftNanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \DriftNanosecond_DatReg[25]_i_2_n_0\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => \DriftNanosecond_DatReg[24]_i_2_n_0\,
      O => \DriftNanosecond_DatReg[31]_i_9_n_0\
    );
\DriftNanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[3]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[3]_i_1_n_0\
    );
\DriftNanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(3),
      O => \DriftNanosecond_DatReg[3]_i_2_n_0\
    );
\DriftNanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[4]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[4]_i_1_n_0\
    );
\DriftNanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(4),
      O => \DriftNanosecond_DatReg[4]_i_2_n_0\
    );
\DriftNanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[5]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[5]_i_1_n_0\
    );
\DriftNanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(5),
      O => \DriftNanosecond_DatReg[5]_i_2_n_0\
    );
\DriftNanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[6]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[6]_i_1_n_0\
    );
\DriftNanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(6),
      O => \DriftNanosecond_DatReg[6]_i_2_n_0\
    );
\DriftNanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[7]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[7]_i_1_n_0\
    );
\DriftNanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_5_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(7),
      O => \DriftNanosecond_DatReg[7]_i_2_n_0\
    );
\DriftNanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[8]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[8]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[8]_i_1_n_0\
    );
\DriftNanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcDriftInterval_StaReg_i_3_n_0,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(8),
      O => \DriftNanosecond_DatReg[8]_i_2_n_0\
    );
\DriftNanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \DriftNanosecond_DatReg[9]_i_2_n_0\,
      I1 => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      I2 => \DriftAdjustmentMux_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__1_n_0\,
      O => \DriftNanosecond_DatReg[9]_i_1_n_0\
    );
\DriftNanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \DriftAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => \Adjust_Prc.DriftAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I2 => CalcDriftIntervalStep_CntReg_reg(3),
      I3 => CalcDriftInterval_StaReg_i_5_n_0,
      I4 => DriftAdjustmentMux_IntervalTicks_DatVar(9),
      O => \DriftNanosecond_DatReg[9]_i_2_n_0\
    );
\DriftNanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[0]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[0]\
    );
\DriftNanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[10]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[10]\
    );
\DriftNanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[11]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[11]\
    );
\DriftNanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[12]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[12]\
    );
\DriftNanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[13]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[13]\
    );
\DriftNanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[14]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[14]\
    );
\DriftNanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[15]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[15]\
    );
\DriftNanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[16]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[16]\
    );
\DriftNanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[17]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[17]\
    );
\DriftNanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[18]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[18]\
    );
\DriftNanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[19]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[19]\
    );
\DriftNanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[1]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[1]\
    );
\DriftNanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[20]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[20]\
    );
\DriftNanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[21]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[21]\
    );
\DriftNanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[22]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[22]\
    );
\DriftNanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[23]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[23]\
    );
\DriftNanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[24]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[24]\
    );
\DriftNanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[25]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[25]\
    );
\DriftNanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[26]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[26]\
    );
\DriftNanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[27]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[27]\
    );
\DriftNanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[28]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[28]\
    );
\DriftNanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[29]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[29]\
    );
\DriftNanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[2]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[2]\
    );
\DriftNanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[30]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[30]\
    );
\DriftNanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[31]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[31]\
    );
\DriftNanosecond_DatReg_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftNanosecond_DatReg_reg[31]_i_23_n_0\,
      CO(3) => \DriftNanosecond_DatReg_reg[31]_i_14_n_0\,
      CO(2) => \DriftNanosecond_DatReg_reg[31]_i_14_n_1\,
      CO(1) => \DriftNanosecond_DatReg_reg[31]_i_14_n_2\,
      CO(0) => \DriftNanosecond_DatReg_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \DriftNanosecond_DatReg[31]_i_24_n_0\,
      DI(2) => \DriftNanosecond_DatReg[31]_i_25_n_0\,
      DI(1) => \DriftNanosecond_DatReg[31]_i_26_n_0\,
      DI(0) => \DriftNanosecond_DatReg[31]_i_27_n_0\,
      O(3 downto 0) => \NLW_DriftNanosecond_DatReg_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftNanosecond_DatReg[31]_i_28_n_0\,
      S(2) => \DriftNanosecond_DatReg[31]_i_29_n_0\,
      S(1) => \DriftNanosecond_DatReg[31]_i_30_n_0\,
      S(0) => \DriftNanosecond_DatReg[31]_i_31_n_0\
    );
\DriftNanosecond_DatReg_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftNanosecond_DatReg_reg[31]_i_23_n_0\,
      CO(2) => \DriftNanosecond_DatReg_reg[31]_i_23_n_1\,
      CO(1) => \DriftNanosecond_DatReg_reg[31]_i_23_n_2\,
      CO(0) => \DriftNanosecond_DatReg_reg[31]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \DriftNanosecond_DatReg[31]_i_32_n_0\,
      DI(2) => \DriftNanosecond_DatReg[31]_i_33_n_0\,
      DI(1) => \DriftNanosecond_DatReg[31]_i_34_n_0\,
      DI(0) => \DriftNanosecond_DatReg[31]_i_35_n_0\,
      O(3 downto 0) => \NLW_DriftNanosecond_DatReg_reg[31]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftNanosecond_DatReg[31]_i_36_n_0\,
      S(2) => \DriftNanosecond_DatReg[31]_i_37_n_0\,
      S(1) => \DriftNanosecond_DatReg[31]_i_38_n_0\,
      S(0) => \DriftNanosecond_DatReg[31]_i_39_n_0\
    );
\DriftNanosecond_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => DriftNanosecond_DatReg1,
      CO(3 downto 0) => \NLW_DriftNanosecond_DatReg_reg[31]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_DriftNanosecond_DatReg_reg[31]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \DriftNanosecond_DatReg_reg[31]_i_3_n_7\,
      S(3 downto 0) => B"0001"
    );
\DriftNanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftNanosecond_DatReg_reg[31]_i_5_n_0\,
      CO(3) => DriftNanosecond_DatReg1,
      CO(2) => \DriftNanosecond_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \DriftNanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \DriftNanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftNanosecond_DatReg[31]_i_6_n_0\,
      DI(2) => \DriftNanosecond_DatReg[31]_i_7_n_0\,
      DI(1) => \DriftNanosecond_DatReg[31]_i_8_n_0\,
      DI(0) => \DriftNanosecond_DatReg[31]_i_9_n_0\,
      O(3 downto 0) => \NLW_DriftNanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftNanosecond_DatReg[31]_i_10_n_0\,
      S(2) => \DriftNanosecond_DatReg[31]_i_11_n_0\,
      S(1) => \DriftNanosecond_DatReg[31]_i_12_n_0\,
      S(0) => \DriftNanosecond_DatReg[31]_i_13_n_0\
    );
\DriftNanosecond_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftNanosecond_DatReg_reg[31]_i_14_n_0\,
      CO(3) => \DriftNanosecond_DatReg_reg[31]_i_5_n_0\,
      CO(2) => \DriftNanosecond_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \DriftNanosecond_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \DriftNanosecond_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \DriftNanosecond_DatReg[31]_i_15_n_0\,
      DI(2) => \DriftNanosecond_DatReg[31]_i_16_n_0\,
      DI(1) => \DriftNanosecond_DatReg[31]_i_17_n_0\,
      DI(0) => \DriftNanosecond_DatReg[31]_i_18_n_0\,
      O(3 downto 0) => \NLW_DriftNanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftNanosecond_DatReg[31]_i_19_n_0\,
      S(2) => \DriftNanosecond_DatReg[31]_i_20_n_0\,
      S(1) => \DriftNanosecond_DatReg[31]_i_21_n_0\,
      S(0) => \DriftNanosecond_DatReg[31]_i_22_n_0\
    );
\DriftNanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[3]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[3]\
    );
\DriftNanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[4]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[4]\
    );
\DriftNanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[5]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[5]\
    );
\DriftNanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[6]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[6]\
    );
\DriftNanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[7]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[7]\
    );
\DriftNanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[8]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[8]\
    );
\DriftNanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \DriftInterval_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \DriftNanosecond_DatReg[9]_i_1_n_0\,
      Q => \DriftNanosecond_DatReg_reg_n_0_[9]\
    );
DriftSign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000002000000"
    )
        port map (
      I0 => DriftAdjustmentMux_Sign_DatReg_reg_n_0,
      I1 => StartCalcDriftInterval_EvtReg,
      I2 => CalcDriftInterval_StaReg_i_4_n_0,
      I3 => DriftSign_DatReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__2_n_0\,
      I5 => DriftSign_DatReg,
      O => DriftSign_DatReg_i_1_n_0
    );
DriftSign_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => CalcDriftInterval_StaReg_reg_n_0,
      I1 => CalcDriftIntervalStep_CntReg_reg(2),
      I2 => CalcDriftIntervalStep_CntReg_reg(1),
      I3 => CalcDriftIntervalStep_CntReg_reg(0),
      I4 => CalcDriftIntervalStep_CntReg_reg(3),
      I5 => CalcDriftInterval_StaReg_i_5_n_0,
      O => DriftSign_DatReg_i_2_n_0
    );
DriftSign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => DriftSign_DatReg_i_1_n_0,
      Q => DriftSign_DatReg
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I1 => AxiWriteAddrReady_RdyReg,
      I2 => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\,
      I3 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => AxiWriteAddrValid_ValIn,
      I3 => AxiWriteDataValid_ValIn,
      O => AxiWriteAddrReady_RdyReg
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => AxiReadDataReady_RdyIn,
      I3 => \^axireaddatavalid_valout\,
      I4 => AxiWriteRespReady_RdyIn,
      I5 => \^axiwriterespvalid_valout\,
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF57770000"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I1 => Axi_AccessState_StaReg(0),
      I2 => AxiWriteDataValid_ValIn,
      I3 => AxiWriteAddrValid_ValIn,
      I4 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFFF"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiReadAddrValid_ValIn,
      I4 => AxiWriteRespValid_ValReg,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFFFD"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I1 => AxiWriteAddrReady_RdyReg,
      I2 => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\,
      I3 => AxiReadAddrValid_ValIn,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(0)
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(1)
    );
\Holdover_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000010"
    )
        port map (
      I0 => \Holdover_CntReg[1]_i_2_n_0\,
      I1 => \^clocktime_timejump_datout\,
      I2 => \^clocktime_valout\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      I5 => Holdover_CntReg(0),
      O => \Holdover_CntReg[0]_i_1_n_0\
    );
\Holdover_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D00000002"
    )
        port map (
      I0 => Holdover_CntReg(0),
      I1 => \Holdover_CntReg[1]_i_2_n_0\,
      I2 => \Holdover_CntReg[1]_i_3_n_0\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      I5 => Holdover_CntReg(1),
      O => \Holdover_CntReg[1]_i_1_n_0\
    );
\Holdover_CntReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F88F"
    )
        port map (
      I0 => Holdover_CntReg(1),
      I1 => Holdover_CntReg(0),
      I2 => ClockTimeB0_DatReg,
      I3 => \^clocktime_second_datout\(0),
      O => \Holdover_CntReg[1]_i_2_n_0\
    );
\Holdover_CntReg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^clocktime_timejump_datout\,
      I1 => \^clocktime_valout\,
      O => \Holdover_CntReg[1]_i_3_n_0\
    );
\Holdover_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Holdover_CntReg[0]_i_1_n_0\,
      Q => Holdover_CntReg(0)
    );
\Holdover_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \Holdover_CntReg[1]_i_1_n_0\,
      Q => Holdover_CntReg(1)
    );
InHoldover_DatReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => InSync_DatReg1_out,
      I1 => Holdover_CntReg(1),
      I2 => Holdover_CntReg(0),
      O => InHoldover_DatReg0_out
    );
InHoldover_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => InHoldover_DatReg0_out,
      Q => \^d\(1)
    );
InSync_DatReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => OffsetArray_DatReg(2),
      I1 => \ClockControl_DatReg_reg_n_0_[0]\,
      I2 => OffsetArray_DatReg(1),
      I3 => OffsetArray_DatReg(3),
      I4 => OffsetArray_DatReg(0),
      O => InSync_DatReg1_out
    );
InSync_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => InSync_DatReg1_out,
      Q => \^d\(0)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg__0\(0),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(9),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(10),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(10),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(11),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(11),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(12),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(12),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(13),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(13),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(14),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(14),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(15),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(15),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(16),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(16),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(17),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(17),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(18),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(18),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(19),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(0),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(1),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(19),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(20),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(20),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(21),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(21),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(22),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(22),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(23),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(23),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(24),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(24),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(25),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(25),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(26),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(26),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(27),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(27),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(28),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(28),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(29),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(1),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(2),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(29),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(30),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(30),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(31),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(31),
      I1 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(32),
      I1 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I2 => StartCalcOffsetInterval_EvtReg,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(34),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(33),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(35),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(36),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(37),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I1 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(34),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(38),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(37),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(39),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(38),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(2),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(3),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(40),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(39),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(41),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(39),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(38),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(37),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(42),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(41),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(43),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(42),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(44),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(43),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(45),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(43),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(42),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(41),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(46),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(45),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(47),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(46),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(48),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(47),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(49),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(47),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(46),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(45),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(3),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(4),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(50),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(49),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(51),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(50),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(52),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(51),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(53),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(51),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(50),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(49),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(54),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(53),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(55),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(54),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(56),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(55),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(57),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(55),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(54),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(53),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(58),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(57),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(59),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(58),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(4),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(5),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(60),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(59),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(61),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(59),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(58),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(57),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      I1 => CalcOffsetInterval_StaReg,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(55),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(61),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(62),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(59),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(57),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(58),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(55),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(54),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(53),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(51),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(50),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(49),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(47),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalExtend_DatReg0(62),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(61),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(53),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(54),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(51),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(49),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(50),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(47),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(46),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(45),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(43),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(42),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(41),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(39),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(45),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(46),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(43),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(41),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(42),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(39),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(38),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(37),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I1 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(35),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I1 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(32),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(31),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(37),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(38),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(35),
      I2 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(34),
      I1 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(33),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(31),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(32),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(30),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(29),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(28),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(27),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(26),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(25),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(24),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(23),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(29),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(30),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(27),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(28),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(25),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(26),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(61),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(23),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(24),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(22),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(21),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(20),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(19),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(18),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(17),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(16),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(15),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(21),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(22),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(19),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(20),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(17),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(18),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(15),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(16),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(14),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(13),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(12),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(11),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(10),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(9),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(8),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(7),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(13),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(14),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(11),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(12),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(9),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(10),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(7),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(8),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(6),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(5),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(62),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(61),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(4),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(3),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(2),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(1),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(5),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(6),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(3),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(4),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(1),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(2),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(0),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(59),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(58),
      I1 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(57),
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(5),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(6),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(6),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(7),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(7),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(8),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(8),
      I1 => StartCalcOffsetInterval_EvtReg,
      I2 => \OffsetAdjustmentMux_Interval_DatReg__0\(9),
      I3 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[0]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(0)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[10]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(10)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[11]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(11)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[12]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(12)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[13]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(13)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[14]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(14)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[15]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(15)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[16]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(16)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[17]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(17)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[18]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(18)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[19]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(19)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[1]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(1)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[20]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(20)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[21]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(21)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[22]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(22)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[23]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(23)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[24]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(24)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[25]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(25)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[26]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(26)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[27]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(27)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[28]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(28)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[29]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(29)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[2]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(2)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[30]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(30)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[31]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(31)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[32]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(32)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[33]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(33)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[34]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(34)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[35]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(35)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[36]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(37)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(36 downto 33),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(37 downto 34),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[37]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[38]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(38)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[39]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(39)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[3]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(3)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[40]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(41)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[37]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(40 downto 37),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(41 downto 38),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[41]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[42]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(42)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[43]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(43)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[44]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(45)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[41]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(44 downto 41),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(45 downto 42),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[45]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[46]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(46)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[47]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(47)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[48]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(49)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[45]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(48 downto 45),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(49 downto 46),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[49]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[4]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(4)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[50]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(50)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[51]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(51)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[52]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(53)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[49]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(52 downto 49),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(53 downto 50),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[53]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[54]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(54)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[55]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(55)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[56]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(57)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[53]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(56 downto 53),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(57 downto 54),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[57]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[58]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(58)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[59]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(59)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[5]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(5)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[60]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(61)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[57]_i_2_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(60 downto 57),
      O(3 downto 0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(61 downto 58),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_3_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_4_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_5_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[61]_i_6_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_2_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(62)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_25_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_26_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_27_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_28_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_29_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_30_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_31_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_32_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_34_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_35_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_36_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_37_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_38_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_39_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_40_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_41_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[61]_i_2_n_0\,
      CO(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => OffsetAdjustmentMux_IntervalExtend_DatReg0(62),
      S(3 downto 1) => B"000",
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_5_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_43_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_44_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_45_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_46_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_47_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_48_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_49_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_50_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_7_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_8_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_9_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_10_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_11_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_12_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_13_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_14_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_52_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_53_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_54_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_55_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_56_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_57_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_58_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_59_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_61_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_62_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_63_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_64_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_65_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_66_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_67_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_68_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_15_n_0\,
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_16_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_17_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_18_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_19_n_0\,
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_20_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_21_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_22_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_23_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_0\,
      CO(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_1\,
      CO(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_2\,
      CO(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_69_n_0\,
      DI(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_70_n_0\,
      DI(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_71_n_0\,
      DI(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(0),
      O(3 downto 0) => \NLW_OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_72_n_0\,
      S(2) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_73_n_0\,
      S(1) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_74_n_0\,
      S(0) => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_75_n_0\
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[6]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(6)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[7]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(7)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[8]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(8)
    );
\OffsetAdjustmentMux_IntervalExtend_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_IntervalExtend_DatReg[9]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_IntervalExtend_DatReg__0\(9)
    );
\OffsetAdjustmentMux_Interval_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[0]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[0]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(0),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(0),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[0]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[0]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(0),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(0),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(0),
      O => \OffsetAdjustmentMux_Interval_DatReg[0]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[10]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[10]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[10]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[10]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(10),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(10),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[10]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(10),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(10),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(10),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[10]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[11]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[11]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[11]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(11),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(11),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[11]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[11]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(11),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(11),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(11),
      O => \OffsetAdjustmentMux_Interval_DatReg[11]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[12]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[12]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[12]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(12),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(12),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[12]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[12]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(12),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(12),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(12),
      O => \OffsetAdjustmentMux_Interval_DatReg[12]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[13]_i_2_n_0\,
      I2 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[13]\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[13]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Interval_DatIn(13),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Interval_DatIn(13),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Interval_DatReg[13]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[13]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(13),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(13),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(13),
      O => \OffsetAdjustmentMux_Interval_DatReg[13]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[14]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[14]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[14]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(14),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(14),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[14]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[14]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(14),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(14),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(14),
      O => \OffsetAdjustmentMux_Interval_DatReg[14]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[15]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[15]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[15]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(15),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(15),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[15]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[15]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(15),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(15),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(15),
      O => \OffsetAdjustmentMux_Interval_DatReg[15]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[16]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[16]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[16]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(16),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(16),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[16]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[16]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(16),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(16),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(16),
      O => \OffsetAdjustmentMux_Interval_DatReg[16]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[17]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[17]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[17]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[17]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(17),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(17),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[17]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(17),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(17),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(17),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[17]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[18]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[18]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[18]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[18]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(18),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(18),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[18]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(18),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(18),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(18),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[18]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[19]_i_2_n_0\,
      I2 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[19]\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[19]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Interval_DatIn(19),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Interval_DatIn(19),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Interval_DatReg[19]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[19]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(19),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(19),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(19),
      O => \OffsetAdjustmentMux_Interval_DatReg[19]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[1]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[1]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[1]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[1]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(1),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(1),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[1]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(1),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(1),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(1),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[1]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[20]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[20]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[20]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(20),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(20),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[20]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[20]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(20),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(20),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(20),
      O => \OffsetAdjustmentMux_Interval_DatReg[20]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[21]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[21]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[21]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(21),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(21),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[21]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[21]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(21),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(21),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(21),
      O => \OffsetAdjustmentMux_Interval_DatReg[21]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[22]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[22]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[22]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(22),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(22),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[22]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[22]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(22),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(22),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(22),
      O => \OffsetAdjustmentMux_Interval_DatReg[22]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[23]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[23]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[23]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(23),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(23),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[23]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[23]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(23),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(23),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(23),
      O => \OffsetAdjustmentMux_Interval_DatReg[23]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[24]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[24]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[24]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(24),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(24),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[24]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[24]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(24),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(24),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(24),
      O => \OffsetAdjustmentMux_Interval_DatReg[24]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[25]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[25]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[25]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[25]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(25),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(25),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[25]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(25),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(25),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(25),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[25]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[26]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[26]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[26]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[26]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(26),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(26),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[26]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(26),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(26),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(26),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[26]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[27]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[27]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[27]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(27),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(27),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[27]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[27]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(27),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(27),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(27),
      O => \OffsetAdjustmentMux_Interval_DatReg[27]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[28]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[28]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[28]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(28),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(28),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[28]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[28]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(28),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(28),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(28),
      O => \OffsetAdjustmentMux_Interval_DatReg[28]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[29]_i_2_n_0\,
      I2 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[29]\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Interval_DatIn(29),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Interval_DatIn(29),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Interval_DatReg[29]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[29]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(29),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(29),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(29),
      O => \OffsetAdjustmentMux_Interval_DatReg[29]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[2]_i_2_n_0\,
      I2 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[2]\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[2]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[2]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Interval_DatIn(2),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Interval_DatIn(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[2]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(2),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(2),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(2),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[2]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[30]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[30]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(30),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(30),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[30]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[30]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(30),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(30),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(30),
      O => \OffsetAdjustmentMux_Interval_DatReg[30]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[31]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => data16(6),
      I1 => data16(7),
      I2 => data16(4),
      I3 => data16(5),
      I4 => TimeAdjustmentMux_ValReg_i_4_n_0,
      O => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(31),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(31),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_4_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[31]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(31),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(31),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(31),
      O => \OffsetAdjustmentMux_Interval_DatReg[31]_i_4_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[3]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[3]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[3]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(3),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(3),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[3]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[3]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(3),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(3),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(3),
      O => \OffsetAdjustmentMux_Interval_DatReg[3]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[4]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[4]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[4]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(4),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(4),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[4]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[4]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(4),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(4),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(4),
      O => \OffsetAdjustmentMux_Interval_DatReg[4]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[5]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[5]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[5]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(5),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(5),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[5]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[5]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(5),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(5),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(5),
      O => \OffsetAdjustmentMux_Interval_DatReg[5]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[6]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[6]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[6]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(6),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(6),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[6]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[6]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(6),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(6),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(6),
      O => \OffsetAdjustmentMux_Interval_DatReg[6]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[7]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[7]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[7]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(7),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(7),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[7]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[7]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(7),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(7),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(7),
      O => \OffsetAdjustmentMux_Interval_DatReg[7]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[8]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[8]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[8]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Interval_DatIn(8),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Interval_DatIn(8),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Interval_DatReg[8]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[8]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => data16(2),
      I1 => OffsetAdjustmentIn1_Interval_DatIn(8),
      I2 => data16(0),
      I3 => data16(1),
      I4 => OffsetAdjustmentIn2_Interval_DatIn(8),
      I5 => OffsetAdjustmentIn3_Interval_DatIn(8),
      O => \OffsetAdjustmentMux_Interval_DatReg[8]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \ClockOffsetAdjInterval_DatReg_reg_n_0_[9]\,
      I2 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Interval_DatReg[9]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[9]_i_1_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Interval_DatReg[9]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn5_Interval_DatIn(9),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn4_Interval_DatIn(9),
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Interval_DatReg[9]_i_2_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Interval_DatIn(9),
      I1 => data16(0),
      I2 => data16(1),
      I3 => OffsetAdjustmentIn2_Interval_DatIn(9),
      I4 => OffsetAdjustmentIn3_Interval_DatIn(9),
      I5 => data16(2),
      O => \OffsetAdjustmentMux_Interval_DatReg[9]_i_3_n_0\
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[0]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(0)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[10]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(10)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[11]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(11)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[12]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(12)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[13]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(13)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[14]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(14)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[15]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(15)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[16]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(16)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[17]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(17)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[18]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(18)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[19]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(19)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[1]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(1)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[20]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(20)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[21]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(21)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[22]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(22)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[23]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(23)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[24]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(24)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[25]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(25)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[26]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(26)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[27]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(27)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[28]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(28)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[29]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(29)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[2]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(2)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[30]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(30)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[31]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(31)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[3]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(3)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[4]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(4)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[5]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(5)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[6]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(6)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[7]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(7)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[8]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(8)
    );
\OffsetAdjustmentMux_Interval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Interval_DatReg[9]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_Interval_DatReg__0\(9)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(0),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(0),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(0),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(0),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(0),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(10),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(10),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(10),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(10),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[11]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(11),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(11),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(11),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(11),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[12]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(12),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(12),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(12),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(12),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(12),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[13]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A222AAA"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_4_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I2 => OffsetAdjustmentIn4_Nanosecond_DatIn(13),
      I3 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I4 => OffsetAdjustmentIn5_Nanosecond_DatIn(13),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(13),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(13),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(13),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(14),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(14),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(14),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(14),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(14),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[15]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(15),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(15),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(15),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(15),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(16),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(16),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(16),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(16),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[17]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_4_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(17),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(17),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(17),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(17),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(17),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(18),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(18),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(18),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(18),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(18),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[19]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(19),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(19),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(19),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(19),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[1]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_4_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(1),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(1),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(1),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(1),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(1),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(20),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(20),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(20),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(20),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[21]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(21),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(21),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(21),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(21),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(21),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(22),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(22),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(22),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(22),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(22),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[23]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(23),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(23),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(23),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(23),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(24),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(24),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(24),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(24),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(24),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[25]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_4_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(25),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(25),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(25),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(25),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(25),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(26),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(26),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(26),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(26),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(26),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[27]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(27),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(27),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(27),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(27),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(28),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(28),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(28),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(28),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[29]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(29),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(29),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(29),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(29),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(29),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(2),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(2),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(2),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(2),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(2),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_1_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(31),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(31),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(31),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(31),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(31),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[3]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(3),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(3),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(3),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(3),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(3),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Nanosecond_DatIn(4),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Nanosecond_DatIn(4),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(4),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(4),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(4),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[5]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(5),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(5),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(5),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(5),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(5),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(6),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(6),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(6),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(6),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(6),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[7]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(7),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(7),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(7),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(7),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(7),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_3_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[8]\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Nanosecond_DatIn(8),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Nanosecond_DatIn(8),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Nanosecond_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Nanosecond_DatIn(8),
      I5 => OffsetAdjustmentIn3_Nanosecond_DatIn(8),
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3_n_0\,
      I1 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[9]\,
      I3 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => OffsetAdjustmentIn4_Nanosecond_DatIn(9),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn5_Nanosecond_DatIn(9),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_4_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Nanosecond_DatIn(9),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Nanosecond_DatIn(9),
      I4 => OffsetAdjustmentIn3_Nanosecond_DatIn(9),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_4_n_0\
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(0)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(10)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(11)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(12)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(13)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(14)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(15)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(16)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(17)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(18)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(19)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(1)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(20)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(21)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(22)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(23)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(24)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(25)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(26)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(27)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(28)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(29)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(2)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(30)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(31)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(3)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(4)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(5)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(6)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(7)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(8)
    );
\OffsetAdjustmentMux_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Nanosecond_DatReg(9)
    );
\OffsetAdjustmentMux_PeriodExtend_DatReg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA800"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I1 => OffsetAdjustmentMux_ValReg_i_2_n_0,
      I2 => OffsetAdjustmentMux_ValReg_reg_n_0,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36),
      O => \OffsetAdjustmentMux_PeriodExtend_DatReg[36]_i_1_n_0\
    );
\OffsetAdjustmentMux_PeriodExtend_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_PeriodExtend_DatReg[36]_i_1_n_0\,
      Q => \OffsetAdjustmentMux_PeriodExtend_DatReg__0\(36)
    );
\OffsetAdjustmentMux_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[0]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[0]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[0]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(0),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(0),
      O => \OffsetAdjustmentMux_Second_DatReg[0]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(0),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(0),
      I4 => OffsetAdjustmentIn3_Second_DatIn(0),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[0]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[10]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[10]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(10),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(10),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[10]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[10]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(10),
      I5 => OffsetAdjustmentIn3_Second_DatIn(10),
      O => \OffsetAdjustmentMux_Second_DatReg[10]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[11]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[11]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(11),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(11),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[11]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[11]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(11),
      I5 => OffsetAdjustmentIn3_Second_DatIn(11),
      O => \OffsetAdjustmentMux_Second_DatReg[11]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[12]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[12]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(12),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(12),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[12]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[12]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(12),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(12),
      I5 => OffsetAdjustmentIn3_Second_DatIn(12),
      O => \OffsetAdjustmentMux_Second_DatReg[12]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[13]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[13]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(13),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(13),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[13]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[13]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(13),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(13),
      I5 => OffsetAdjustmentIn3_Second_DatIn(13),
      O => \OffsetAdjustmentMux_Second_DatReg[13]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[14]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[14]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[14]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(14),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(14),
      O => \OffsetAdjustmentMux_Second_DatReg[14]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(14),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(14),
      I4 => OffsetAdjustmentIn3_Second_DatIn(14),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[14]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[15]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[15]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(15),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(15),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[15]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[15]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(15),
      I5 => OffsetAdjustmentIn3_Second_DatIn(15),
      O => \OffsetAdjustmentMux_Second_DatReg[15]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[16]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[16]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(16),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(16),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[16]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[16]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(16),
      I5 => OffsetAdjustmentIn3_Second_DatIn(16),
      O => \OffsetAdjustmentMux_Second_DatReg[16]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[17]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[17]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[17]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(17),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(17),
      O => \OffsetAdjustmentMux_Second_DatReg[17]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(17),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(17),
      I4 => OffsetAdjustmentIn3_Second_DatIn(17),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[17]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[18]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[18]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(18),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(18),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[18]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[18]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(18),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(18),
      I5 => OffsetAdjustmentIn3_Second_DatIn(18),
      O => \OffsetAdjustmentMux_Second_DatReg[18]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[19]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[19]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF0000FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustmentIn5_Second_DatIn(19),
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => OffsetAdjustmentIn4_Second_DatIn(19),
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => \OffsetAdjustmentMux_Second_DatReg[19]_i_3_n_0\,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[19]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(19),
      I5 => OffsetAdjustmentIn3_Second_DatIn(19),
      O => \OffsetAdjustmentMux_Second_DatReg[19]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[1]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[1]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[1]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(1),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(1),
      O => \OffsetAdjustmentMux_Second_DatReg[1]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(1),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(1),
      I4 => OffsetAdjustmentIn3_Second_DatIn(1),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[1]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[20]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[20]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(20),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(20),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[20]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[20]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(20),
      I5 => OffsetAdjustmentIn3_Second_DatIn(20),
      O => \OffsetAdjustmentMux_Second_DatReg[20]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[21]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[21]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(21),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(21),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[21]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[21]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(21),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(21),
      I5 => OffsetAdjustmentIn3_Second_DatIn(21),
      O => \OffsetAdjustmentMux_Second_DatReg[21]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[22]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[22]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(22),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(22),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[22]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[22]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(22),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(22),
      I5 => OffsetAdjustmentIn3_Second_DatIn(22),
      O => \OffsetAdjustmentMux_Second_DatReg[22]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[23]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[23]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(23),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(23),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[23]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[23]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(23),
      I5 => OffsetAdjustmentIn3_Second_DatIn(23),
      O => \OffsetAdjustmentMux_Second_DatReg[23]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[24]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[24]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[24]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(24),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(24),
      O => \OffsetAdjustmentMux_Second_DatReg[24]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(24),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(24),
      I4 => OffsetAdjustmentIn3_Second_DatIn(24),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[24]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[25]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[25]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[25]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(25),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(25),
      O => \OffsetAdjustmentMux_Second_DatReg[25]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(25),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(25),
      I4 => OffsetAdjustmentIn3_Second_DatIn(25),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[25]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[26]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[26]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(26),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(26),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[26]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[26]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(26),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(26),
      I5 => OffsetAdjustmentIn3_Second_DatIn(26),
      O => \OffsetAdjustmentMux_Second_DatReg[26]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[27]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[27]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(27),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(27),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[27]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[27]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(27),
      I5 => OffsetAdjustmentIn3_Second_DatIn(27),
      O => \OffsetAdjustmentMux_Second_DatReg[27]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[28]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[28]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(28),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(28),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[28]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[28]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(28),
      I5 => OffsetAdjustmentIn3_Second_DatIn(28),
      O => \OffsetAdjustmentMux_Second_DatReg[28]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[29]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(29),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(29),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[29]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[29]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(29),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(29),
      I5 => OffsetAdjustmentIn3_Second_DatIn(29),
      O => \OffsetAdjustmentMux_Second_DatReg[29]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[2]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[2]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(2),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(2),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[2]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[2]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(2),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(2),
      I5 => OffsetAdjustmentIn3_Second_DatIn(2),
      O => \OffsetAdjustmentMux_Second_DatReg[2]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[30]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[30]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[30]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(30),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(30),
      O => \OffsetAdjustmentMux_Second_DatReg[30]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(30),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(30),
      I4 => OffsetAdjustmentIn3_Second_DatIn(30),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[30]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[31]_i_4_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[31]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetAdjustmentMux_ValReg_reg_n_0,
      I1 => OffsetAdjustmentMux_ValReg_i_2_n_0,
      O => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[31]_i_5_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(31),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(31),
      O => \OffsetAdjustmentMux_Second_DatReg[31]_i_4_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(31),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(31),
      I4 => OffsetAdjustmentIn3_Second_DatIn(31),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[31]_i_5_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[3]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[3]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[3]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(3),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(3),
      O => \OffsetAdjustmentMux_Second_DatReg[3]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(3),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(3),
      I4 => OffsetAdjustmentIn3_Second_DatIn(3),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[3]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[4]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[4]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(4),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(4),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[4]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[4]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(4),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(4),
      I5 => OffsetAdjustmentIn3_Second_DatIn(4),
      O => \OffsetAdjustmentMux_Second_DatReg[4]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[5]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[5]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(5),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(5),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[5]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[5]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(5),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(5),
      I5 => OffsetAdjustmentIn3_Second_DatIn(5),
      O => \OffsetAdjustmentMux_Second_DatReg[5]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[6]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[6]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(6),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(6),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[6]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[6]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(6),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(6),
      I5 => OffsetAdjustmentIn3_Second_DatIn(6),
      O => \OffsetAdjustmentMux_Second_DatReg[6]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[7]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[7]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[7]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(7),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(7),
      O => \OffsetAdjustmentMux_Second_DatReg[7]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(7),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(7),
      I4 => OffsetAdjustmentIn3_Second_DatIn(7),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[7]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[8]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[8]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Second_DatIn(8),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Second_DatIn(8),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \OffsetAdjustmentMux_Second_DatReg[8]_i_3_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[8]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Second_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Second_DatIn(8),
      I5 => OffsetAdjustmentIn3_Second_DatIn(8),
      O => \OffsetAdjustmentMux_Second_DatReg[8]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[9]_i_2_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[9]_i_1_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[9]_i_3_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_Second_DatIn(9),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_Second_DatIn(9),
      O => \OffsetAdjustmentMux_Second_DatReg[9]_i_2_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_Second_DatIn(9),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_Second_DatIn(9),
      I4 => OffsetAdjustmentIn3_Second_DatIn(9),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \OffsetAdjustmentMux_Second_DatReg[9]_i_3_n_0\
    );
\OffsetAdjustmentMux_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[0]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(0)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[10]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(10)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[11]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(11)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[12]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(12)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[13]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(13)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[14]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(14)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[15]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(15)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[16]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(16)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[17]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(17)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[18]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(18)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[19]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(19)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[1]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(1)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[20]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(20)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[21]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(21)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[22]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(22)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[23]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(23)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[24]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(24)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[25]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(25)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[26]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(26)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[27]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(27)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[28]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(28)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[29]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(29)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[2]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(2)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[30]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(30)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[31]_i_2_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(31)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[3]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(3)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[4]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(4)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[5]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(5)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[6]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(6)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[7]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(7)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[8]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(8)
    );
\OffsetAdjustmentMux_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetAdjustmentMux_Second_DatReg[9]_i_1_n_0\,
      Q => OffsetAdjustmentMux_Second_DatReg(9)
    );
OffsetAdjustmentMux_Sign_DatReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => OffsetAdjustmentMux_Sign_DatReg_i_2_n_0,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => data5,
      I3 => \ClockControl_DatReg_reg[0]_rep__5_n_0\,
      O => OffsetAdjustmentMux_Sign_DatReg17_out
    );
OffsetAdjustmentMux_Sign_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentIn5_Sign_DatIn,
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => OffsetAdjustmentIn4_Sign_DatIn,
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_Sign_DatReg_i_3_n_0,
      O => OffsetAdjustmentMux_Sign_DatReg_i_2_n_0
    );
OffsetAdjustmentMux_Sign_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => OffsetAdjustmentIn1_Sign_DatIn,
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => OffsetAdjustmentIn2_Sign_DatIn,
      I5 => OffsetAdjustmentIn3_Sign_DatIn,
      O => OffsetAdjustmentMux_Sign_DatReg_i_3_n_0
    );
OffsetAdjustmentMux_Sign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => OffsetAdjustmentMux_Sign_DatReg17_out,
      Q => OffsetAdjustmentMux_Sign_DatReg
    );
OffsetAdjustmentMux_ValReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I1 => OffsetAdjustmentMux_ValReg_i_2_n_0,
      O => OffsetAdjustmentMux_ValReg
    );
OffsetAdjustmentMux_ValReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => OffsetAdjustmentMux_ValReg_i_3_n_0,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => p_2_in,
      O => OffsetAdjustmentMux_ValReg_i_2_n_0
    );
OffsetAdjustmentMux_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => OffsetAdjustmentMux_ValReg_i_4_n_0,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => OffsetAdjustmentIn5_ValIn,
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => OffsetAdjustmentIn4_ValIn,
      O => OffsetAdjustmentMux_ValReg_i_3_n_0
    );
OffsetAdjustmentMux_ValReg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => OffsetAdjustmentIn1_ValIn,
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => OffsetAdjustmentIn2_ValIn,
      I4 => OffsetAdjustmentIn3_ValIn,
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => OffsetAdjustmentMux_ValReg_i_4_n_0
    );
OffsetAdjustmentMux_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => OffsetAdjustmentMux_ValReg,
      Q => OffsetAdjustmentMux_ValReg_reg_n_0
    );
\OffsetArray_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_2_n_0,
      I1 => \OffsetAdjustmentMux_Second_DatReg[16]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[20]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[2]_i_2_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_2_n_0\,
      I5 => \OffsetArray_DatReg[0]_i_3_n_0\,
      O => \OffsetArray_DatReg[0]_i_1_n_0\
    );
\OffsetArray_DatReg[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[31]\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\,
      I2 => \ClockInSyncThreshold_DatReg_reg_n_0_[30]\,
      I3 => \ClockStatusOffset_DatReg[30]_i_1_n_0\,
      O => \OffsetArray_DatReg[0]_i_10_n_0\
    );
\OffsetArray_DatReg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[29]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[28]\,
      O => \OffsetArray_DatReg[0]_i_11_n_0\
    );
\OffsetArray_DatReg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[27]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[26]\,
      O => \OffsetArray_DatReg[0]_i_12_n_0\
    );
\OffsetArray_DatReg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[25]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[24]\,
      O => \OffsetArray_DatReg[0]_i_13_n_0\
    );
\OffsetArray_DatReg[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[31]_i_2_n_0\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[31]\,
      I2 => \ClockStatusOffset_DatReg[30]_i_1_n_0\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[30]\,
      O => \OffsetArray_DatReg[0]_i_14_n_0\
    );
\OffsetArray_DatReg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[28]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[29]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[29]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[28]\,
      O => \OffsetArray_DatReg[0]_i_15_n_0\
    );
\OffsetArray_DatReg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[26]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[27]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[27]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[26]\,
      O => \OffsetArray_DatReg[0]_i_16_n_0\
    );
\OffsetArray_DatReg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[24]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[25]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[25]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[24]\,
      O => \OffsetArray_DatReg[0]_i_17_n_0\
    );
\OffsetArray_DatReg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[6]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[22]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[12]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[10]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_18_n_0\
    );
\OffsetArray_DatReg[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[14]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[4]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[11]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[30]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_19_n_0\
    );
\OffsetArray_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[3]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[15]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[19]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[1]_i_2_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_4_n_0\,
      O => \OffsetArray_DatReg[0]_i_2_n_0\
    );
\OffsetArray_DatReg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[23]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[22]\,
      O => \OffsetArray_DatReg[0]_i_21_n_0\
    );
\OffsetArray_DatReg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF150015000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[20]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[21]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_22_n_0\
    );
\OffsetArray_DatReg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF150015000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[18]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[19]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_23_n_0\
    );
\OffsetArray_DatReg[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[17]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[16]\,
      O => \OffsetArray_DatReg[0]_i_24_n_0\
    );
\OffsetArray_DatReg[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[22]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[23]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[23]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[22]\,
      O => \OffsetArray_DatReg[0]_i_25_n_0\
    );
\OffsetArray_DatReg[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[20]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[20]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[21]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_26_n_0\
    );
\OffsetArray_DatReg[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[18]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[18]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[19]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_27_n_0\
    );
\OffsetArray_DatReg[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[16]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[17]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[17]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[16]\,
      O => \OffsetArray_DatReg[0]_i_28_n_0\
    );
\OffsetArray_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \OffsetArray_DatReg[0]_i_5_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[8]_i_2_n_0\,
      I2 => OffsetArray_DatReg2,
      I3 => \ClockControl_DatReg_reg_n_0_[0]\,
      I4 => \OffsetArray_DatReg[0]_i_7_n_0\,
      I5 => \OffsetArray_DatReg[0]_i_8_n_0\,
      O => \OffsetArray_DatReg[0]_i_3_n_0\
    );
\OffsetArray_DatReg[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF150015000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[14]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[15]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_30_n_0\
    );
\OffsetArray_DatReg[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[13]\,
      I2 => \OffsetArray_DatReg[0]_i_46_n_0\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[12]\,
      O => \OffsetArray_DatReg[0]_i_31_n_0\
    );
\OffsetArray_DatReg[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[11]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[10]\,
      O => \OffsetArray_DatReg[0]_i_32_n_0\
    );
\OffsetArray_DatReg[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => \ClockInSyncThreshold_DatReg_reg_n_0_[9]\,
      I2 => \OffsetArray_DatReg[0]_i_47_n_0\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[8]\,
      O => \OffsetArray_DatReg[0]_i_33_n_0\
    );
\OffsetArray_DatReg[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA15EA150000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Interval_DatReg[31]_i_2_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[14]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[14]\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[15]\,
      I5 => \OffsetAdjustmentMux_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_34_n_0\
    );
\OffsetArray_DatReg[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \OffsetArray_DatReg[0]_i_46_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[12]_i_2_n_0\,
      I2 => \ClockInSyncThreshold_DatReg_reg_n_0_[12]\,
      O => \OffsetArray_DatReg[0]_i_35_n_0\
    );
\OffsetArray_DatReg[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[10]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[11]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[11]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[10]\,
      O => \OffsetArray_DatReg[0]_i_36_n_0\
    );
\OffsetArray_DatReg[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \OffsetArray_DatReg[0]_i_47_n_0\,
      I1 => \OffsetAdjustmentMux_Nanosecond_DatReg[8]_i_2_n_0\,
      I2 => \ClockInSyncThreshold_DatReg_reg_n_0_[8]\,
      O => \OffsetArray_DatReg[0]_i_37_n_0\
    );
\OffsetArray_DatReg[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[7]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[6]\,
      O => \OffsetArray_DatReg[0]_i_38_n_0\
    );
\OffsetArray_DatReg[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[5]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[4]\,
      O => \OffsetArray_DatReg[0]_i_39_n_0\
    );
\OffsetArray_DatReg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[9]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[23]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[28]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[7]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_4_n_0\
    );
\OffsetArray_DatReg[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF151500FF000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[3]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[2]\,
      O => \OffsetArray_DatReg[0]_i_40_n_0\
    );
\OffsetArray_DatReg[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF070700FF000000"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\,
      I3 => \ClockInSyncThreshold_DatReg_reg_n_0_[1]\,
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[0]\,
      O => \OffsetArray_DatReg[0]_i_41_n_0\
    );
\OffsetArray_DatReg[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[6]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[7]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[7]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[6]\,
      O => \OffsetArray_DatReg[0]_i_42_n_0\
    );
\OffsetArray_DatReg[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[4]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[5]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[5]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[4]\,
      O => \OffsetArray_DatReg[0]_i_43_n_0\
    );
\OffsetArray_DatReg[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAEA0000151500"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I2 => \ClockOffsetAdjValue_DatReg_reg_n_0_[2]\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[3]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[3]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[2]\,
      O => \OffsetArray_DatReg[0]_i_44_n_0\
    );
\OffsetArray_DatReg[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8F80000070700"
    )
        port map (
      I0 => \DriftAdjustmentMux_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => \ClockOffsetAdjValue_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustmentMux_Nanosecond_DatReg[0]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Nanosecond_DatReg[1]_i_2_n_0\,
      I4 => \ClockInSyncThreshold_DatReg_reg_n_0_[1]\,
      I5 => \ClockInSyncThreshold_DatReg_reg_n_0_[0]\,
      O => \OffsetArray_DatReg[0]_i_45_n_0\
    );
\OffsetArray_DatReg[0]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5656A656"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[13]\,
      I1 => \OffsetArray_DatReg[0]_i_48_n_0\,
      I2 => data16(7),
      I3 => data16(6),
      I4 => \OffsetArray_DatReg[0]_i_49_n_0\,
      O => \OffsetArray_DatReg[0]_i_46_n_0\
    );
\OffsetArray_DatReg[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5656A656"
    )
        port map (
      I0 => \ClockInSyncThreshold_DatReg_reg_n_0_[9]\,
      I1 => \OffsetArray_DatReg[0]_i_50_n_0\,
      I2 => data16(7),
      I3 => data16(6),
      I4 => \OffsetArray_DatReg[0]_i_51_n_0\,
      O => \OffsetArray_DatReg[0]_i_47_n_0\
    );
\OffsetArray_DatReg[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data16(6),
      I1 => data16(3),
      I2 => data16(4),
      I3 => data16(5),
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[13]_i_3_n_0\,
      O => \OffsetArray_DatReg[0]_i_48_n_0\
    );
\OffsetArray_DatReg[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \ClockOffsetAdjValue_DatReg_reg_n_0_[13]\,
      I1 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_52_n_0\,
      I5 => \OffsetArray_DatReg[0]_i_53_n_0\,
      O => \OffsetArray_DatReg[0]_i_49_n_0\
    );
\OffsetArray_DatReg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[31]_i_4_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[5]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[24]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[26]_i_2_n_0\,
      O => \OffsetArray_DatReg[0]_i_5_n_0\
    );
\OffsetArray_DatReg[0]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data16(6),
      I1 => data16(3),
      I2 => data16(4),
      I3 => data16(5),
      I4 => \OffsetAdjustmentMux_Nanosecond_DatReg[9]_i_3_n_0\,
      O => \OffsetArray_DatReg[0]_i_50_n_0\
    );
\OffsetArray_DatReg[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \ClockOffsetAdjValue_DatReg_reg_n_0_[9]\,
      I1 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_52_n_0\,
      I5 => \OffsetArray_DatReg[0]_i_53_n_0\,
      O => \OffsetArray_DatReg[0]_i_51_n_0\
    );
\OffsetArray_DatReg[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => data16(5),
      I1 => data16(3),
      I2 => data16(4),
      O => \OffsetArray_DatReg[0]_i_52_n_0\
    );
\OffsetArray_DatReg[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data16(4),
      I1 => data16(5),
      O => \OffsetArray_DatReg[0]_i_53_n_0\
    );
\OffsetArray_DatReg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[21]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[25]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[18]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[13]_i_2_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_18_n_0\,
      O => \OffsetArray_DatReg[0]_i_7_n_0\
    );
\OffsetArray_DatReg[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[17]_i_2_n_0\,
      I1 => \OffsetAdjustmentMux_Second_DatReg[27]_i_2_n_0\,
      I2 => \OffsetAdjustmentMux_Second_DatReg[0]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_Second_DatReg[29]_i_2_n_0\,
      I4 => \OffsetArray_DatReg[0]_i_19_n_0\,
      O => \OffsetArray_DatReg[0]_i_8_n_0\
    );
\OffsetArray_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[0]\,
      I1 => OffsetArray_DatReg(0),
      O => \OffsetArray_DatReg[1]_i_1_n_0\
    );
\OffsetArray_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[0]\,
      I1 => OffsetArray_DatReg(1),
      O => \OffsetArray_DatReg[2]_i_1_n_0\
    );
\OffsetArray_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_2_n_0,
      I1 => \OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0\,
      O => \OffsetArray_DatReg[3]_i_1_n_0\
    );
\OffsetArray_DatReg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg_n_0_[0]\,
      I1 => OffsetArray_DatReg(2),
      O => \OffsetArray_DatReg[3]_i_2_n_0\
    );
\OffsetArray_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetArray_DatReg[3]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetArray_DatReg[0]_i_1_n_0\,
      Q => OffsetArray_DatReg(0)
    );
\OffsetArray_DatReg_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetArray_DatReg_reg[0]_i_29_n_0\,
      CO(3) => \OffsetArray_DatReg_reg[0]_i_20_n_0\,
      CO(2) => \OffsetArray_DatReg_reg[0]_i_20_n_1\,
      CO(1) => \OffsetArray_DatReg_reg[0]_i_20_n_2\,
      CO(0) => \OffsetArray_DatReg_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetArray_DatReg[0]_i_30_n_0\,
      DI(2) => \OffsetArray_DatReg[0]_i_31_n_0\,
      DI(1) => \OffsetArray_DatReg[0]_i_32_n_0\,
      DI(0) => \OffsetArray_DatReg[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_OffsetArray_DatReg_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetArray_DatReg[0]_i_34_n_0\,
      S(2) => \OffsetArray_DatReg[0]_i_35_n_0\,
      S(1) => \OffsetArray_DatReg[0]_i_36_n_0\,
      S(0) => \OffsetArray_DatReg[0]_i_37_n_0\
    );
\OffsetArray_DatReg_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetArray_DatReg_reg[0]_i_29_n_0\,
      CO(2) => \OffsetArray_DatReg_reg[0]_i_29_n_1\,
      CO(1) => \OffsetArray_DatReg_reg[0]_i_29_n_2\,
      CO(0) => \OffsetArray_DatReg_reg[0]_i_29_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetArray_DatReg[0]_i_38_n_0\,
      DI(2) => \OffsetArray_DatReg[0]_i_39_n_0\,
      DI(1) => \OffsetArray_DatReg[0]_i_40_n_0\,
      DI(0) => \OffsetArray_DatReg[0]_i_41_n_0\,
      O(3 downto 0) => \NLW_OffsetArray_DatReg_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetArray_DatReg[0]_i_42_n_0\,
      S(2) => \OffsetArray_DatReg[0]_i_43_n_0\,
      S(1) => \OffsetArray_DatReg[0]_i_44_n_0\,
      S(0) => \OffsetArray_DatReg[0]_i_45_n_0\
    );
\OffsetArray_DatReg_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetArray_DatReg_reg[0]_i_9_n_0\,
      CO(3) => OffsetArray_DatReg2,
      CO(2) => \OffsetArray_DatReg_reg[0]_i_6_n_1\,
      CO(1) => \OffsetArray_DatReg_reg[0]_i_6_n_2\,
      CO(0) => \OffsetArray_DatReg_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetArray_DatReg[0]_i_10_n_0\,
      DI(2) => \OffsetArray_DatReg[0]_i_11_n_0\,
      DI(1) => \OffsetArray_DatReg[0]_i_12_n_0\,
      DI(0) => \OffsetArray_DatReg[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_OffsetArray_DatReg_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetArray_DatReg[0]_i_14_n_0\,
      S(2) => \OffsetArray_DatReg[0]_i_15_n_0\,
      S(1) => \OffsetArray_DatReg[0]_i_16_n_0\,
      S(0) => \OffsetArray_DatReg[0]_i_17_n_0\
    );
\OffsetArray_DatReg_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetArray_DatReg_reg[0]_i_20_n_0\,
      CO(3) => \OffsetArray_DatReg_reg[0]_i_9_n_0\,
      CO(2) => \OffsetArray_DatReg_reg[0]_i_9_n_1\,
      CO(1) => \OffsetArray_DatReg_reg[0]_i_9_n_2\,
      CO(0) => \OffsetArray_DatReg_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetArray_DatReg[0]_i_21_n_0\,
      DI(2) => \OffsetArray_DatReg[0]_i_22_n_0\,
      DI(1) => \OffsetArray_DatReg[0]_i_23_n_0\,
      DI(0) => \OffsetArray_DatReg[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_OffsetArray_DatReg_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetArray_DatReg[0]_i_25_n_0\,
      S(2) => \OffsetArray_DatReg[0]_i_26_n_0\,
      S(1) => \OffsetArray_DatReg[0]_i_27_n_0\,
      S(0) => \OffsetArray_DatReg[0]_i_28_n_0\
    );
\OffsetArray_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetArray_DatReg[3]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetArray_DatReg[1]_i_1_n_0\,
      Q => OffsetArray_DatReg(1)
    );
\OffsetArray_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetArray_DatReg[3]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetArray_DatReg[2]_i_1_n_0\,
      Q => OffsetArray_DatReg(2)
    );
\OffsetArray_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetArray_DatReg[3]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetArray_DatReg[3]_i_2_n_0\,
      Q => OffsetArray_DatReg(3)
    );
\OffsetCount_CntReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(0),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[0]_i_1_n_0\
    );
\OffsetCount_CntReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(10),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[10]_i_1_n_0\
    );
\OffsetCount_CntReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(11),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[11]_i_1_n_0\
    );
\OffsetCount_CntReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[9]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[9]\,
      O => \OffsetCount_CntReg[11]_i_10_n_0\
    );
\OffsetCount_CntReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[8]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[8]\,
      O => \OffsetCount_CntReg[11]_i_11_n_0\
    );
\OffsetCount_CntReg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(11),
      I1 => OffsetInterval_DatReg(11),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[11]_i_4_n_0\
    );
\OffsetCount_CntReg[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(10),
      I1 => OffsetInterval_DatReg(10),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[11]_i_5_n_0\
    );
\OffsetCount_CntReg[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(9),
      I1 => OffsetInterval_DatReg(9),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[11]_i_6_n_0\
    );
\OffsetCount_CntReg[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(8),
      I1 => OffsetInterval_DatReg(8),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[11]_i_7_n_0\
    );
\OffsetCount_CntReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[11]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[11]\,
      O => \OffsetCount_CntReg[11]_i_8_n_0\
    );
\OffsetCount_CntReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[10]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[10]\,
      O => \OffsetCount_CntReg[11]_i_9_n_0\
    );
\OffsetCount_CntReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(12),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[12]_i_1_n_0\
    );
\OffsetCount_CntReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(13),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[13]_i_1_n_0\
    );
\OffsetCount_CntReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(14),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[14]_i_1_n_0\
    );
\OffsetCount_CntReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(15),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[15]_i_1_n_0\
    );
\OffsetCount_CntReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[13]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[13]\,
      O => \OffsetCount_CntReg[15]_i_10_n_0\
    );
\OffsetCount_CntReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[12]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[12]\,
      O => \OffsetCount_CntReg[15]_i_11_n_0\
    );
\OffsetCount_CntReg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(15),
      I1 => OffsetInterval_DatReg(15),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[15]_i_4_n_0\
    );
\OffsetCount_CntReg[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(14),
      I1 => OffsetInterval_DatReg(14),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[15]_i_5_n_0\
    );
\OffsetCount_CntReg[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(13),
      I1 => OffsetInterval_DatReg(13),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[15]_i_6_n_0\
    );
\OffsetCount_CntReg[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(12),
      I1 => OffsetInterval_DatReg(12),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[15]_i_7_n_0\
    );
\OffsetCount_CntReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[15]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[15]\,
      O => \OffsetCount_CntReg[15]_i_8_n_0\
    );
\OffsetCount_CntReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[14]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[14]\,
      O => \OffsetCount_CntReg[15]_i_9_n_0\
    );
\OffsetCount_CntReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(16),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[16]_i_1_n_0\
    );
\OffsetCount_CntReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(17),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[17]_i_1_n_0\
    );
\OffsetCount_CntReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(18),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[18]_i_1_n_0\
    );
\OffsetCount_CntReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(19),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[19]_i_1_n_0\
    );
\OffsetCount_CntReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[17]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[17]\,
      O => \OffsetCount_CntReg[19]_i_10_n_0\
    );
\OffsetCount_CntReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[16]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[16]\,
      O => \OffsetCount_CntReg[19]_i_11_n_0\
    );
\OffsetCount_CntReg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(19),
      I1 => OffsetInterval_DatReg(19),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[19]_i_4_n_0\
    );
\OffsetCount_CntReg[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(18),
      I1 => OffsetInterval_DatReg(18),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[19]_i_5_n_0\
    );
\OffsetCount_CntReg[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(17),
      I1 => OffsetInterval_DatReg(17),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[19]_i_6_n_0\
    );
\OffsetCount_CntReg[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(16),
      I1 => OffsetInterval_DatReg(16),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[19]_i_7_n_0\
    );
\OffsetCount_CntReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[19]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[19]\,
      O => \OffsetCount_CntReg[19]_i_8_n_0\
    );
\OffsetCount_CntReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[18]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[18]\,
      O => \OffsetCount_CntReg[19]_i_9_n_0\
    );
\OffsetCount_CntReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(1),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[1]_i_1_n_0\
    );
\OffsetCount_CntReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(20),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[20]_i_1_n_0\
    );
\OffsetCount_CntReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(21),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[21]_i_1_n_0\
    );
\OffsetCount_CntReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(22),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[22]_i_1_n_0\
    );
\OffsetCount_CntReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(23),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[23]_i_1_n_0\
    );
\OffsetCount_CntReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[21]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[21]\,
      O => \OffsetCount_CntReg[23]_i_10_n_0\
    );
\OffsetCount_CntReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[20]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[20]\,
      O => \OffsetCount_CntReg[23]_i_11_n_0\
    );
\OffsetCount_CntReg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(23),
      I1 => OffsetInterval_DatReg(23),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[23]_i_4_n_0\
    );
\OffsetCount_CntReg[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(22),
      I1 => OffsetInterval_DatReg(22),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[23]_i_5_n_0\
    );
\OffsetCount_CntReg[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(21),
      I1 => OffsetInterval_DatReg(21),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[23]_i_6_n_0\
    );
\OffsetCount_CntReg[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(20),
      I1 => OffsetInterval_DatReg(20),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[23]_i_7_n_0\
    );
\OffsetCount_CntReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[23]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[23]\,
      O => \OffsetCount_CntReg[23]_i_8_n_0\
    );
\OffsetCount_CntReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[22]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[22]\,
      O => \OffsetCount_CntReg[23]_i_9_n_0\
    );
\OffsetCount_CntReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(24),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[24]_i_1_n_0\
    );
\OffsetCount_CntReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(25),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[25]_i_1_n_0\
    );
\OffsetCount_CntReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(26),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[26]_i_1_n_0\
    );
\OffsetCount_CntReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(27),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[27]_i_1_n_0\
    );
\OffsetCount_CntReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[25]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[25]\,
      O => \OffsetCount_CntReg[27]_i_10_n_0\
    );
\OffsetCount_CntReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[24]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[24]\,
      O => \OffsetCount_CntReg[27]_i_11_n_0\
    );
\OffsetCount_CntReg[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(27),
      I1 => OffsetInterval_DatReg(27),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[27]_i_4_n_0\
    );
\OffsetCount_CntReg[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(26),
      I1 => OffsetInterval_DatReg(26),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[27]_i_5_n_0\
    );
\OffsetCount_CntReg[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(25),
      I1 => OffsetInterval_DatReg(25),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[27]_i_6_n_0\
    );
\OffsetCount_CntReg[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(24),
      I1 => OffsetInterval_DatReg(24),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[27]_i_7_n_0\
    );
\OffsetCount_CntReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[27]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[27]\,
      O => \OffsetCount_CntReg[27]_i_8_n_0\
    );
\OffsetCount_CntReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[26]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[26]\,
      O => \OffsetCount_CntReg[27]_i_9_n_0\
    );
\OffsetCount_CntReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(28),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[28]_i_1_n_0\
    );
\OffsetCount_CntReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(29),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[29]_i_1_n_0\
    );
\OffsetCount_CntReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(2),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[2]_i_1_n_0\
    );
\OffsetCount_CntReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(30),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[30]_i_1_n_0\
    );
\OffsetCount_CntReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(31),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[31]_i_1_n_0\
    );
\OffsetCount_CntReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[29]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[29]\,
      O => \OffsetCount_CntReg[31]_i_10_n_0\
    );
\OffsetCount_CntReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[28]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[28]\,
      O => \OffsetCount_CntReg[31]_i_11_n_0\
    );
\OffsetCount_CntReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(31),
      I1 => OffsetInterval_DatReg(31),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[31]_i_4_n_0\
    );
\OffsetCount_CntReg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(30),
      I1 => OffsetInterval_DatReg(30),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[31]_i_5_n_0\
    );
\OffsetCount_CntReg[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(29),
      I1 => OffsetInterval_DatReg(29),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[31]_i_6_n_0\
    );
\OffsetCount_CntReg[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(28),
      I1 => OffsetInterval_DatReg(28),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[31]_i_7_n_0\
    );
\OffsetCount_CntReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[31]\,
      I1 => \OffsetCount_CntReg_reg_n_0_[31]\,
      O => \OffsetCount_CntReg[31]_i_8_n_0\
    );
\OffsetCount_CntReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[30]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[30]\,
      O => \OffsetCount_CntReg[31]_i_9_n_0\
    );
\OffsetCount_CntReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(3),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[3]_i_1_n_0\
    );
\OffsetCount_CntReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[1]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[1]\,
      O => \OffsetCount_CntReg[3]_i_10_n_0\
    );
\OffsetCount_CntReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[0]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[0]\,
      O => \OffsetCount_CntReg[3]_i_11_n_0\
    );
\OffsetCount_CntReg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(3),
      I1 => OffsetInterval_DatReg(3),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[3]_i_4_n_0\
    );
\OffsetCount_CntReg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(2),
      I1 => OffsetInterval_DatReg(2),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[3]_i_5_n_0\
    );
\OffsetCount_CntReg[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(1),
      I1 => OffsetInterval_DatReg(1),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[3]_i_6_n_0\
    );
\OffsetCount_CntReg[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(0),
      I1 => OffsetInterval_DatReg(0),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[3]_i_7_n_0\
    );
\OffsetCount_CntReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[3]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[3]\,
      O => \OffsetCount_CntReg[3]_i_8_n_0\
    );
\OffsetCount_CntReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[2]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[2]\,
      O => \OffsetCount_CntReg[3]_i_9_n_0\
    );
\OffsetCount_CntReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(4),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[4]_i_1_n_0\
    );
\OffsetCount_CntReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(5),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[5]_i_1_n_0\
    );
\OffsetCount_CntReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(6),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[6]_i_1_n_0\
    );
\OffsetCount_CntReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(7),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[7]_i_1_n_0\
    );
\OffsetCount_CntReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[5]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[5]\,
      O => \OffsetCount_CntReg[7]_i_10_n_0\
    );
\OffsetCount_CntReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[4]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[4]\,
      O => \OffsetCount_CntReg[7]_i_11_n_0\
    );
\OffsetCount_CntReg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(7),
      I1 => OffsetInterval_DatReg(7),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[7]_i_4_n_0\
    );
\OffsetCount_CntReg[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(6),
      I1 => OffsetInterval_DatReg(6),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[7]_i_5_n_0\
    );
\OffsetCount_CntReg[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(5),
      I1 => OffsetInterval_DatReg(5),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[7]_i_6_n_0\
    );
\OffsetCount_CntReg[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(4),
      I1 => OffsetInterval_DatReg(4),
      I2 => OffsetCount_CntReg1,
      O => \OffsetCount_CntReg[7]_i_7_n_0\
    );
\OffsetCount_CntReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[7]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[7]\,
      O => \OffsetCount_CntReg[7]_i_8_n_0\
    );
\OffsetCount_CntReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetCount_CntReg_reg_n_0_[6]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[6]\,
      O => \OffsetCount_CntReg[7]_i_9_n_0\
    );
\OffsetCount_CntReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(8),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[8]_i_1_n_0\
    );
\OffsetCount_CntReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OffsetCount_CntReg__0\(9),
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetCount_CntReg[9]_i_1_n_0\
    );
\OffsetCount_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[0]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[0]\
    );
\OffsetCount_CntReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[10]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[10]\
    );
\OffsetCount_CntReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[11]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[11]\
    );
\OffsetCount_CntReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[7]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[11]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[11]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[11]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(11 downto 8),
      O(3 downto 0) => \OffsetCount_CntReg__0\(11 downto 8),
      S(3) => \OffsetCount_CntReg[11]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[11]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[11]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[11]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[7]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[11]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[11]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[11]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[11]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[10]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[9]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[8]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(11 downto 8),
      S(3) => \OffsetCount_CntReg[11]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[11]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[11]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[11]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[12]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[12]\
    );
\OffsetCount_CntReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[13]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[13]\
    );
\OffsetCount_CntReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[14]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[14]\
    );
\OffsetCount_CntReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[15]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[15]\
    );
\OffsetCount_CntReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[11]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[15]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[15]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[15]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(15 downto 12),
      O(3 downto 0) => \OffsetCount_CntReg__0\(15 downto 12),
      S(3) => \OffsetCount_CntReg[15]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[15]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[15]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[15]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[11]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[15]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[15]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[15]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[15]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[14]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[13]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[12]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(15 downto 12),
      S(3) => \OffsetCount_CntReg[15]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[15]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[15]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[15]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[16]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[16]\
    );
\OffsetCount_CntReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[17]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[17]\
    );
\OffsetCount_CntReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[18]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[18]\
    );
\OffsetCount_CntReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[19]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[19]\
    );
\OffsetCount_CntReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[15]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[19]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[19]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[19]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(19 downto 16),
      O(3 downto 0) => \OffsetCount_CntReg__0\(19 downto 16),
      S(3) => \OffsetCount_CntReg[19]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[19]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[19]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[19]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[15]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[19]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[19]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[19]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[19]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[18]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[17]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[16]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(19 downto 16),
      S(3) => \OffsetCount_CntReg[19]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[19]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[19]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[19]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[1]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[1]\
    );
\OffsetCount_CntReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[20]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[20]\
    );
\OffsetCount_CntReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[21]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[21]\
    );
\OffsetCount_CntReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[22]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[22]\
    );
\OffsetCount_CntReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[23]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[23]\
    );
\OffsetCount_CntReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[19]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[23]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[23]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[23]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(23 downto 20),
      O(3 downto 0) => \OffsetCount_CntReg__0\(23 downto 20),
      S(3) => \OffsetCount_CntReg[23]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[23]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[23]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[23]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[19]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[23]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[23]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[23]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[23]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[22]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[21]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[20]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(23 downto 20),
      S(3) => \OffsetCount_CntReg[23]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[23]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[23]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[23]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[24]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[24]\
    );
\OffsetCount_CntReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[25]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[25]\
    );
\OffsetCount_CntReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[26]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[26]\
    );
\OffsetCount_CntReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[27]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[27]\
    );
\OffsetCount_CntReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[23]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[27]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[27]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[27]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(27 downto 24),
      O(3 downto 0) => \OffsetCount_CntReg__0\(27 downto 24),
      S(3) => \OffsetCount_CntReg[27]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[27]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[27]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[27]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[23]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[27]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[27]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[27]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[27]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[26]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[25]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[24]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(27 downto 24),
      S(3) => \OffsetCount_CntReg[27]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[27]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[27]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[27]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[28]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[28]\
    );
\OffsetCount_CntReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[29]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[29]\
    );
\OffsetCount_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[2]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[2]\
    );
\OffsetCount_CntReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[30]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[30]\
    );
\OffsetCount_CntReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[31]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[31]\
    );
\OffsetCount_CntReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_OffsetCount_CntReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \OffsetCount_CntReg_reg[31]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[31]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => CountAdjust_ValReg41_out(30 downto 28),
      O(3 downto 0) => \OffsetCount_CntReg__0\(31 downto 28),
      S(3) => \OffsetCount_CntReg[31]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[31]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[31]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[31]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_OffsetCount_CntReg_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \OffsetCount_CntReg_reg[31]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[31]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetCount_CntReg_reg_n_0_[30]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[29]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[28]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(31 downto 28),
      S(3) => \OffsetCount_CntReg[31]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[31]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[31]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[31]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[3]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[3]\
    );
\OffsetCount_CntReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetCount_CntReg_reg[3]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[3]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[3]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[3]_i_2_n_3\,
      CYINIT => OffsetCount_CntReg1,
      DI(3 downto 0) => CountAdjust_ValReg41_out(3 downto 0),
      O(3 downto 0) => \OffsetCount_CntReg__0\(3 downto 0),
      S(3) => \OffsetCount_CntReg[3]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[3]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[3]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[3]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetCount_CntReg_reg[3]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[3]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[3]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[3]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[2]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[1]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[0]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(3 downto 0),
      S(3) => \OffsetCount_CntReg[3]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[3]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[3]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[3]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[4]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[4]\
    );
\OffsetCount_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[5]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[5]\
    );
\OffsetCount_CntReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[6]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[6]\
    );
\OffsetCount_CntReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[7]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[7]\
    );
\OffsetCount_CntReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[3]_i_2_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[7]_i_2_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[7]_i_2_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[7]_i_2_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => CountAdjust_ValReg41_out(7 downto 4),
      O(3 downto 0) => \OffsetCount_CntReg__0\(7 downto 4),
      S(3) => \OffsetCount_CntReg[7]_i_4_n_0\,
      S(2) => \OffsetCount_CntReg[7]_i_5_n_0\,
      S(1) => \OffsetCount_CntReg[7]_i_6_n_0\,
      S(0) => \OffsetCount_CntReg[7]_i_7_n_0\
    );
\OffsetCount_CntReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetCount_CntReg_reg[3]_i_3_n_0\,
      CO(3) => \OffsetCount_CntReg_reg[7]_i_3_n_0\,
      CO(2) => \OffsetCount_CntReg_reg[7]_i_3_n_1\,
      CO(1) => \OffsetCount_CntReg_reg[7]_i_3_n_2\,
      CO(0) => \OffsetCount_CntReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetCount_CntReg_reg_n_0_[7]\,
      DI(2) => \OffsetCount_CntReg_reg_n_0_[6]\,
      DI(1) => \OffsetCount_CntReg_reg_n_0_[5]\,
      DI(0) => \OffsetCount_CntReg_reg_n_0_[4]\,
      O(3 downto 0) => CountAdjust_ValReg41_out(7 downto 4),
      S(3) => \OffsetCount_CntReg[7]_i_8_n_0\,
      S(2) => \OffsetCount_CntReg[7]_i_9_n_0\,
      S(1) => \OffsetCount_CntReg[7]_i_10_n_0\,
      S(0) => \OffsetCount_CntReg[7]_i_11_n_0\
    );
\OffsetCount_CntReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[8]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[8]\
    );
\OffsetCount_CntReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetCount_CntReg[9]_i_1_n_0\,
      Q => \OffsetCount_CntReg_reg_n_0_[9]\
    );
\OffsetInterval_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[0]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[0]_i_1_n_0\
    );
\OffsetInterval_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetIntervalStep_CntReg_reg(0),
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(2),
      I4 => CalcOffsetInterval_StaReg_i_3_n_0,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(0),
      O => \OffsetInterval_DatReg[0]_i_2_n_0\
    );
\OffsetInterval_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(10),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[10]_i_1_n_0\
    );
\OffsetInterval_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(11),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[11]_i_1_n_0\
    );
\OffsetInterval_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(12),
      O => \OffsetInterval_DatReg[12]_i_1_n_0\
    );
\OffsetInterval_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(13),
      O => \OffsetInterval_DatReg[13]_i_1_n_0\
    );
\OffsetInterval_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(14),
      O => \OffsetInterval_DatReg[14]_i_1_n_0\
    );
\OffsetInterval_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(15),
      O => \OffsetInterval_DatReg[15]_i_1_n_0\
    );
\OffsetInterval_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA8A"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(16),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => CalcOffsetInterval_StaReg_i_2_n_0,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[16]_i_1_n_0\
    );
\OffsetInterval_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(17),
      O => \OffsetInterval_DatReg[17]_i_1_n_0\
    );
\OffsetInterval_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(18),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[18]_i_1_n_0\
    );
\OffsetInterval_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(19),
      O => \OffsetInterval_DatReg[19]_i_1_n_0\
    );
\OffsetInterval_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[1]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[1]_i_1_n_0\
    );
\OffsetInterval_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(1),
      I3 => CalcOffsetIntervalStep_CntReg_reg(0),
      I4 => CalcOffsetIntervalStep_CntReg_reg(2),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(1),
      O => \OffsetInterval_DatReg[1]_i_2_n_0\
    );
\OffsetInterval_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(20),
      O => \OffsetInterval_DatReg[20]_i_1_n_0\
    );
\OffsetInterval_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(21),
      O => \OffsetInterval_DatReg[21]_i_1_n_0\
    );
\OffsetInterval_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(22),
      O => \OffsetInterval_DatReg[22]_i_1_n_0\
    );
\OffsetInterval_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[23]_i_2_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(23),
      O => \OffsetInterval_DatReg[23]_i_1_n_0\
    );
\OffsetInterval_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA8A"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(24),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => CalcOffsetInterval_StaReg_i_2_n_0,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[24]_i_1_n_0\
    );
\OffsetInterval_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAABA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(25),
      O => \OffsetInterval_DatReg[25]_i_1_n_0\
    );
\OffsetInterval_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(26),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[26]_i_1_n_0\
    );
\OffsetInterval_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(27),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[27]_i_1_n_0\
    );
\OffsetInterval_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(28),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[28]_i_1_n_0\
    );
\OffsetInterval_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(29),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[29]_i_1_n_0\
    );
\OffsetInterval_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[2]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[2]_i_1_n_0\
    );
\OffsetInterval_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      I4 => CalcOffsetIntervalStep_CntReg_reg(2),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(2),
      O => \OffsetInterval_DatReg[2]_i_2_n_0\
    );
\OffsetInterval_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(30),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[30]_i_1_n_0\
    );
\OffsetInterval_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDFDDDDD"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_4_n_0\,
      I3 => StartCalcOffsetInterval_EvtReg,
      I4 => CalcOffsetInterval_StaReg,
      I5 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      O => OffsetNanosecondOrigin_DatReg
    );
\OffsetInterval_DatReg[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      I1 => OffsetNanosecond_DatReg(17),
      I2 => OffsetNanosecond_DatReg(15),
      I3 => OffsetNanosecond_DatReg(20),
      I4 => \OffsetInterval_DatReg[31]_i_18_n_0\,
      O => \OffsetInterval_DatReg[31]_i_10_n_0\
    );
\OffsetInterval_DatReg[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(4),
      I1 => OffsetAdjustmentMux_Second_DatReg(12),
      I2 => OffsetAdjustmentMux_Second_DatReg(2),
      I3 => OffsetAdjustmentMux_Second_DatReg(6),
      I4 => \OffsetInterval_DatReg[31]_i_19_n_0\,
      O => \OffsetInterval_DatReg[31]_i_11_n_0\
    );
\OffsetInterval_DatReg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_29_n_0\,
      I1 => OffsetAdjustmentMux_Second_DatReg(30),
      I2 => OffsetAdjustmentMux_Second_DatReg(19),
      I3 => OffsetAdjustmentMux_Second_DatReg(20),
      I4 => OffsetAdjustmentMux_Second_DatReg(16),
      I5 => \OffsetInterval_DatReg[31]_i_30_n_0\,
      O => \OffsetInterval_DatReg[31]_i_13_n_0\
    );
\OffsetInterval_DatReg[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(22),
      I1 => OffsetAdjustmentMux_Second_DatReg(9),
      I2 => OffsetAdjustmentMux_Second_DatReg(3),
      I3 => OffsetAdjustmentMux_Second_DatReg(21),
      I4 => OffsetAdjustmentMux_Second_DatReg(7),
      I5 => OffsetAdjustmentMux_Second_DatReg(8),
      O => \OffsetInterval_DatReg[31]_i_14_n_0\
    );
\OffsetInterval_DatReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      I1 => OffsetNanosecond_DatReg(3),
      I2 => OffsetNanosecond_DatReg(11),
      I3 => OffsetNanosecond_DatReg(4),
      O => \OffsetInterval_DatReg[31]_i_15_n_0\
    );
\OffsetInterval_DatReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => OffsetNanosecond_DatReg(2),
      I2 => OffsetNanosecond_DatReg(26),
      I3 => OffsetNanosecond_DatReg(24),
      O => \OffsetInterval_DatReg[31]_i_16_n_0\
    );
\OffsetInterval_DatReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => OffsetNanosecond_DatReg(12),
      I2 => OffsetNanosecond_DatReg(19),
      I3 => OffsetNanosecond_DatReg(9),
      O => \OffsetInterval_DatReg[31]_i_17_n_0\
    );
\OffsetInterval_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(31),
      I1 => OffsetNanosecond_DatReg(28),
      I2 => OffsetNanosecond_DatReg(27),
      I3 => OffsetNanosecond_DatReg(23),
      O => \OffsetInterval_DatReg[31]_i_18_n_0\
    );
\OffsetInterval_DatReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(24),
      I1 => OffsetAdjustmentMux_Second_DatReg(1),
      I2 => OffsetAdjustmentMux_Second_DatReg(23),
      I3 => OffsetAdjustmentMux_Second_DatReg(15),
      O => \OffsetInterval_DatReg[31]_i_19_n_0\
    );
\OffsetInterval_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(31),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_4_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[31]_i_2_n_0\
    );
\OffsetInterval_DatReg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(31),
      I1 => \OffsetInterval_DatReg[31]_i_40_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(30),
      I3 => \OffsetInterval_DatReg[31]_i_41_n_0\,
      O => \OffsetInterval_DatReg[31]_i_21_n_0\
    );
\OffsetInterval_DatReg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(29),
      I1 => \OffsetInterval_DatReg[31]_i_42_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(28),
      I3 => \OffsetInterval_DatReg[31]_i_43_n_0\,
      O => \OffsetInterval_DatReg[31]_i_22_n_0\
    );
\OffsetInterval_DatReg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(27),
      I1 => \OffsetInterval_DatReg[31]_i_44_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(26),
      I3 => \OffsetInterval_DatReg[31]_i_45_n_0\,
      O => \OffsetInterval_DatReg[31]_i_23_n_0\
    );
\OffsetInterval_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(25),
      I1 => \OffsetInterval_DatReg[31]_i_46_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(24),
      I3 => \OffsetInterval_DatReg[31]_i_47_n_0\,
      O => \OffsetInterval_DatReg[31]_i_24_n_0\
    );
\OffsetInterval_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_40_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(31),
      I2 => \OffsetInterval_DatReg[31]_i_41_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(30),
      O => \OffsetInterval_DatReg[31]_i_25_n_0\
    );
\OffsetInterval_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_42_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(29),
      I2 => \OffsetInterval_DatReg[31]_i_43_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(28),
      O => \OffsetInterval_DatReg[31]_i_26_n_0\
    );
\OffsetInterval_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_44_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(27),
      I2 => \OffsetInterval_DatReg[31]_i_45_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(26),
      O => \OffsetInterval_DatReg[31]_i_27_n_0\
    );
\OffsetInterval_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_46_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(25),
      I2 => \OffsetInterval_DatReg[31]_i_47_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(24),
      O => \OffsetInterval_DatReg[31]_i_28_n_0\
    );
\OffsetInterval_DatReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(29),
      I1 => OffsetAdjustmentMux_Second_DatReg(5),
      I2 => OffsetAdjustmentMux_Second_DatReg(14),
      I3 => OffsetAdjustmentMux_Second_DatReg(11),
      O => \OffsetInterval_DatReg[31]_i_29_n_0\
    );
\OffsetInterval_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_7_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_8_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_9_n_0\,
      I3 => \OffsetInterval_DatReg[31]_i_10_n_0\,
      I4 => TimeAdjust_ValReg_reg_i_4_n_0,
      I5 => TimeAdjust_ValReg_i_3_n_0,
      O => \OffsetInterval_DatReg[31]_i_3_n_0\
    );
\OffsetInterval_DatReg[31]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(17),
      I1 => OffsetAdjustmentMux_Second_DatReg(25),
      I2 => OffsetAdjustmentMux_Second_DatReg(27),
      I3 => OffsetAdjustmentMux_Second_DatReg(28),
      I4 => \OffsetInterval_DatReg[31]_i_48_n_0\,
      O => \OffsetInterval_DatReg[31]_i_30_n_0\
    );
\OffsetInterval_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(23),
      I1 => \OffsetInterval_DatReg[31]_i_58_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(22),
      I3 => \OffsetInterval_DatReg[31]_i_59_n_0\,
      O => \OffsetInterval_DatReg[31]_i_32_n_0\
    );
\OffsetInterval_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(21),
      I1 => \OffsetInterval_DatReg[31]_i_60_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(20),
      I3 => \OffsetInterval_DatReg[31]_i_61_n_0\,
      O => \OffsetInterval_DatReg[31]_i_33_n_0\
    );
\OffsetInterval_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(19),
      I1 => \OffsetInterval_DatReg[31]_i_62_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(18),
      I3 => \OffsetInterval_DatReg[31]_i_63_n_0\,
      O => \OffsetInterval_DatReg[31]_i_34_n_0\
    );
\OffsetInterval_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(17),
      I1 => \OffsetInterval_DatReg[31]_i_64_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(16),
      I3 => \OffsetInterval_DatReg[31]_i_65_n_0\,
      O => \OffsetInterval_DatReg[31]_i_35_n_0\
    );
\OffsetInterval_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_58_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(23),
      I2 => \OffsetInterval_DatReg[31]_i_59_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(22),
      O => \OffsetInterval_DatReg[31]_i_36_n_0\
    );
\OffsetInterval_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_60_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(21),
      I2 => \OffsetInterval_DatReg[31]_i_61_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(20),
      O => \OffsetInterval_DatReg[31]_i_37_n_0\
    );
\OffsetInterval_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_62_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(19),
      I2 => \OffsetInterval_DatReg[31]_i_63_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(18),
      O => \OffsetInterval_DatReg[31]_i_38_n_0\
    );
\OffsetInterval_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_64_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(17),
      I2 => \OffsetInterval_DatReg[31]_i_65_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(16),
      O => \OffsetInterval_DatReg[31]_i_39_n_0\
    );
\OffsetInterval_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(0),
      I1 => CalcOffsetIntervalStep_CntReg_reg(1),
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      I3 => CalcOffsetIntervalStep_CntReg_reg(4),
      I4 => CalcOffsetInterval_StaReg_i_4_n_0,
      I5 => CalcOffsetIntervalStep_CntReg_reg(3),
      O => \OffsetInterval_DatReg[31]_i_4_n_0\
    );
\OffsetInterval_DatReg[31]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(31),
      O => \OffsetInterval_DatReg[31]_i_40_n_0\
    );
\OffsetInterval_DatReg[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(30),
      O => \OffsetInterval_DatReg[31]_i_41_n_0\
    );
\OffsetInterval_DatReg[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(29),
      O => \OffsetInterval_DatReg[31]_i_42_n_0\
    );
\OffsetInterval_DatReg[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(28),
      O => \OffsetInterval_DatReg[31]_i_43_n_0\
    );
\OffsetInterval_DatReg[31]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(27),
      O => \OffsetInterval_DatReg[31]_i_44_n_0\
    );
\OffsetInterval_DatReg[31]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(26),
      O => \OffsetInterval_DatReg[31]_i_45_n_0\
    );
\OffsetInterval_DatReg[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00400000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(25),
      O => \OffsetInterval_DatReg[31]_i_46_n_0\
    );
\OffsetInterval_DatReg[31]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF40000000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(24),
      O => \OffsetInterval_DatReg[31]_i_47_n_0\
    );
\OffsetInterval_DatReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(26),
      I1 => OffsetAdjustmentMux_Second_DatReg(18),
      I2 => OffsetAdjustmentMux_Second_DatReg(31),
      I3 => OffsetAdjustmentMux_Second_DatReg(13),
      O => \OffsetInterval_DatReg[31]_i_48_n_0\
    );
\OffsetInterval_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_11_n_0\,
      I1 => OffsetAdjustmentMux_Second_DatReg(0),
      I2 => OffsetInterval_DatReg2,
      I3 => OffsetAdjustmentMux_Second_DatReg(10),
      I4 => \OffsetInterval_DatReg[31]_i_13_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_14_n_0\,
      O => \OffsetInterval_DatReg[31]_i_5_n_0\
    );
\OffsetInterval_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(15),
      I1 => \OffsetInterval_DatReg[31]_i_74_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(14),
      I3 => \OffsetInterval_DatReg[31]_i_75_n_0\,
      O => \OffsetInterval_DatReg[31]_i_50_n_0\
    );
\OffsetInterval_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(13),
      I1 => \OffsetInterval_DatReg[31]_i_76_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(12),
      I3 => \OffsetInterval_DatReg[31]_i_77_n_0\,
      O => \OffsetInterval_DatReg[31]_i_51_n_0\
    );
\OffsetInterval_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(11),
      I1 => \OffsetInterval_DatReg[31]_i_78_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(10),
      I3 => \OffsetInterval_DatReg[31]_i_79_n_0\,
      O => \OffsetInterval_DatReg[31]_i_52_n_0\
    );
\OffsetInterval_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(9),
      I1 => \OffsetInterval_DatReg[31]_i_80_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(8),
      I3 => \OffsetInterval_DatReg[31]_i_81_n_0\,
      O => \OffsetInterval_DatReg[31]_i_53_n_0\
    );
\OffsetInterval_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_74_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(15),
      I2 => \OffsetInterval_DatReg[31]_i_75_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(14),
      O => \OffsetInterval_DatReg[31]_i_54_n_0\
    );
\OffsetInterval_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_76_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(13),
      I2 => \OffsetInterval_DatReg[31]_i_77_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(12),
      O => \OffsetInterval_DatReg[31]_i_55_n_0\
    );
\OffsetInterval_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_78_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(11),
      I2 => \OffsetInterval_DatReg[31]_i_79_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(10),
      O => \OffsetInterval_DatReg[31]_i_56_n_0\
    );
\OffsetInterval_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_80_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(9),
      I2 => \OffsetInterval_DatReg[31]_i_81_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(8),
      O => \OffsetInterval_DatReg[31]_i_57_n_0\
    );
\OffsetInterval_DatReg[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(23),
      O => \OffsetInterval_DatReg[31]_i_58_n_0\
    );
\OffsetInterval_DatReg[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(22),
      O => \OffsetInterval_DatReg[31]_i_59_n_0\
    );
\OffsetInterval_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_2_n_0,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => CalcOffsetInterval_StaReg,
      I4 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      O => \OffsetInterval_DatReg[31]_i_6_n_0\
    );
\OffsetInterval_DatReg[31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(21),
      O => \OffsetInterval_DatReg[31]_i_60_n_0\
    );
\OffsetInterval_DatReg[31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(20),
      O => \OffsetInterval_DatReg[31]_i_61_n_0\
    );
\OffsetInterval_DatReg[31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(19),
      O => \OffsetInterval_DatReg[31]_i_62_n_0\
    );
\OffsetInterval_DatReg[31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(18),
      O => \OffsetInterval_DatReg[31]_i_63_n_0\
    );
\OffsetInterval_DatReg[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000040"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(17),
      O => \OffsetInterval_DatReg[31]_i_64_n_0\
    );
\OffsetInterval_DatReg[31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00004000"
    )
        port map (
      I0 => CalcOffsetInterval_StaReg_i_4_n_0,
      I1 => CalcOffsetIntervalStep_CntReg_reg(4),
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(16),
      O => \OffsetInterval_DatReg[31]_i_65_n_0\
    );
\OffsetInterval_DatReg[31]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(7),
      I1 => \OffsetInterval_DatReg[7]_i_2_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(6),
      I3 => \OffsetInterval_DatReg[6]_i_2_n_0\,
      O => \OffsetInterval_DatReg[31]_i_66_n_0\
    );
\OffsetInterval_DatReg[31]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(5),
      I1 => \OffsetInterval_DatReg[5]_i_2_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(4),
      I3 => \OffsetInterval_DatReg[4]_i_2_n_0\,
      O => \OffsetInterval_DatReg[31]_i_67_n_0\
    );
\OffsetInterval_DatReg[31]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(3),
      I1 => \OffsetInterval_DatReg[3]_i_2_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(2),
      I3 => \OffsetInterval_DatReg[2]_i_2_n_0\,
      O => \OffsetInterval_DatReg[31]_i_68_n_0\
    );
\OffsetInterval_DatReg[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(1),
      I1 => \OffsetInterval_DatReg[1]_i_2_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(0),
      I3 => \OffsetInterval_DatReg[0]_i_2_n_0\,
      O => \OffsetInterval_DatReg[31]_i_69_n_0\
    );
\OffsetInterval_DatReg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(8),
      I1 => OffsetNanosecond_DatReg(30),
      I2 => OffsetNanosecond_DatReg(5),
      I3 => OffsetNanosecond_DatReg(18),
      I4 => \OffsetInterval_DatReg[31]_i_15_n_0\,
      O => \OffsetInterval_DatReg[31]_i_7_n_0\
    );
\OffsetInterval_DatReg[31]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[7]_i_2_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(7),
      I2 => \OffsetInterval_DatReg[6]_i_2_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(6),
      O => \OffsetInterval_DatReg[31]_i_70_n_0\
    );
\OffsetInterval_DatReg[31]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[5]_i_2_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(5),
      I2 => \OffsetInterval_DatReg[4]_i_2_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(4),
      O => \OffsetInterval_DatReg[31]_i_71_n_0\
    );
\OffsetInterval_DatReg[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[3]_i_2_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(3),
      I2 => \OffsetInterval_DatReg[2]_i_2_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(2),
      O => \OffsetInterval_DatReg[31]_i_72_n_0\
    );
\OffsetInterval_DatReg[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetInterval_DatReg[1]_i_2_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(1),
      I2 => \OffsetInterval_DatReg[0]_i_2_n_0\,
      I3 => OffsetAdjustmentMux_Nanosecond_DatReg(0),
      O => \OffsetInterval_DatReg[31]_i_73_n_0\
    );
\OffsetInterval_DatReg[31]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[31]_i_3_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(15),
      O => \OffsetInterval_DatReg[31]_i_74_n_0\
    );
\OffsetInterval_DatReg[31]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[30]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(14),
      O => \OffsetInterval_DatReg[31]_i_75_n_0\
    );
\OffsetInterval_DatReg[31]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[29]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(13),
      O => \OffsetInterval_DatReg[31]_i_76_n_0\
    );
\OffsetInterval_DatReg[31]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[28]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(12),
      O => \OffsetInterval_DatReg[31]_i_77_n_0\
    );
\OffsetInterval_DatReg[31]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[27]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(11),
      O => \OffsetInterval_DatReg[31]_i_78_n_0\
    );
\OffsetInterval_DatReg[31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[26]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(10),
      O => \OffsetInterval_DatReg[31]_i_79_n_0\
    );
\OffsetInterval_DatReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => OffsetNanosecond_DatReg(13),
      I2 => OffsetNanosecond_DatReg(14),
      I3 => OffsetNanosecond_DatReg(22),
      I4 => \OffsetInterval_DatReg[31]_i_16_n_0\,
      O => \OffsetInterval_DatReg[31]_i_8_n_0\
    );
\OffsetInterval_DatReg[31]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00100000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(9),
      O => \OffsetInterval_DatReg[31]_i_80_n_0\
    );
\OffsetInterval_DatReg[31]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10000000"
    )
        port map (
      I0 => CalcOffsetIntervalStep_CntReg_reg(4),
      I1 => CalcOffsetInterval_StaReg_i_4_n_0,
      I2 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I3 => CalcOffsetInterval_StaReg_i_2_n_0,
      I4 => CalcOffsetIntervalStep_CntReg_reg(3),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(8),
      O => \OffsetInterval_DatReg[31]_i_81_n_0\
    );
\OffsetInterval_DatReg[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => OffsetNanosecond_DatReg(10),
      I2 => OffsetNanosecond_DatReg(0),
      I3 => OffsetNanosecond_DatReg(21),
      I4 => \OffsetInterval_DatReg[31]_i_17_n_0\,
      O => \OffsetInterval_DatReg[31]_i_9_n_0\
    );
\OffsetInterval_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[3]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[3]_i_1_n_0\
    );
\OffsetInterval_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(0),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      I4 => CalcOffsetIntervalStep_CntReg_reg(2),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(3),
      O => \OffsetInterval_DatReg[3]_i_2_n_0\
    );
\OffsetInterval_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[4]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[4]_i_1_n_0\
    );
\OffsetInterval_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      I3 => CalcOffsetIntervalStep_CntReg_reg(0),
      I4 => CalcOffsetIntervalStep_CntReg_reg(1),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(4),
      O => \OffsetInterval_DatReg[4]_i_2_n_0\
    );
\OffsetInterval_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[5]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[5]_i_1_n_0\
    );
\OffsetInterval_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      I3 => CalcOffsetIntervalStep_CntReg_reg(1),
      I4 => CalcOffsetIntervalStep_CntReg_reg(0),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(5),
      O => \OffsetInterval_DatReg[5]_i_2_n_0\
    );
\OffsetInterval_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \OffsetInterval_DatReg[6]_i_2_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[6]_i_1_n_0\
    );
\OffsetInterval_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      I3 => CalcOffsetIntervalStep_CntReg_reg(0),
      I4 => CalcOffsetIntervalStep_CntReg_reg(1),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(6),
      O => \OffsetInterval_DatReg[6]_i_2_n_0\
    );
\OffsetInterval_DatReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[7]_i_2_n_0\,
      O => \OffsetInterval_DatReg[7]_i_1_n_0\
    );
\OffsetInterval_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I1 => CalcOffsetInterval_StaReg_i_3_n_0,
      I2 => CalcOffsetIntervalStep_CntReg_reg(2),
      I3 => CalcOffsetIntervalStep_CntReg_reg(0),
      I4 => CalcOffsetIntervalStep_CntReg_reg(1),
      I5 => OffsetAdjustmentMux_IntervalTicks_DatVar(7),
      O => \OffsetInterval_DatReg[7]_i_2_n_0\
    );
\OffsetInterval_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA8A"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(8),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => CalcOffsetInterval_StaReg_i_2_n_0,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[8]_i_1_n_0\
    );
\OffsetInterval_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000ABA8"
    )
        port map (
      I0 => OffsetAdjustmentMux_IntervalTicks_DatVar(9),
      I1 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[15]_i_2_n_0\,
      I2 => \Adjust_Prc.OffsetAdjustmentMux_IntervalTicks_DatVar[25]_i_2_n_0\,
      I3 => \OffsetAdjustmentMux_IntervalExtend_DatReg_reg[62]_i_4_n_0\,
      I4 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I5 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetInterval_DatReg[9]_i_1_n_0\
    );
\OffsetInterval_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[0]_i_1_n_0\,
      Q => OffsetInterval_DatReg(0)
    );
\OffsetInterval_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[10]_i_1_n_0\,
      Q => OffsetInterval_DatReg(10)
    );
\OffsetInterval_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[11]_i_1_n_0\,
      Q => OffsetInterval_DatReg(11)
    );
\OffsetInterval_DatReg_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[12]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(12)
    );
\OffsetInterval_DatReg_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[13]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(13)
    );
\OffsetInterval_DatReg_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[14]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(14)
    );
\OffsetInterval_DatReg_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[15]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(15)
    );
\OffsetInterval_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[16]_i_1_n_0\,
      Q => OffsetInterval_DatReg(16)
    );
\OffsetInterval_DatReg_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[17]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(17)
    );
\OffsetInterval_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[18]_i_1_n_0\,
      Q => OffsetInterval_DatReg(18)
    );
\OffsetInterval_DatReg_reg[19]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[19]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(19)
    );
\OffsetInterval_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[1]_i_1_n_0\,
      Q => OffsetInterval_DatReg(1)
    );
\OffsetInterval_DatReg_reg[20]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[20]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(20)
    );
\OffsetInterval_DatReg_reg[21]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[21]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(21)
    );
\OffsetInterval_DatReg_reg[22]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[22]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(22)
    );
\OffsetInterval_DatReg_reg[23]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[23]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(23)
    );
\OffsetInterval_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[24]_i_1_n_0\,
      Q => OffsetInterval_DatReg(24)
    );
\OffsetInterval_DatReg_reg[25]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[25]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(25)
    );
\OffsetInterval_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[26]_i_1_n_0\,
      Q => OffsetInterval_DatReg(26)
    );
\OffsetInterval_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[27]_i_1_n_0\,
      Q => OffsetInterval_DatReg(27)
    );
\OffsetInterval_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[28]_i_1_n_0\,
      Q => OffsetInterval_DatReg(28)
    );
\OffsetInterval_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[29]_i_1_n_0\,
      Q => OffsetInterval_DatReg(29)
    );
\OffsetInterval_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[2]_i_1_n_0\,
      Q => OffsetInterval_DatReg(2)
    );
\OffsetInterval_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[30]_i_1_n_0\,
      Q => OffsetInterval_DatReg(30)
    );
\OffsetInterval_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[31]_i_2_n_0\,
      Q => OffsetInterval_DatReg(31)
    );
\OffsetInterval_DatReg_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetInterval_DatReg_reg[31]_i_20_n_0\,
      CO(3) => OffsetInterval_DatReg2,
      CO(2) => \OffsetInterval_DatReg_reg[31]_i_12_n_1\,
      CO(1) => \OffsetInterval_DatReg_reg[31]_i_12_n_2\,
      CO(0) => \OffsetInterval_DatReg_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetInterval_DatReg[31]_i_21_n_0\,
      DI(2) => \OffsetInterval_DatReg[31]_i_22_n_0\,
      DI(1) => \OffsetInterval_DatReg[31]_i_23_n_0\,
      DI(0) => \OffsetInterval_DatReg[31]_i_24_n_0\,
      O(3 downto 0) => \NLW_OffsetInterval_DatReg_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetInterval_DatReg[31]_i_25_n_0\,
      S(2) => \OffsetInterval_DatReg[31]_i_26_n_0\,
      S(1) => \OffsetInterval_DatReg[31]_i_27_n_0\,
      S(0) => \OffsetInterval_DatReg[31]_i_28_n_0\
    );
\OffsetInterval_DatReg_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetInterval_DatReg_reg[31]_i_31_n_0\,
      CO(3) => \OffsetInterval_DatReg_reg[31]_i_20_n_0\,
      CO(2) => \OffsetInterval_DatReg_reg[31]_i_20_n_1\,
      CO(1) => \OffsetInterval_DatReg_reg[31]_i_20_n_2\,
      CO(0) => \OffsetInterval_DatReg_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetInterval_DatReg[31]_i_32_n_0\,
      DI(2) => \OffsetInterval_DatReg[31]_i_33_n_0\,
      DI(1) => \OffsetInterval_DatReg[31]_i_34_n_0\,
      DI(0) => \OffsetInterval_DatReg[31]_i_35_n_0\,
      O(3 downto 0) => \NLW_OffsetInterval_DatReg_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetInterval_DatReg[31]_i_36_n_0\,
      S(2) => \OffsetInterval_DatReg[31]_i_37_n_0\,
      S(1) => \OffsetInterval_DatReg[31]_i_38_n_0\,
      S(0) => \OffsetInterval_DatReg[31]_i_39_n_0\
    );
\OffsetInterval_DatReg_reg[31]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetInterval_DatReg_reg[31]_i_49_n_0\,
      CO(3) => \OffsetInterval_DatReg_reg[31]_i_31_n_0\,
      CO(2) => \OffsetInterval_DatReg_reg[31]_i_31_n_1\,
      CO(1) => \OffsetInterval_DatReg_reg[31]_i_31_n_2\,
      CO(0) => \OffsetInterval_DatReg_reg[31]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetInterval_DatReg[31]_i_50_n_0\,
      DI(2) => \OffsetInterval_DatReg[31]_i_51_n_0\,
      DI(1) => \OffsetInterval_DatReg[31]_i_52_n_0\,
      DI(0) => \OffsetInterval_DatReg[31]_i_53_n_0\,
      O(3 downto 0) => \NLW_OffsetInterval_DatReg_reg[31]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetInterval_DatReg[31]_i_54_n_0\,
      S(2) => \OffsetInterval_DatReg[31]_i_55_n_0\,
      S(1) => \OffsetInterval_DatReg[31]_i_56_n_0\,
      S(0) => \OffsetInterval_DatReg[31]_i_57_n_0\
    );
\OffsetInterval_DatReg_reg[31]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetInterval_DatReg_reg[31]_i_49_n_0\,
      CO(2) => \OffsetInterval_DatReg_reg[31]_i_49_n_1\,
      CO(1) => \OffsetInterval_DatReg_reg[31]_i_49_n_2\,
      CO(0) => \OffsetInterval_DatReg_reg[31]_i_49_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetInterval_DatReg[31]_i_66_n_0\,
      DI(2) => \OffsetInterval_DatReg[31]_i_67_n_0\,
      DI(1) => \OffsetInterval_DatReg[31]_i_68_n_0\,
      DI(0) => \OffsetInterval_DatReg[31]_i_69_n_0\,
      O(3 downto 0) => \NLW_OffsetInterval_DatReg_reg[31]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetInterval_DatReg[31]_i_70_n_0\,
      S(2) => \OffsetInterval_DatReg[31]_i_71_n_0\,
      S(1) => \OffsetInterval_DatReg[31]_i_72_n_0\,
      S(0) => \OffsetInterval_DatReg[31]_i_73_n_0\
    );
\OffsetInterval_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[3]_i_1_n_0\,
      Q => OffsetInterval_DatReg(3)
    );
\OffsetInterval_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[4]_i_1_n_0\,
      Q => OffsetInterval_DatReg(4)
    );
\OffsetInterval_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[5]_i_1_n_0\,
      Q => OffsetInterval_DatReg(5)
    );
\OffsetInterval_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[6]_i_1_n_0\,
      Q => OffsetInterval_DatReg(6)
    );
\OffsetInterval_DatReg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      D => \OffsetInterval_DatReg[7]_i_1_n_0\,
      PRE => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      Q => OffsetInterval_DatReg(7)
    );
\OffsetInterval_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[8]_i_1_n_0\,
      Q => OffsetInterval_DatReg(8)
    );
\OffsetInterval_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetInterval_DatReg[9]_i_1_n_0\,
      Q => OffsetInterval_DatReg(9)
    );
\OffsetNanosecondOrigin_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(0),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[0]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(10),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[10]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(11),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[11]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(12),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[12]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(13),
      I2 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[13]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(14),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[14]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(15),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[15]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(16),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[16]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(17),
      I2 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[17]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(18),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[18]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(19),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[19]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(1),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[1]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(20),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[20]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(21),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[21]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(22),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[22]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(23),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[23]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(24),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[24]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(25),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[25]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(26),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[26]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(27),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[27]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(28),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[28]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(29),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[29]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(2),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[2]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(30),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[30]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(31),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[31]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(3),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[3]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(4),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[4]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(5),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[5]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(6),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[6]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(7),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[7]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => OffsetAdjustmentMux_Nanosecond_DatReg(8),
      I1 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[8]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(9),
      I2 => \OffsetInterval_DatReg[31]_i_5_n_0\,
      O => \OffsetNanosecondOrigin_DatReg[9]_i_1_n_0\
    );
\OffsetNanosecondOrigin_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[0]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[0]\
    );
\OffsetNanosecondOrigin_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[10]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[10]\
    );
\OffsetNanosecondOrigin_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[11]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[11]\
    );
\OffsetNanosecondOrigin_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[12]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[12]\
    );
\OffsetNanosecondOrigin_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[13]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[13]\
    );
\OffsetNanosecondOrigin_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[14]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[14]\
    );
\OffsetNanosecondOrigin_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[15]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[15]\
    );
\OffsetNanosecondOrigin_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[16]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[16]\
    );
\OffsetNanosecondOrigin_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[17]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[17]\
    );
\OffsetNanosecondOrigin_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[18]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[18]\
    );
\OffsetNanosecondOrigin_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[19]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[19]\
    );
\OffsetNanosecondOrigin_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[1]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[1]\
    );
\OffsetNanosecondOrigin_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[20]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[20]\
    );
\OffsetNanosecondOrigin_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[21]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[21]\
    );
\OffsetNanosecondOrigin_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[22]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[22]\
    );
\OffsetNanosecondOrigin_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[23]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[23]\
    );
\OffsetNanosecondOrigin_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[24]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[24]\
    );
\OffsetNanosecondOrigin_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[25]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[25]\
    );
\OffsetNanosecondOrigin_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[26]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[26]\
    );
\OffsetNanosecondOrigin_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[27]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[27]\
    );
\OffsetNanosecondOrigin_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[28]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[28]\
    );
\OffsetNanosecondOrigin_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[29]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[29]\
    );
\OffsetNanosecondOrigin_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[2]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[2]\
    );
\OffsetNanosecondOrigin_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[30]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[30]\
    );
\OffsetNanosecondOrigin_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[31]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[31]\
    );
\OffsetNanosecondOrigin_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[3]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[3]\
    );
\OffsetNanosecondOrigin_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[4]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[4]\
    );
\OffsetNanosecondOrigin_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[5]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[5]\
    );
\OffsetNanosecondOrigin_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[6]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[6]\
    );
\OffsetNanosecondOrigin_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[7]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[7]\
    );
\OffsetNanosecondOrigin_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[8]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[8]\
    );
\OffsetNanosecondOrigin_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecondOrigin_DatReg[9]_i_1_n_0\,
      Q => \OffsetNanosecondOrigin_DatReg_reg_n_0_[9]\
    );
\OffsetNanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F001000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => OffsetNanosecond_DatReg(0),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(0),
      O => \OffsetNanosecond_DatReg[0]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(10),
      I3 => minusOp(10),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[10]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(11),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(11),
      O => \OffsetNanosecond_DatReg[11]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(12),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(12),
      O => \OffsetNanosecond_DatReg[12]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      O => \OffsetNanosecond_DatReg[12]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      O => \OffsetNanosecond_DatReg[12]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(10),
      O => \OffsetNanosecond_DatReg[12]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      O => \OffsetNanosecond_DatReg[12]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(13),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(13),
      O => \OffsetNanosecond_DatReg[13]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(14),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(14),
      O => \OffsetNanosecond_DatReg[14]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(15),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(15),
      O => \OffsetNanosecond_DatReg[15]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(16),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(16),
      O => \OffsetNanosecond_DatReg[16]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      O => \OffsetNanosecond_DatReg[16]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      O => \OffsetNanosecond_DatReg[16]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      O => \OffsetNanosecond_DatReg[16]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      O => \OffsetNanosecond_DatReg[16]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(17),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(17),
      O => \OffsetNanosecond_DatReg[17]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(18),
      I3 => minusOp(18),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[18]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(19),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(19),
      O => \OffsetNanosecond_DatReg[19]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(1),
      I3 => minusOp(1),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[1]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(20),
      I3 => minusOp(20),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[20]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(20),
      O => \OffsetNanosecond_DatReg[20]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      O => \OffsetNanosecond_DatReg[20]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(18),
      O => \OffsetNanosecond_DatReg[20]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      O => \OffsetNanosecond_DatReg[20]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(21),
      I3 => minusOp(21),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[21]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(22),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(22),
      O => \OffsetNanosecond_DatReg[22]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(23),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(23),
      O => \OffsetNanosecond_DatReg[23]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(24),
      I3 => minusOp(24),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[24]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(24),
      O => \OffsetNanosecond_DatReg[24]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      O => \OffsetNanosecond_DatReg[24]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(22),
      O => \OffsetNanosecond_DatReg[24]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      O => \OffsetNanosecond_DatReg[24]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(25),
      I3 => minusOp(25),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[25]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(26),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(26),
      O => \OffsetNanosecond_DatReg[26]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(27),
      I3 => minusOp(27),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[27]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \OffsetAdjustmentMux_Second_DatReg[31]_i_3_n_0\,
      I1 => CalcOffsetInterval_StaReg,
      I2 => StartCalcOffsetInterval_EvtReg,
      I3 => CalcOffsetInterval_StaReg_i_3_n_0,
      I4 => CalcOffsetInterval_StaReg_i_2_n_0,
      O => \OffsetNanosecond_DatReg[27]_i_2_n_0\
    );
\OffsetNanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(28),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(28),
      O => \OffsetNanosecond_DatReg[28]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(28),
      O => \OffsetNanosecond_DatReg[28]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      O => \OffsetNanosecond_DatReg[28]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(26),
      O => \OffsetNanosecond_DatReg[28]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      O => \OffsetNanosecond_DatReg[28]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(29),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(29),
      O => \OffsetNanosecond_DatReg[29]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(2),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(2),
      O => \OffsetNanosecond_DatReg[2]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(30),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(30),
      O => \OffsetNanosecond_DatReg[30]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => OffsetCount_CntReg1,
      I1 => OffsetNanosecondOrigin_DatReg,
      O => \OffsetNanosecond_DatReg[31]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(31),
      O => \OffsetNanosecond_DatReg[31]_i_10_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(30),
      O => \OffsetNanosecond_DatReg[31]_i_11_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      O => \OffsetNanosecond_DatReg[31]_i_12_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => OffsetInterval_DatReg(30),
      I1 => CountAdjust_ValReg41_out(30),
      I2 => CountAdjust_ValReg41_out(31),
      I3 => OffsetInterval_DatReg(31),
      O => \OffsetNanosecond_DatReg[31]_i_14_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(29),
      I1 => OffsetInterval_DatReg(29),
      I2 => CountAdjust_ValReg41_out(28),
      I3 => OffsetInterval_DatReg(28),
      O => \OffsetNanosecond_DatReg[31]_i_15_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(27),
      I1 => OffsetInterval_DatReg(27),
      I2 => CountAdjust_ValReg41_out(26),
      I3 => OffsetInterval_DatReg(26),
      O => \OffsetNanosecond_DatReg[31]_i_16_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(25),
      I1 => OffsetInterval_DatReg(25),
      I2 => CountAdjust_ValReg41_out(24),
      I3 => OffsetInterval_DatReg(24),
      O => \OffsetNanosecond_DatReg[31]_i_17_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(31),
      I1 => CountAdjust_ValReg41_out(31),
      I2 => OffsetInterval_DatReg(30),
      I3 => CountAdjust_ValReg41_out(30),
      O => \OffsetNanosecond_DatReg[31]_i_18_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(29),
      I1 => CountAdjust_ValReg41_out(29),
      I2 => OffsetInterval_DatReg(28),
      I3 => CountAdjust_ValReg41_out(28),
      O => \OffsetNanosecond_DatReg[31]_i_19_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(31),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(31),
      O => \OffsetNanosecond_DatReg[31]_i_2_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(27),
      I1 => CountAdjust_ValReg41_out(27),
      I2 => OffsetInterval_DatReg(26),
      I3 => CountAdjust_ValReg41_out(26),
      O => \OffsetNanosecond_DatReg[31]_i_20_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(25),
      I1 => CountAdjust_ValReg41_out(25),
      I2 => OffsetInterval_DatReg(24),
      I3 => CountAdjust_ValReg41_out(24),
      O => \OffsetNanosecond_DatReg[31]_i_21_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[25]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[8]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[27]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[31]\,
      O => \OffsetNanosecond_DatReg[31]_i_22_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[6]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[24]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[0]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[30]\,
      I4 => \OffsetNanosecond_DatReg[31]_i_39_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_23_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[19]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[15]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[26]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[2]\,
      O => \OffsetNanosecond_DatReg[31]_i_24_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[4]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[14]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[10]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[12]\,
      I4 => \OffsetNanosecond_DatReg[31]_i_40_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_25_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(13),
      I1 => OffsetInterval_DatReg(12),
      I2 => OffsetInterval_DatReg(15),
      I3 => OffsetInterval_DatReg(14),
      O => \OffsetNanosecond_DatReg[31]_i_26_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(2),
      I1 => OffsetInterval_DatReg(3),
      I2 => OffsetInterval_DatReg(0),
      I3 => OffsetInterval_DatReg(1),
      I4 => \OffsetNanosecond_DatReg[31]_i_41_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_27_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(22),
      I1 => OffsetInterval_DatReg(21),
      I2 => OffsetInterval_DatReg(23),
      I3 => OffsetInterval_DatReg(20),
      O => \OffsetNanosecond_DatReg[31]_i_28_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(24),
      I1 => OffsetInterval_DatReg(27),
      I2 => OffsetInterval_DatReg(25),
      I3 => OffsetInterval_DatReg(26),
      I4 => \OffsetNanosecond_DatReg[31]_i_42_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_29_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => CountAdjust_ValReg3,
      I1 => \OffsetNanosecond_DatReg[31]_i_6_n_0\,
      I2 => \OffsetNanosecond_DatReg[31]_i_7_n_0\,
      I3 => \OffsetNanosecond_DatReg[31]_i_8_n_0\,
      I4 => \OffsetNanosecond_DatReg[31]_i_9_n_0\,
      O => OffsetCount_CntReg1
    );
\OffsetNanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(23),
      I1 => OffsetInterval_DatReg(23),
      I2 => CountAdjust_ValReg41_out(22),
      I3 => OffsetInterval_DatReg(22),
      O => \OffsetNanosecond_DatReg[31]_i_31_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(21),
      I1 => OffsetInterval_DatReg(21),
      I2 => CountAdjust_ValReg41_out(20),
      I3 => OffsetInterval_DatReg(20),
      O => \OffsetNanosecond_DatReg[31]_i_32_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(19),
      I1 => OffsetInterval_DatReg(19),
      I2 => CountAdjust_ValReg41_out(18),
      I3 => OffsetInterval_DatReg(18),
      O => \OffsetNanosecond_DatReg[31]_i_33_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(17),
      I1 => OffsetInterval_DatReg(17),
      I2 => CountAdjust_ValReg41_out(16),
      I3 => OffsetInterval_DatReg(16),
      O => \OffsetNanosecond_DatReg[31]_i_34_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(23),
      I1 => CountAdjust_ValReg41_out(23),
      I2 => OffsetInterval_DatReg(22),
      I3 => CountAdjust_ValReg41_out(22),
      O => \OffsetNanosecond_DatReg[31]_i_35_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(21),
      I1 => CountAdjust_ValReg41_out(21),
      I2 => OffsetInterval_DatReg(20),
      I3 => CountAdjust_ValReg41_out(20),
      O => \OffsetNanosecond_DatReg[31]_i_36_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(19),
      I1 => CountAdjust_ValReg41_out(19),
      I2 => OffsetInterval_DatReg(18),
      I3 => CountAdjust_ValReg41_out(18),
      O => \OffsetNanosecond_DatReg[31]_i_37_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(17),
      I1 => CountAdjust_ValReg41_out(17),
      I2 => OffsetInterval_DatReg(16),
      I3 => CountAdjust_ValReg41_out(16),
      O => \OffsetNanosecond_DatReg[31]_i_38_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[20]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[16]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[18]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[1]\,
      O => \OffsetNanosecond_DatReg[31]_i_39_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[23]\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[17]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[21]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[9]\,
      O => \OffsetNanosecond_DatReg[31]_i_40_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(5),
      I1 => OffsetInterval_DatReg(4),
      I2 => OffsetInterval_DatReg(7),
      I3 => OffsetInterval_DatReg(6),
      O => \OffsetNanosecond_DatReg[31]_i_41_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetInterval_DatReg(29),
      I1 => OffsetInterval_DatReg(28),
      I2 => OffsetInterval_DatReg(31),
      I3 => OffsetInterval_DatReg(30),
      O => \OffsetNanosecond_DatReg[31]_i_42_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(15),
      I1 => OffsetInterval_DatReg(15),
      I2 => CountAdjust_ValReg41_out(14),
      I3 => OffsetInterval_DatReg(14),
      O => \OffsetNanosecond_DatReg[31]_i_44_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(13),
      I1 => OffsetInterval_DatReg(13),
      I2 => CountAdjust_ValReg41_out(12),
      I3 => OffsetInterval_DatReg(12),
      O => \OffsetNanosecond_DatReg[31]_i_45_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(11),
      I1 => OffsetInterval_DatReg(11),
      I2 => CountAdjust_ValReg41_out(10),
      I3 => OffsetInterval_DatReg(10),
      O => \OffsetNanosecond_DatReg[31]_i_46_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(9),
      I1 => OffsetInterval_DatReg(9),
      I2 => CountAdjust_ValReg41_out(8),
      I3 => OffsetInterval_DatReg(8),
      O => \OffsetNanosecond_DatReg[31]_i_47_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(15),
      I1 => CountAdjust_ValReg41_out(15),
      I2 => OffsetInterval_DatReg(14),
      I3 => CountAdjust_ValReg41_out(14),
      O => \OffsetNanosecond_DatReg[31]_i_48_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(13),
      I1 => CountAdjust_ValReg41_out(13),
      I2 => OffsetInterval_DatReg(12),
      I3 => CountAdjust_ValReg41_out(12),
      O => \OffsetNanosecond_DatReg[31]_i_49_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(11),
      I1 => CountAdjust_ValReg41_out(11),
      I2 => OffsetInterval_DatReg(10),
      I3 => CountAdjust_ValReg41_out(10),
      O => \OffsetNanosecond_DatReg[31]_i_50_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(9),
      I1 => CountAdjust_ValReg41_out(9),
      I2 => OffsetInterval_DatReg(8),
      I3 => CountAdjust_ValReg41_out(8),
      O => \OffsetNanosecond_DatReg[31]_i_51_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(7),
      I1 => OffsetInterval_DatReg(7),
      I2 => CountAdjust_ValReg41_out(6),
      I3 => OffsetInterval_DatReg(6),
      O => \OffsetNanosecond_DatReg[31]_i_52_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(5),
      I1 => OffsetInterval_DatReg(5),
      I2 => CountAdjust_ValReg41_out(4),
      I3 => OffsetInterval_DatReg(4),
      O => \OffsetNanosecond_DatReg[31]_i_53_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(3),
      I1 => OffsetInterval_DatReg(3),
      I2 => CountAdjust_ValReg41_out(2),
      I3 => OffsetInterval_DatReg(2),
      O => \OffsetNanosecond_DatReg[31]_i_54_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => CountAdjust_ValReg41_out(1),
      I1 => OffsetInterval_DatReg(1),
      I2 => CountAdjust_ValReg41_out(0),
      I3 => OffsetInterval_DatReg(0),
      O => \OffsetNanosecond_DatReg[31]_i_55_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(7),
      I1 => CountAdjust_ValReg41_out(7),
      I2 => OffsetInterval_DatReg(6),
      I3 => CountAdjust_ValReg41_out(6),
      O => \OffsetNanosecond_DatReg[31]_i_56_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(5),
      I1 => CountAdjust_ValReg41_out(5),
      I2 => OffsetInterval_DatReg(4),
      I3 => CountAdjust_ValReg41_out(4),
      O => \OffsetNanosecond_DatReg[31]_i_57_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(3),
      I1 => CountAdjust_ValReg41_out(3),
      I2 => OffsetInterval_DatReg(2),
      I3 => CountAdjust_ValReg41_out(2),
      O => \OffsetNanosecond_DatReg[31]_i_58_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetInterval_DatReg(1),
      I1 => CountAdjust_ValReg41_out(1),
      I2 => OffsetInterval_DatReg(0),
      I3 => CountAdjust_ValReg41_out(0),
      O => \OffsetNanosecond_DatReg[31]_i_59_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \OffsetNanosecond_DatReg[31]_i_22_n_0\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[29]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[5]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[22]\,
      I4 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[3]\,
      I5 => \OffsetNanosecond_DatReg[31]_i_23_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \OffsetNanosecond_DatReg[31]_i_24_n_0\,
      I1 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[28]\,
      I2 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[13]\,
      I3 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[11]\,
      I4 => \OffsetNanosecondOrigin_DatReg_reg_n_0_[7]\,
      I5 => \OffsetNanosecond_DatReg[31]_i_25_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_7_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \OffsetNanosecond_DatReg[31]_i_26_n_0\,
      I1 => OffsetInterval_DatReg(10),
      I2 => OffsetInterval_DatReg(9),
      I3 => OffsetInterval_DatReg(11),
      I4 => OffsetInterval_DatReg(8),
      I5 => \OffsetNanosecond_DatReg[31]_i_27_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_8_n_0\
    );
\OffsetNanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \OffsetNanosecond_DatReg[31]_i_28_n_0\,
      I1 => OffsetInterval_DatReg(18),
      I2 => OffsetInterval_DatReg(17),
      I3 => OffsetInterval_DatReg(19),
      I4 => OffsetInterval_DatReg(16),
      I5 => \OffsetNanosecond_DatReg[31]_i_29_n_0\,
      O => \OffsetNanosecond_DatReg[31]_i_9_n_0\
    );
\OffsetNanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(3),
      I3 => minusOp(3),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[3]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(4),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(4),
      O => \OffsetNanosecond_DatReg[4]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(4),
      O => \OffsetNanosecond_DatReg[4]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      O => \OffsetNanosecond_DatReg[4]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(2),
      O => \OffsetNanosecond_DatReg[4]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      O => \OffsetNanosecond_DatReg[4]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400C0C0"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I2 => OffsetAdjustmentMux_Nanosecond_DatReg(5),
      I3 => minusOp(5),
      I4 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      O => \OffsetNanosecond_DatReg[5]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(6),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(6),
      O => \OffsetNanosecond_DatReg[6]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(7),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(7),
      O => \OffsetNanosecond_DatReg[7]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004000"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => minusOp(8),
      I2 => \OffsetNanosecond_DatReg[27]_i_2_n_0\,
      I3 => \ClockControl_DatReg_reg[0]_rep__4_n_0\,
      I4 => OffsetAdjustmentMux_Nanosecond_DatReg(8),
      O => \OffsetNanosecond_DatReg[8]_i_1_n_0\
    );
\OffsetNanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(8),
      O => \OffsetNanosecond_DatReg[8]_i_3_n_0\
    );
\OffsetNanosecond_DatReg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      O => \OffsetNanosecond_DatReg[8]_i_4_n_0\
    );
\OffsetNanosecond_DatReg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      O => \OffsetNanosecond_DatReg[8]_i_5_n_0\
    );
\OffsetNanosecond_DatReg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      O => \OffsetNanosecond_DatReg[8]_i_6_n_0\
    );
\OffsetNanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      I1 => OffsetAdjustmentMux_Nanosecond_DatReg(9),
      I2 => OffsetNanosecondOrigin_DatReg,
      I3 => minusOp(9),
      O => \OffsetNanosecond_DatReg[9]_i_1_n_0\
    );
\OffsetNanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[0]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(0)
    );
\OffsetNanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[10]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(10)
    );
\OffsetNanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[11]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(11)
    );
\OffsetNanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[12]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(12)
    );
\OffsetNanosecond_DatReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[8]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[12]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[12]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[12]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(12 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \OffsetNanosecond_DatReg[12]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[12]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[12]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[12]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[13]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(13)
    );
\OffsetNanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[14]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(14)
    );
\OffsetNanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[15]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(15)
    );
\OffsetNanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[16]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(16)
    );
\OffsetNanosecond_DatReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[12]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[16]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[16]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[16]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(16 downto 13),
      O(3 downto 0) => minusOp(16 downto 13),
      S(3) => \OffsetNanosecond_DatReg[16]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[16]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[16]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[16]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[17]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(17)
    );
\OffsetNanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[18]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(18)
    );
\OffsetNanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[19]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(19)
    );
\OffsetNanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[1]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(1)
    );
\OffsetNanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[20]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(20)
    );
\OffsetNanosecond_DatReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[16]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[20]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[20]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[20]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(20 downto 17),
      O(3 downto 0) => minusOp(20 downto 17),
      S(3) => \OffsetNanosecond_DatReg[20]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[20]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[20]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[20]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[21]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(21)
    );
\OffsetNanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[22]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(22)
    );
\OffsetNanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[23]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(23)
    );
\OffsetNanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[24]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(24)
    );
\OffsetNanosecond_DatReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[20]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[24]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[24]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[24]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(24 downto 21),
      O(3 downto 0) => minusOp(24 downto 21),
      S(3) => \OffsetNanosecond_DatReg[24]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[24]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[24]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[24]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[25]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(25)
    );
\OffsetNanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[26]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(26)
    );
\OffsetNanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[27]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(27)
    );
\OffsetNanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[28]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(28)
    );
\OffsetNanosecond_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[24]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[28]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(28 downto 25),
      O(3 downto 0) => minusOp(28 downto 25),
      S(3) => \OffsetNanosecond_DatReg[28]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[28]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[28]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[28]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[29]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(29)
    );
\OffsetNanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[2]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(2)
    );
\OffsetNanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[30]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(30)
    );
\OffsetNanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[31]_i_2_n_0\,
      Q => OffsetNanosecond_DatReg(31)
    );
\OffsetNanosecond_DatReg_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[31]_i_30_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[31]_i_13_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[31]_i_13_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[31]_i_13_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[31]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetNanosecond_DatReg[31]_i_31_n_0\,
      DI(2) => \OffsetNanosecond_DatReg[31]_i_32_n_0\,
      DI(1) => \OffsetNanosecond_DatReg[31]_i_33_n_0\,
      DI(0) => \OffsetNanosecond_DatReg[31]_i_34_n_0\,
      O(3 downto 0) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetNanosecond_DatReg[31]_i_35_n_0\,
      S(2) => \OffsetNanosecond_DatReg[31]_i_36_n_0\,
      S(1) => \OffsetNanosecond_DatReg[31]_i_37_n_0\,
      S(0) => \OffsetNanosecond_DatReg[31]_i_38_n_0\
    );
\OffsetNanosecond_DatReg_reg[31]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[31]_i_30_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[31]_i_30_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[31]_i_30_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[31]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetNanosecond_DatReg[31]_i_44_n_0\,
      DI(2) => \OffsetNanosecond_DatReg[31]_i_45_n_0\,
      DI(1) => \OffsetNanosecond_DatReg[31]_i_46_n_0\,
      DI(0) => \OffsetNanosecond_DatReg[31]_i_47_n_0\,
      O(3 downto 0) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetNanosecond_DatReg[31]_i_48_n_0\,
      S(2) => \OffsetNanosecond_DatReg[31]_i_49_n_0\,
      S(1) => \OffsetNanosecond_DatReg[31]_i_50_n_0\,
      S(0) => \OffsetNanosecond_DatReg[31]_i_51_n_0\
    );
\OffsetNanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \OffsetNanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => OffsetNanosecond_DatReg(30 downto 29),
      O(3) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(31 downto 29),
      S(3) => '0',
      S(2) => \OffsetNanosecond_DatReg[31]_i_10_n_0\,
      S(1) => \OffsetNanosecond_DatReg[31]_i_11_n_0\,
      S(0) => \OffsetNanosecond_DatReg[31]_i_12_n_0\
    );
\OffsetNanosecond_DatReg_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetNanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[31]_i_43_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[31]_i_43_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[31]_i_43_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetNanosecond_DatReg[31]_i_52_n_0\,
      DI(2) => \OffsetNanosecond_DatReg[31]_i_53_n_0\,
      DI(1) => \OffsetNanosecond_DatReg[31]_i_54_n_0\,
      DI(0) => \OffsetNanosecond_DatReg[31]_i_55_n_0\,
      O(3 downto 0) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetNanosecond_DatReg[31]_i_56_n_0\,
      S(2) => \OffsetNanosecond_DatReg[31]_i_57_n_0\,
      S(1) => \OffsetNanosecond_DatReg[31]_i_58_n_0\,
      S(0) => \OffsetNanosecond_DatReg[31]_i_59_n_0\
    );
\OffsetNanosecond_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[31]_i_13_n_0\,
      CO(3) => CountAdjust_ValReg3,
      CO(2) => \OffsetNanosecond_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetNanosecond_DatReg[31]_i_14_n_0\,
      DI(2) => \OffsetNanosecond_DatReg[31]_i_15_n_0\,
      DI(1) => \OffsetNanosecond_DatReg[31]_i_16_n_0\,
      DI(0) => \OffsetNanosecond_DatReg[31]_i_17_n_0\,
      O(3 downto 0) => \NLW_OffsetNanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \OffsetNanosecond_DatReg[31]_i_18_n_0\,
      S(2) => \OffsetNanosecond_DatReg[31]_i_19_n_0\,
      S(1) => \OffsetNanosecond_DatReg[31]_i_20_n_0\,
      S(0) => \OffsetNanosecond_DatReg[31]_i_21_n_0\
    );
\OffsetNanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[3]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(3)
    );
\OffsetNanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[4]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(4)
    );
\OffsetNanosecond_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetNanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[4]_i_2_n_3\,
      CYINIT => OffsetNanosecond_DatReg(0),
      DI(3 downto 0) => OffsetNanosecond_DatReg(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \OffsetNanosecond_DatReg[4]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[4]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[4]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[4]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[5]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(5)
    );
\OffsetNanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[6]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(6)
    );
\OffsetNanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[7]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(7)
    );
\OffsetNanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[8]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(8)
    );
\OffsetNanosecond_DatReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetNanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \OffsetNanosecond_DatReg_reg[8]_i_2_n_0\,
      CO(2) => \OffsetNanosecond_DatReg_reg[8]_i_2_n_1\,
      CO(1) => \OffsetNanosecond_DatReg_reg[8]_i_2_n_2\,
      CO(0) => \OffsetNanosecond_DatReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \OffsetNanosecond_DatReg[8]_i_3_n_0\,
      S(2) => \OffsetNanosecond_DatReg[8]_i_4_n_0\,
      S(1) => \OffsetNanosecond_DatReg[8]_i_5_n_0\,
      S(0) => \OffsetNanosecond_DatReg[8]_i_6_n_0\
    );
\OffsetNanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \OffsetNanosecond_DatReg[31]_i_1_n_0\,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetNanosecond_DatReg[9]_i_1_n_0\,
      Q => OffsetNanosecond_DatReg(9)
    );
\OffsetSecond_DatReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(0),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[0]_i_1_n_0\
    );
\OffsetSecond_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(10),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[10]_i_1_n_0\
    );
\OffsetSecond_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(11),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[11]_i_1_n_0\
    );
\OffsetSecond_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(12),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[12]_i_1_n_0\
    );
\OffsetSecond_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(13),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[13]_i_1_n_0\
    );
\OffsetSecond_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(14),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[14]_i_1_n_0\
    );
\OffsetSecond_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(15),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[15]_i_1_n_0\
    );
\OffsetSecond_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(16),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[16]_i_1_n_0\
    );
\OffsetSecond_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(17),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[17]_i_1_n_0\
    );
\OffsetSecond_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(18),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[18]_i_1_n_0\
    );
\OffsetSecond_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(19),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[19]_i_1_n_0\
    );
\OffsetSecond_DatReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(1),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[1]_i_1_n_0\
    );
\OffsetSecond_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(20),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[20]_i_1_n_0\
    );
\OffsetSecond_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(21),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[21]_i_1_n_0\
    );
\OffsetSecond_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(22),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[22]_i_1_n_0\
    );
\OffsetSecond_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(23),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[23]_i_1_n_0\
    );
\OffsetSecond_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(24),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[24]_i_1_n_0\
    );
\OffsetSecond_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(25),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[25]_i_1_n_0\
    );
\OffsetSecond_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(26),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[26]_i_1_n_0\
    );
\OffsetSecond_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(27),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[27]_i_1_n_0\
    );
\OffsetSecond_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(28),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[28]_i_1_n_0\
    );
\OffsetSecond_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(29),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[29]_i_1_n_0\
    );
\OffsetSecond_DatReg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(2),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[2]_i_1_n_0\
    );
\OffsetSecond_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(30),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[30]_i_1_n_0\
    );
\OffsetSecond_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(31),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[31]_i_1_n_0\
    );
\OffsetSecond_DatReg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(3),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[3]_i_1_n_0\
    );
\OffsetSecond_DatReg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(4),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[4]_i_1_n_0\
    );
\OffsetSecond_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(5),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[5]_i_1_n_0\
    );
\OffsetSecond_DatReg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(6),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[6]_i_1_n_0\
    );
\OffsetSecond_DatReg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(7),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[7]_i_1_n_0\
    );
\OffsetSecond_DatReg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(8),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[8]_i_1_n_0\
    );
\OffsetSecond_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Second_DatReg(9),
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => \OffsetSecond_DatReg[9]_i_1_n_0\
    );
\OffsetSecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[0]_i_1_n_0\,
      Q => OffsetSecond_DatReg(0)
    );
\OffsetSecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[10]_i_1_n_0\,
      Q => OffsetSecond_DatReg(10)
    );
\OffsetSecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[11]_i_1_n_0\,
      Q => OffsetSecond_DatReg(11)
    );
\OffsetSecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[12]_i_1_n_0\,
      Q => OffsetSecond_DatReg(12)
    );
\OffsetSecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[13]_i_1_n_0\,
      Q => OffsetSecond_DatReg(13)
    );
\OffsetSecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[14]_i_1_n_0\,
      Q => OffsetSecond_DatReg(14)
    );
\OffsetSecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[15]_i_1_n_0\,
      Q => OffsetSecond_DatReg(15)
    );
\OffsetSecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[16]_i_1_n_0\,
      Q => OffsetSecond_DatReg(16)
    );
\OffsetSecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[17]_i_1_n_0\,
      Q => OffsetSecond_DatReg(17)
    );
\OffsetSecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[18]_i_1_n_0\,
      Q => OffsetSecond_DatReg(18)
    );
\OffsetSecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[19]_i_1_n_0\,
      Q => OffsetSecond_DatReg(19)
    );
\OffsetSecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[1]_i_1_n_0\,
      Q => OffsetSecond_DatReg(1)
    );
\OffsetSecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[20]_i_1_n_0\,
      Q => OffsetSecond_DatReg(20)
    );
\OffsetSecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[21]_i_1_n_0\,
      Q => OffsetSecond_DatReg(21)
    );
\OffsetSecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[22]_i_1_n_0\,
      Q => OffsetSecond_DatReg(22)
    );
\OffsetSecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[23]_i_1_n_0\,
      Q => OffsetSecond_DatReg(23)
    );
\OffsetSecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[24]_i_1_n_0\,
      Q => OffsetSecond_DatReg(24)
    );
\OffsetSecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[25]_i_1_n_0\,
      Q => OffsetSecond_DatReg(25)
    );
\OffsetSecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[26]_i_1_n_0\,
      Q => OffsetSecond_DatReg(26)
    );
\OffsetSecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[27]_i_1_n_0\,
      Q => OffsetSecond_DatReg(27)
    );
\OffsetSecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[28]_i_1_n_0\,
      Q => OffsetSecond_DatReg(28)
    );
\OffsetSecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[29]_i_1_n_0\,
      Q => OffsetSecond_DatReg(29)
    );
\OffsetSecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[2]_i_1_n_0\,
      Q => OffsetSecond_DatReg(2)
    );
\OffsetSecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[30]_i_1_n_0\,
      Q => OffsetSecond_DatReg(30)
    );
\OffsetSecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[31]_i_1_n_0\,
      Q => OffsetSecond_DatReg(31)
    );
\OffsetSecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[3]_i_1_n_0\,
      Q => OffsetSecond_DatReg(3)
    );
\OffsetSecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[4]_i_1_n_0\,
      Q => OffsetSecond_DatReg(4)
    );
\OffsetSecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[5]_i_1_n_0\,
      Q => OffsetSecond_DatReg(5)
    );
\OffsetSecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[6]_i_1_n_0\,
      Q => OffsetSecond_DatReg(6)
    );
\OffsetSecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[7]_i_1_n_0\,
      Q => OffsetSecond_DatReg(7)
    );
\OffsetSecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[8]_i_1_n_0\,
      Q => OffsetSecond_DatReg(8)
    );
\OffsetSecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \OffsetSecond_DatReg[9]_i_1_n_0\,
      Q => OffsetSecond_DatReg(9)
    );
OffsetSign_DatReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustmentMux_Sign_DatReg,
      I1 => \OffsetInterval_DatReg[31]_i_6_n_0\,
      O => OffsetSign_DatReg15_out
    );
OffsetSign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => OffsetNanosecondOrigin_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => OffsetSign_DatReg15_out,
      Q => OffsetSign_DatReg
    );
StartCalcDriftInterval_EvtReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
        port map (
      I0 => DriftAdjustmentMux_ValReg_i_2_n_0,
      I1 => DriftAdjustmentMux_ValReg_i_3_n_0,
      I2 => p_3_in,
      I3 => \ClockControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => DriftAdjustmentMux_ValReg_reg_n_0,
      O => StartCalcDriftInterval_EvtReg36_out
    );
StartCalcDriftInterval_EvtReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => StartCalcDriftInterval_EvtReg36_out,
      Q => StartCalcDriftInterval_EvtReg
    );
StartCalcOffsetInterval_EvtReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep_n_0\,
      I1 => OffsetAdjustmentMux_ValReg_i_2_n_0,
      I2 => OffsetAdjustmentMux_ValReg_reg_n_0,
      O => StartCalcOffsetInterval_EvtReg24_out
    );
StartCalcOffsetInterval_EvtReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => StartCalcOffsetInterval_EvtReg24_out,
      Q => StartCalcOffsetInterval_EvtReg
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[0]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[0]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[0]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00A2000000A2"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Nanosecond_DatReg[0]_i_5_n_0\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(0),
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[0]_i_6_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[0]\,
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(0),
      I1 => OffsetNanosecond_DatReg(0),
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(0),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(0),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[0]_i_7_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(0),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(0),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(0),
      O => \TimeAdjust_Nanosecond_DatReg[0]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[10]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[10]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(10),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(10),
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueL_DatReg_reg_n_0_[10]\,
      I2 => \TimeAdjust_Nanosecond_DatReg[10]_i_5_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(10),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(10),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[10]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(10),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(10),
      O => \TimeAdjust_Nanosecond_DatReg[10]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Nanosecond_DatReg[11]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Nanosecond_DatReg[11]_i_4_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[11]_i_7_n_0\,
      I1 => \^clocktime_nanosecond_datout\(11),
      I2 => OffsetNanosecond_DatReg(11),
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I4 => OffsetNanosecond_DatReg(10),
      I5 => \^clocktime_nanosecond_datout\(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555955595556AAA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[11]_i_32_n_0\,
      I1 => \^clocktime_nanosecond_datout\(8),
      I2 => OffsetNanosecond_DatReg(8),
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I4 => \^clocktime_nanosecond_datout\(9),
      I5 => OffsetNanosecond_DatReg(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(8),
      I4 => \^clocktime_nanosecond_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(7),
      I1 => OffsetNanosecond_DatReg(7),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(11),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(11),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[11]_i_33_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => \^clocktime_nanosecond_datout\(11),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      I1 => \^clocktime_nanosecond_datout\(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(8),
      I1 => \^clocktime_nanosecond_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(11),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(11),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(11),
      I1 => OffsetNanosecond_DatReg(11),
      I2 => OffsetNanosecond_DatReg(10),
      I3 => \^clocktime_nanosecond_datout\(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      I1 => \^clocktime_nanosecond_datout\(9),
      I2 => \^clocktime_nanosecond_datout\(10),
      I3 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      I2 => OffsetNanosecond_DatReg(8),
      I3 => \^clocktime_nanosecond_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(11),
      I1 => OffsetNanosecond_DatReg(11),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_25_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(8),
      I1 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_26_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(8),
      I1 => \^clocktime_nanosecond_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(10),
      I1 => OffsetNanosecond_DatReg(10),
      I2 => OffsetNanosecond_DatReg(11),
      I3 => \^clocktime_nanosecond_datout\(11),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_28_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      I1 => \^clocktime_nanosecond_datout\(9),
      I2 => \^clocktime_nanosecond_datout\(10),
      I3 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_29_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(8),
      I1 => OffsetNanosecond_DatReg(8),
      I2 => OffsetNanosecond_DatReg(9),
      I3 => \^clocktime_nanosecond_datout\(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_30_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(10),
      I1 => \^clocktime_nanosecond_datout\(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(11),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(11),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_33_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[11]_i_15_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[11]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000080"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I1 => OffsetNanosecond_DatReg(8),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => \^clocktime_nanosecond_datout\(10),
      I4 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I1 => OffsetNanosecond_DatReg(8),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => \^clocktime_nanosecond_datout\(10),
      I4 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      O => \TimeAdjust_Nanosecond_DatReg[11]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Nanosecond_DatReg[12]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_7\,
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Nanosecond_DatReg[12]_i_4_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999999996"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[12]_i_14_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I2 => OffsetNanosecond_DatReg(12),
      I3 => \^clocktime_nanosecond_datout\(12),
      I4 => OffsetNanosecond_DatReg(13),
      I5 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81700FF00FF17E8"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I1 => \^clocktime_nanosecond_datout\(11),
      I2 => OffsetNanosecond_DatReg(11),
      I3 => \TimeAdjust_Nanosecond_DatReg[12]_i_15_n_0\,
      I4 => OffsetNanosecond_DatReg(12),
      I5 => \^clocktime_nanosecond_datout\(12),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E001011F1FFEFEE0"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(10),
      I1 => \^clocktime_nanosecond_datout\(10),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => \^clocktime_nanosecond_datout\(11),
      I4 => OffsetNanosecond_DatReg(11),
      I5 => \TimeAdjust_Nanosecond_DatReg[12]_i_16_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(12),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(12),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[12]_i_17_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      I1 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      I1 => \^clocktime_nanosecond_datout\(12),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(12),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(12),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(12),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(12),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(12),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[12]_i_13_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[12]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F09"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(14),
      I1 => OffsetNanosecond_DatReg(14),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(13),
      I4 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(13),
      I1 => OffsetNanosecond_DatReg(13),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(14),
      I4 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99909000"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(12),
      I1 => OffsetNanosecond_DatReg(12),
      I2 => OffsetNanosecond_DatReg(11),
      I3 => \^clocktime_nanosecond_datout\(11),
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00E0EE0"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(10),
      I1 => OffsetNanosecond_DatReg(10),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(11),
      I4 => \^clocktime_nanosecond_datout\(11),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[12]_i_5_n_0\,
      I1 => OffsetNanosecond_DatReg(15),
      I2 => \^clocktime_nanosecond_datout\(15),
      I3 => OffsetNanosecond_DatReg(14),
      I4 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[12]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[13]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[13]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(13),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(13),
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueL_DatReg_reg_n_0_[13]\,
      I2 => \TimeAdjust_Nanosecond_DatReg[13]_i_5_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(13),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(13),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[13]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(13),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(13),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(13),
      O => \TimeAdjust_Nanosecond_DatReg[13]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[14]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[14]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(14),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(14),
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[14]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[14]\,
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[14]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(14),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(14),
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(14),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(14),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(14),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[14]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[15]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[15]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[15]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      I1 => \^clocktime_nanosecond_datout\(12),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      I1 => \^clocktime_nanosecond_datout\(14),
      I2 => \^clocktime_nanosecond_datout\(15),
      I3 => OffsetNanosecond_DatReg(15),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(14),
      I1 => OffsetNanosecond_DatReg(14),
      I2 => OffsetNanosecond_DatReg(13),
      I3 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      I1 => \^clocktime_nanosecond_datout\(12),
      I2 => \^clocktime_nanosecond_datout\(13),
      I3 => OffsetNanosecond_DatReg(13),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => \^clocktime_nanosecond_datout\(11),
      I2 => \^clocktime_nanosecond_datout\(12),
      I3 => OffsetNanosecond_DatReg(12),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(14),
      I1 => OffsetNanosecond_DatReg(14),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(14),
      I1 => OffsetNanosecond_DatReg(14),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      I1 => \^clocktime_nanosecond_datout\(12),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      I1 => \^clocktime_nanosecond_datout\(14),
      I2 => \^clocktime_nanosecond_datout\(15),
      I3 => OffsetNanosecond_DatReg(15),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(13),
      I1 => OffsetNanosecond_DatReg(13),
      I2 => OffsetNanosecond_DatReg(14),
      I3 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(12),
      I1 => \^clocktime_nanosecond_datout\(12),
      I2 => \^clocktime_nanosecond_datout\(13),
      I3 => OffsetNanosecond_DatReg(13),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => \^clocktime_nanosecond_datout\(11),
      I2 => \^clocktime_nanosecond_datout\(12),
      I3 => OffsetNanosecond_DatReg(12),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(15),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(15),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(15),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(15),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[15]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[15]\,
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(15),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(15),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[15]_i_24_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      I1 => \^clocktime_nanosecond_datout\(15),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      I1 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[15]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[16]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[16]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(16),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(16),
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[16]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[16]\,
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(16),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(16),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[16]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(16),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(16),
      O => \TimeAdjust_Nanosecond_DatReg[16]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[17]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[17]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[17]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(17),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(17),
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[17]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[17]\,
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(17),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(17),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[17]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(17),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(17),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(17),
      O => \TimeAdjust_Nanosecond_DatReg[17]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[18]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[18]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(18),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(18),
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[18]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[18]\,
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[18]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(18),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(18),
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(18),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(18),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(18),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[18]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[19]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[19]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[19]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(17),
      I1 => OffsetNanosecond_DatReg(17),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(18),
      I4 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F09"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(16),
      I1 => OffsetNanosecond_DatReg(16),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(15),
      I4 => \^clocktime_nanosecond_datout\(15),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(15),
      I1 => OffsetNanosecond_DatReg(15),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(16),
      I4 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \^clocktime_nanosecond_datout\(18),
      I3 => OffsetNanosecond_DatReg(18),
      I4 => \TimeAdjust_Nanosecond_DatReg[19]_i_9_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996666666666669"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[19]_i_34_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I2 => OffsetNanosecond_DatReg(16),
      I3 => \^clocktime_nanosecond_datout\(16),
      I4 => OffsetNanosecond_DatReg(17),
      I5 => \^clocktime_nanosecond_datout\(17),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A95656A9"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[19]_i_11_n_0\,
      I1 => OffsetNanosecond_DatReg(16),
      I2 => \^clocktime_nanosecond_datout\(16),
      I3 => OffsetNanosecond_DatReg(17),
      I4 => \^clocktime_nanosecond_datout\(17),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696666669"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[19]_i_35_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I2 => OffsetNanosecond_DatReg(15),
      I3 => \^clocktime_nanosecond_datout\(15),
      I4 => OffsetNanosecond_DatReg(14),
      I5 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => \^clocktime_nanosecond_datout\(19),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(18),
      I1 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      I1 => \^clocktime_nanosecond_datout\(17),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      I1 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => OffsetNanosecond_DatReg(18),
      I3 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      I1 => \^clocktime_nanosecond_datout\(17),
      I2 => \^clocktime_nanosecond_datout\(18),
      I3 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(17),
      I1 => OffsetNanosecond_DatReg(17),
      I2 => OffsetNanosecond_DatReg(16),
      I3 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      I1 => \^clocktime_nanosecond_datout\(15),
      I2 => \^clocktime_nanosecond_datout\(16),
      I3 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(18),
      I1 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_25_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(18),
      I1 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_26_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(16),
      I1 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      I1 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_28_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(18),
      I1 => OffsetNanosecond_DatReg(18),
      I2 => OffsetNanosecond_DatReg(19),
      I3 => \^clocktime_nanosecond_datout\(19),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_29_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(19),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(19),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      I1 => \^clocktime_nanosecond_datout\(17),
      I2 => \^clocktime_nanosecond_datout\(18),
      I3 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_30_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(16),
      I1 => OffsetNanosecond_DatReg(16),
      I2 => OffsetNanosecond_DatReg(17),
      I3 => \^clocktime_nanosecond_datout\(17),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      I1 => \^clocktime_nanosecond_datout\(15),
      I2 => \^clocktime_nanosecond_datout\(16),
      I3 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(19),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(19),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_33_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(18),
      I1 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_34_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      I1 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_35_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[19]_i_8_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[19]\,
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(19),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(19),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[19]_i_33_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F09"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(18),
      I1 => OffsetNanosecond_DatReg(18),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(17),
      I4 => \^clocktime_nanosecond_datout\(17),
      O => \TimeAdjust_Nanosecond_DatReg[19]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[1]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[1]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[1]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(1),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(1),
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[1]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[1]\,
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(1),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(1),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[1]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(1),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(1),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(1),
      O => \TimeAdjust_Nanosecond_DatReg[1]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[20]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[20]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(20),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(20),
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[20]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[20]\,
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(20),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(20),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[20]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(20),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(20),
      O => \TimeAdjust_Nanosecond_DatReg[20]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[21]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[21]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(21),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(21),
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[21]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[21]\,
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(21),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(21),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[21]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(21),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(21),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(21),
      O => \TimeAdjust_Nanosecond_DatReg[21]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[22]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[22]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(22),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(22),
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[22]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[22]\,
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[22]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(22),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(22),
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(22),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(22),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(22),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[22]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[23]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[23]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[23]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00E0EE0"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(20),
      I1 => OffsetNanosecond_DatReg(20),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(21),
      I4 => \^clocktime_nanosecond_datout\(21),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \^clocktime_nanosecond_datout\(20),
      I3 => OffsetNanosecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \^clocktime_nanosecond_datout\(18),
      I3 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6559999999999AA6"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[23]_i_34_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I2 => \^clocktime_nanosecond_datout\(21),
      I3 => OffsetNanosecond_DatReg(21),
      I4 => OffsetNanosecond_DatReg(22),
      I5 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E001011F1FFEFEE0"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(20),
      I1 => \^clocktime_nanosecond_datout\(20),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => \^clocktime_nanosecond_datout\(21),
      I4 => OffsetNanosecond_DatReg(21),
      I5 => \TimeAdjust_Nanosecond_DatReg[23]_i_35_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[23]_i_11_n_0\,
      I1 => \^clocktime_nanosecond_datout\(21),
      I2 => OffsetNanosecond_DatReg(21),
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I4 => OffsetNanosecond_DatReg(20),
      I5 => \^clocktime_nanosecond_datout\(20),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \^clocktime_nanosecond_datout\(20),
      I3 => OffsetNanosecond_DatReg(20),
      I4 => \TimeAdjust_Nanosecond_DatReg[23]_i_12_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \^clocktime_nanosecond_datout\(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(22),
      I1 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \^clocktime_nanosecond_datout\(21),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(20),
      I1 => \^clocktime_nanosecond_datout\(20),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => OffsetNanosecond_DatReg(22),
      I3 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \^clocktime_nanosecond_datout\(21),
      I2 => \^clocktime_nanosecond_datout\(22),
      I3 => OffsetNanosecond_DatReg(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(20),
      I1 => \^clocktime_nanosecond_datout\(20),
      I2 => \^clocktime_nanosecond_datout\(21),
      I3 => OffsetNanosecond_DatReg(21),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => \^clocktime_nanosecond_datout\(19),
      I2 => \^clocktime_nanosecond_datout\(20),
      I3 => OffsetNanosecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_25_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(22),
      I1 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_26_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \^clocktime_nanosecond_datout\(21),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_28_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(22),
      I1 => OffsetNanosecond_DatReg(22),
      I2 => OffsetNanosecond_DatReg(23),
      I3 => \^clocktime_nanosecond_datout\(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_29_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(23),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \^clocktime_nanosecond_datout\(21),
      I2 => \^clocktime_nanosecond_datout\(22),
      I3 => OffsetNanosecond_DatReg(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_30_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(20),
      I1 => \^clocktime_nanosecond_datout\(20),
      I2 => \^clocktime_nanosecond_datout\(21),
      I3 => OffsetNanosecond_DatReg(21),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => \^clocktime_nanosecond_datout\(19),
      I2 => \^clocktime_nanosecond_datout\(20),
      I3 => OffsetNanosecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(23),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_33_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \^clocktime_nanosecond_datout\(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_34_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(22),
      I1 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_35_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueL_DatReg_reg_n_0_[23]\,
      I2 => \TimeAdjust_Nanosecond_DatReg[23]_i_8_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(23),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(23),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[23]_i_33_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(22),
      I1 => OffsetNanosecond_DatReg(22),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(23),
      I4 => \^clocktime_nanosecond_datout\(23),
      O => \TimeAdjust_Nanosecond_DatReg[23]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[24]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[24]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(24),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(24),
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[24]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[24]\,
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[24]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(24),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(24),
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(24),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(24),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(24),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[24]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[25]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[25]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[25]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(25),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(25),
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[25]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[25]\,
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(25),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(25),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[25]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(25),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(25),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(25),
      O => \TimeAdjust_Nanosecond_DatReg[25]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[26]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[26]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(26),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(26),
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[26]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[26]\,
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(26),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(26),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[26]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(26),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(26),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(26),
      O => \TimeAdjust_Nanosecond_DatReg[26]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[27]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[27]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[27]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => \^clocktime_nanosecond_datout\(25),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(24),
      I1 => \^clocktime_nanosecond_datout\(24),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => OffsetNanosecond_DatReg(26),
      I3 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => \^clocktime_nanosecond_datout\(25),
      I2 => \^clocktime_nanosecond_datout\(26),
      I3 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(24),
      I1 => \^clocktime_nanosecond_datout\(24),
      I2 => \^clocktime_nanosecond_datout\(25),
      I3 => OffsetNanosecond_DatReg(25),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \^clocktime_nanosecond_datout\(23),
      I2 => \^clocktime_nanosecond_datout\(24),
      I3 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(26),
      I1 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(26),
      I1 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(24),
      I1 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(26),
      I1 => OffsetNanosecond_DatReg(26),
      I2 => OffsetNanosecond_DatReg(27),
      I3 => \^clocktime_nanosecond_datout\(27),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => \^clocktime_nanosecond_datout\(25),
      I2 => \^clocktime_nanosecond_datout\(26),
      I3 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(24),
      I1 => \^clocktime_nanosecond_datout\(24),
      I2 => \^clocktime_nanosecond_datout\(25),
      I3 => OffsetNanosecond_DatReg(25),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \^clocktime_nanosecond_datout\(23),
      I2 => \^clocktime_nanosecond_datout\(24),
      I3 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(27),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(27),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(27),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(27),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[27]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[27]\,
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(27),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(27),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[27]_i_24_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => \^clocktime_nanosecond_datout\(27),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(26),
      I1 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[27]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[28]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(28),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(28),
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[28]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[28]\,
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(28),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(28),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[28]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(28),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(28),
      O => \TimeAdjust_Nanosecond_DatReg[28]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[29]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[29]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[29]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(29),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(29),
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[29]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[29]\,
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(29),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(29),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[29]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(29),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(29),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(29),
      O => \TimeAdjust_Nanosecond_DatReg[29]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[2]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[2]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(2),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(2),
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[2]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[2]\,
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[2]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(2),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(2),
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(2),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(2),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(2),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[2]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_5\,
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Nanosecond_DatReg[30]_i_4_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_6_n_0\,
      I1 => \^clocktime_nanosecond_datout\(30),
      I2 => OffsetNanosecond_DatReg(30),
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I4 => OffsetNanosecond_DatReg(29),
      I5 => \^clocktime_nanosecond_datout\(29),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(28),
      I1 => OffsetNanosecond_DatReg(28),
      I2 => \^clocktime_nanosecond_datout\(29),
      I3 => OffsetNanosecond_DatReg(29),
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_7_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \^clocktime_nanosecond_datout\(28),
      I3 => OffsetNanosecond_DatReg(28),
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_8_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_24_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(30),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(30),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F09"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(26),
      I1 => OffsetNanosecond_DatReg(26),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(25),
      I4 => \^clocktime_nanosecond_datout\(25),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(25),
      I1 => OffsetNanosecond_DatReg(25),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(26),
      I4 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => \^clocktime_nanosecond_datout\(24),
      I3 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F09"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => OffsetNanosecond_DatReg(22),
      I4 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \^clocktime_nanosecond_datout\(26),
      I3 => OffsetNanosecond_DatReg(26),
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_14_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696666669"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_25_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I2 => OffsetNanosecond_DatReg(25),
      I3 => \^clocktime_nanosecond_datout\(25),
      I4 => OffsetNanosecond_DatReg(24),
      I5 => \^clocktime_nanosecond_datout\(24),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(30),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(30),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_16_n_0\,
      I1 => OffsetNanosecond_DatReg(25),
      I2 => \^clocktime_nanosecond_datout\(25),
      I3 => OffsetNanosecond_DatReg(24),
      I4 => \^clocktime_nanosecond_datout\(24),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => \^clocktime_nanosecond_datout\(24),
      I3 => OffsetNanosecond_DatReg(24),
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_17_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4445"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_5\,
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_27_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_28_n_0\,
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_29_n_0\,
      I4 => \TimeAdjust_Nanosecond_DatReg[30]_i_30_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[30]_i_31_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(31),
      I1 => \^clocktime_nanosecond_datout\(31),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(30),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(30),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(30),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(26),
      I1 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_25_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_6\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_4\,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_6\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_7\,
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_42_n_0\,
      I3 => \TimeAdjust_Nanosecond_DatReg[30]_i_43_n_0\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_5\,
      I5 => \TimeAdjust_Nanosecond_DatReg[30]_i_44_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_28_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_5\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_29_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_6\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_4\,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_30_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_4\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(26),
      I1 => \^clocktime_nanosecond_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_33_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(26),
      I1 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_34_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(24),
      I1 => \^clocktime_nanosecond_datout\(24),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_35_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \^clocktime_nanosecond_datout\(23),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_36_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(26),
      I1 => OffsetNanosecond_DatReg(26),
      I2 => \^clocktime_nanosecond_datout\(27),
      I3 => OffsetNanosecond_DatReg(27),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_37_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(25),
      I1 => OffsetNanosecond_DatReg(25),
      I2 => \^clocktime_nanosecond_datout\(26),
      I3 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_38_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(24),
      I1 => OffsetNanosecond_DatReg(24),
      I2 => \^clocktime_nanosecond_datout\(25),
      I3 => OffsetNanosecond_DatReg(25),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_39_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[30]_i_13_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[30]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => \^clocktime_nanosecond_datout\(24),
      I3 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_40_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_4\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_42_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_6\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_5\,
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_4\,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_43_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_7\,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_44_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(22),
      I1 => \^clocktime_nanosecond_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_46_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \^clocktime_nanosecond_datout\(21),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_47_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(21),
      I1 => OffsetNanosecond_DatReg(21),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_48_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => \^clocktime_nanosecond_datout\(19),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_49_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(22),
      I1 => OffsetNanosecond_DatReg(22),
      I2 => \^clocktime_nanosecond_datout\(23),
      I3 => OffsetNanosecond_DatReg(23),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_50_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(21),
      I1 => OffsetNanosecond_DatReg(21),
      I2 => \^clocktime_nanosecond_datout\(22),
      I3 => OffsetNanosecond_DatReg(22),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_51_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(20),
      I1 => OffsetNanosecond_DatReg(20),
      I2 => \^clocktime_nanosecond_datout\(21),
      I3 => OffsetNanosecond_DatReg(21),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_52_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \^clocktime_nanosecond_datout\(20),
      I3 => OffsetNanosecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_53_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(18),
      I1 => \^clocktime_nanosecond_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_55_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(18),
      I1 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_56_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(16),
      I1 => \^clocktime_nanosecond_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_57_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(16),
      I1 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_58_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(18),
      I1 => OffsetNanosecond_DatReg(18),
      I2 => \^clocktime_nanosecond_datout\(19),
      I3 => OffsetNanosecond_DatReg(19),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_59_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(28),
      I1 => OffsetNanosecond_DatReg(28),
      I2 => \^clocktime_nanosecond_datout\(29),
      I3 => OffsetNanosecond_DatReg(29),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(17),
      I1 => OffsetNanosecond_DatReg(17),
      I2 => \^clocktime_nanosecond_datout\(18),
      I3 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_60_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(16),
      I1 => OffsetNanosecond_DatReg(16),
      I2 => \^clocktime_nanosecond_datout\(17),
      I3 => OffsetNanosecond_DatReg(17),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_61_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(15),
      I1 => OffsetNanosecond_DatReg(15),
      I2 => \^clocktime_nanosecond_datout\(16),
      I3 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_62_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(30),
      I1 => OffsetNanosecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_64_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(28),
      I1 => \^clocktime_nanosecond_datout\(28),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_65_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => \^clocktime_nanosecond_datout\(27),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_66_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(30),
      I1 => OffsetNanosecond_DatReg(30),
      I2 => \^clocktime_nanosecond_datout\(31),
      I3 => OffsetNanosecond_DatReg(31),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_67_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(29),
      I1 => OffsetNanosecond_DatReg(29),
      I2 => \^clocktime_nanosecond_datout\(30),
      I3 => OffsetNanosecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_68_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(28),
      I1 => OffsetNanosecond_DatReg(28),
      I2 => \^clocktime_nanosecond_datout\(29),
      I3 => OffsetNanosecond_DatReg(29),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_69_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \^clocktime_nanosecond_datout\(28),
      I3 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \^clocktime_nanosecond_datout\(28),
      I3 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_70_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(14),
      I1 => \^clocktime_nanosecond_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_71_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => \^clocktime_nanosecond_datout\(13),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_72_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(13),
      I1 => OffsetNanosecond_DatReg(13),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_73_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => \^clocktime_nanosecond_datout\(11),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_74_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(14),
      I1 => OffsetNanosecond_DatReg(14),
      I2 => \^clocktime_nanosecond_datout\(15),
      I3 => OffsetNanosecond_DatReg(15),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_75_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(13),
      I1 => OffsetNanosecond_DatReg(13),
      I2 => \^clocktime_nanosecond_datout\(14),
      I3 => OffsetNanosecond_DatReg(14),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_76_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(12),
      I1 => OffsetNanosecond_DatReg(12),
      I2 => \^clocktime_nanosecond_datout\(13),
      I3 => OffsetNanosecond_DatReg(13),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_77_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(11),
      I1 => OffsetNanosecond_DatReg(11),
      I2 => \^clocktime_nanosecond_datout\(12),
      I3 => OffsetNanosecond_DatReg(12),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_78_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \^clocktime_nanosecond_datout\(26),
      I3 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(10),
      I1 => \^clocktime_nanosecond_datout\(10),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_80_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(10),
      I1 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_81_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(8),
      I1 => \^clocktime_nanosecond_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_82_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_83_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(10),
      I1 => OffsetNanosecond_DatReg(10),
      I2 => \^clocktime_nanosecond_datout\(11),
      I3 => OffsetNanosecond_DatReg(11),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_84_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(9),
      I1 => OffsetNanosecond_DatReg(9),
      I2 => \^clocktime_nanosecond_datout\(10),
      I3 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_85_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(8),
      I1 => OffsetNanosecond_DatReg(8),
      I2 => \^clocktime_nanosecond_datout\(9),
      I3 => OffsetNanosecond_DatReg(9),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_86_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(7),
      I1 => OffsetNanosecond_DatReg(7),
      I2 => \^clocktime_nanosecond_datout\(8),
      I3 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_87_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_89_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFEFEE0E001011F"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => \^clocktime_nanosecond_datout\(29),
      I2 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      I3 => \^clocktime_nanosecond_datout\(30),
      I4 => OffsetNanosecond_DatReg(30),
      I5 => \TimeAdjust_Nanosecond_DatReg[30]_i_23_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_90_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_91_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(6),
      I1 => OffsetNanosecond_DatReg(6),
      I2 => \^clocktime_nanosecond_datout\(7),
      I3 => OffsetNanosecond_DatReg(7),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_92_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => \^clocktime_nanosecond_datout\(6),
      I3 => OffsetNanosecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_93_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => \^clocktime_nanosecond_datout\(4),
      I3 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_94_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \^clocktime_nanosecond_datout\(4),
      I2 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_95_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(3),
      I1 => OffsetNanosecond_DatReg(3),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_96_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(2),
      I1 => \^clocktime_nanosecond_datout\(2),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_97_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      I1 => \^clocktime_nanosecond_datout\(1),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_98_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[30]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(0),
      I1 => \^clocktime_nanosecond_datout\(0),
      O => \TimeAdjust_Nanosecond_DatReg[30]_i_99_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_3_n_0\,
      I1 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      I2 => TimeAdjust_ValReg_i_2_n_0,
      O => TimeAdjust_Nanosecond_DatReg
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      I1 => \^clocktime_nanosecond_datout\(1),
      I2 => OffsetNanosecond_DatReg(0),
      I3 => \^clocktime_nanosecond_datout\(0),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_100_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_6\,
      I1 => OffsetNanosecond_DatReg(7),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_7\,
      I3 => OffsetNanosecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_101_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_4\,
      I1 => OffsetNanosecond_DatReg(5),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_5\,
      I3 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_102_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_6\,
      I1 => OffsetNanosecond_DatReg(3),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_7\,
      I3 => OffsetNanosecond_DatReg(2),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_103_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(1),
      I1 => OffsetNanosecond_DatReg(1),
      I2 => \^clocktime_nanosecond_datout\(0),
      I3 => OffsetNanosecond_DatReg(0),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_104_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(7),
      I1 => \^clocktime_second_datout\(7),
      I2 => OffsetSecond_DatReg(6),
      I3 => \^clocktime_second_datout\(6),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_107_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(5),
      I1 => \^clocktime_second_datout\(5),
      I2 => OffsetSecond_DatReg(4),
      I3 => \^clocktime_second_datout\(4),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_108_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(3),
      I1 => \^clocktime_second_datout\(3),
      I2 => OffsetSecond_DatReg(2),
      I3 => \^clocktime_second_datout\(2),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_109_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg11_in,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^clocktime_second_datout\(0),
      I1 => OffsetSecond_DatReg(0),
      I2 => OffsetSecond_DatReg(1),
      I3 => \^clocktime_second_datout\(1),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_110_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(7),
      I1 => OffsetSecond_DatReg(7),
      I2 => \^clocktime_second_datout\(6),
      I3 => OffsetSecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_111_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(5),
      I1 => OffsetSecond_DatReg(5),
      I2 => \^clocktime_second_datout\(4),
      I3 => OffsetSecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_112_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(3),
      I1 => OffsetSecond_DatReg(3),
      I2 => \^clocktime_second_datout\(2),
      I3 => OffsetSecond_DatReg(2),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_113_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(1),
      I1 => OffsetSecond_DatReg(1),
      I2 => \^clocktime_second_datout\(0),
      I3 => OffsetSecond_DatReg(0),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_114_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_116_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(3),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_117_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(31),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(31),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[31]_i_37_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(11),
      I1 => L(12),
      I2 => L(9),
      I3 => L(10),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => L(15),
      I1 => L(16),
      I2 => L(13),
      I3 => L(14),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(1),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(6),
      I2 => L(7),
      I3 => L(8),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(27),
      I1 => L(28),
      I2 => L(25),
      I3 => L(26),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(30),
      I1 => L(31),
      I2 => L(29),
      I3 => L(0),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(19),
      I1 => L(20),
      I2 => L(17),
      I3 => L(18),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_3_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_4_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => L(22),
      I1 => L(23),
      I2 => L(21),
      I3 => L(24),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(30),
      I1 => \^clocktime_nanosecond_datout\(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => \^clocktime_nanosecond_datout\(29),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(28),
      I1 => \^clocktime_nanosecond_datout\(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(30),
      I1 => OffsetNanosecond_DatReg(30),
      I2 => \^clocktime_nanosecond_datout\(31),
      I3 => OffsetNanosecond_DatReg(31),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => \^clocktime_nanosecond_datout\(29),
      I2 => \^clocktime_nanosecond_datout\(30),
      I3 => OffsetNanosecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_25_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(28),
      I1 => \^clocktime_nanosecond_datout\(28),
      I2 => \^clocktime_nanosecond_datout\(29),
      I3 => OffsetNanosecond_DatReg(29),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_26_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => \^clocktime_nanosecond_datout\(27),
      I2 => \^clocktime_nanosecond_datout\(28),
      I3 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(30),
      I1 => \^clocktime_nanosecond_datout\(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_29_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(28),
      I1 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_30_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(27),
      I1 => OffsetNanosecond_DatReg(27),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(30),
      I1 => OffsetNanosecond_DatReg(30),
      I2 => \^clocktime_nanosecond_datout\(31),
      I3 => OffsetNanosecond_DatReg(31),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => \^clocktime_nanosecond_datout\(29),
      I2 => \^clocktime_nanosecond_datout\(30),
      I3 => OffsetNanosecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_33_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(28),
      I1 => \^clocktime_nanosecond_datout\(28),
      I2 => \^clocktime_nanosecond_datout\(29),
      I3 => OffsetNanosecond_DatReg(29),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_34_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => \^clocktime_nanosecond_datout\(27),
      I2 => \^clocktime_nanosecond_datout\(28),
      I3 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_35_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(31),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(31),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(31),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_37_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(31),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_6\,
      I2 => OffsetNanosecond_DatReg(30),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_39_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I2 => TimeAdjust_Nanosecond_DatReg0(31),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I4 => TimeAdjust_Nanosecond_DatReg02_in(31),
      I5 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_4\,
      I2 => OffsetNanosecond_DatReg(28),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_40_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_6\,
      I2 => OffsetNanosecond_DatReg(26),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_41_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_4\,
      I2 => OffsetNanosecond_DatReg(24),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_42_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_6\,
      I1 => OffsetNanosecond_DatReg(31),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_7\,
      I3 => OffsetNanosecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_43_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_4\,
      I1 => OffsetNanosecond_DatReg(29),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_5\,
      I3 => OffsetNanosecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_44_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_6\,
      I1 => OffsetNanosecond_DatReg(27),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_7\,
      I3 => OffsetNanosecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_45_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_4\,
      I1 => OffsetNanosecond_DatReg(25),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_5\,
      I3 => OffsetNanosecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_46_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^clocktime_second_datout\(31),
      I1 => OffsetSecond_DatReg(31),
      I2 => OffsetSecond_DatReg(30),
      I3 => \^clocktime_second_datout\(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_48_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(29),
      I1 => \^clocktime_second_datout\(29),
      I2 => OffsetSecond_DatReg(28),
      I3 => \^clocktime_second_datout\(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_49_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_12_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[31]\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(27),
      I1 => \^clocktime_second_datout\(27),
      I2 => OffsetSecond_DatReg(26),
      I3 => \^clocktime_second_datout\(26),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_50_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(25),
      I1 => \^clocktime_second_datout\(25),
      I2 => OffsetSecond_DatReg(24),
      I3 => \^clocktime_second_datout\(24),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_51_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(31),
      I1 => OffsetSecond_DatReg(31),
      I2 => \^clocktime_second_datout\(30),
      I3 => OffsetSecond_DatReg(30),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_52_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(29),
      I1 => OffsetSecond_DatReg(29),
      I2 => \^clocktime_second_datout\(28),
      I3 => OffsetSecond_DatReg(28),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_53_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(27),
      I1 => OffsetSecond_DatReg(27),
      I2 => \^clocktime_second_datout\(26),
      I3 => OffsetSecond_DatReg(26),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_54_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(25),
      I1 => OffsetSecond_DatReg(25),
      I2 => \^clocktime_second_datout\(24),
      I3 => OffsetSecond_DatReg(24),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_55_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_6\,
      I2 => OffsetNanosecond_DatReg(22),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_57_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_4\,
      I2 => OffsetNanosecond_DatReg(20),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_58_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_6\,
      I2 => OffsetNanosecond_DatReg(18),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_59_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_13_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_14_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_15_n_0\,
      I3 => \TimeAdjust_Nanosecond_DatReg[31]_i_16_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_4\,
      I2 => OffsetNanosecond_DatReg(16),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_60_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_6\,
      I1 => OffsetNanosecond_DatReg(23),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_7\,
      I3 => OffsetNanosecond_DatReg(22),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_61_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_4\,
      I1 => OffsetNanosecond_DatReg(21),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_5\,
      I3 => OffsetNanosecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_62_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_6\,
      I1 => OffsetNanosecond_DatReg(19),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_7\,
      I3 => OffsetNanosecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_63_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_4\,
      I1 => OffsetNanosecond_DatReg(17),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_5\,
      I3 => OffsetNanosecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_64_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(23),
      I1 => \^clocktime_second_datout\(23),
      I2 => OffsetSecond_DatReg(22),
      I3 => \^clocktime_second_datout\(22),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_69_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_17_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_18_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_19_n_0\,
      I3 => \TimeAdjust_Nanosecond_DatReg[31]_i_20_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(21),
      I1 => \^clocktime_second_datout\(21),
      I2 => OffsetSecond_DatReg(20),
      I3 => \^clocktime_second_datout\(20),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_70_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(19),
      I1 => \^clocktime_second_datout\(19),
      I2 => OffsetSecond_DatReg(18),
      I3 => \^clocktime_second_datout\(18),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_71_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(17),
      I1 => \^clocktime_second_datout\(17),
      I2 => OffsetSecond_DatReg(16),
      I3 => \^clocktime_second_datout\(16),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_72_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(23),
      I1 => OffsetSecond_DatReg(23),
      I2 => \^clocktime_second_datout\(22),
      I3 => OffsetSecond_DatReg(22),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_73_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(21),
      I1 => OffsetSecond_DatReg(21),
      I2 => \^clocktime_second_datout\(20),
      I3 => OffsetSecond_DatReg(20),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_74_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(19),
      I1 => OffsetSecond_DatReg(19),
      I2 => \^clocktime_second_datout\(18),
      I3 => OffsetSecond_DatReg(18),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_75_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(17),
      I1 => OffsetSecond_DatReg(17),
      I2 => \^clocktime_second_datout\(16),
      I3 => OffsetSecond_DatReg(16),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_76_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_6\,
      I2 => OffsetNanosecond_DatReg(14),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_78_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_4\,
      I2 => OffsetNanosecond_DatReg(12),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_79_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_6\,
      I2 => OffsetNanosecond_DatReg(10),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_80_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_4\,
      I2 => OffsetNanosecond_DatReg(8),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_81_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_6\,
      I1 => OffsetNanosecond_DatReg(15),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_7\,
      I3 => OffsetNanosecond_DatReg(14),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_82_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_4\,
      I1 => OffsetNanosecond_DatReg(13),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_5\,
      I3 => OffsetNanosecond_DatReg(12),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_83_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_6\,
      I1 => OffsetNanosecond_DatReg(11),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_7\,
      I3 => OffsetNanosecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_84_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_4\,
      I1 => OffsetNanosecond_DatReg(9),
      I2 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_5\,
      I3 => OffsetNanosecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_85_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(15),
      I1 => \^clocktime_second_datout\(15),
      I2 => OffsetSecond_DatReg(14),
      I3 => \^clocktime_second_datout\(14),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_89_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(13),
      I1 => \^clocktime_second_datout\(13),
      I2 => OffsetSecond_DatReg(12),
      I3 => \^clocktime_second_datout\(12),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_90_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(11),
      I1 => \^clocktime_second_datout\(11),
      I2 => OffsetSecond_DatReg(10),
      I3 => \^clocktime_second_datout\(10),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_91_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetSecond_DatReg(9),
      I1 => \^clocktime_second_datout\(9),
      I2 => OffsetSecond_DatReg(8),
      I3 => \^clocktime_second_datout\(8),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_92_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(15),
      I1 => OffsetSecond_DatReg(15),
      I2 => \^clocktime_second_datout\(14),
      I3 => OffsetSecond_DatReg(14),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_93_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(13),
      I1 => OffsetSecond_DatReg(13),
      I2 => \^clocktime_second_datout\(12),
      I3 => OffsetSecond_DatReg(12),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_94_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(11),
      I1 => OffsetSecond_DatReg(11),
      I2 => \^clocktime_second_datout\(10),
      I3 => OffsetSecond_DatReg(10),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_95_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^clocktime_second_datout\(9),
      I1 => OffsetSecond_DatReg(9),
      I2 => \^clocktime_second_datout\(8),
      I3 => OffsetSecond_DatReg(8),
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_96_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_6\,
      I2 => OffsetNanosecond_DatReg(6),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_97_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_4\,
      I2 => OffsetNanosecond_DatReg(4),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_98_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[31]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_6\,
      I2 => OffsetNanosecond_DatReg(2),
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[31]_i_99_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[3]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[3]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[3]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(1),
      I1 => OffsetNanosecond_DatReg(1),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(0),
      I1 => OffsetNanosecond_DatReg(0),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \^clocktime_nanosecond_datout\(3),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(2),
      I1 => OffsetNanosecond_DatReg(2),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(1),
      I1 => OffsetNanosecond_DatReg(1),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(0),
      I1 => OffsetNanosecond_DatReg(0),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(3),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(3),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(3),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(3),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(3),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueL_DatReg_reg_n_0_[3]\,
      I2 => \TimeAdjust_Nanosecond_DatReg[3]_i_7_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(3),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(3),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[3]_i_16_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \^clocktime_nanosecond_datout\(3),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(2),
      I1 => OffsetNanosecond_DatReg(2),
      O => \TimeAdjust_Nanosecond_DatReg[3]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[4]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[4]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_7\,
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(4),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(4),
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[4]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[4]\,
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(4),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(4),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[4]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(4),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(4),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(4),
      O => \TimeAdjust_Nanosecond_DatReg[4]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Nanosecond_DatReg[5]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_6\,
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Nanosecond_DatReg[5]_i_4_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => \^clocktime_nanosecond_datout\(6),
      I3 => OffsetNanosecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => \^clocktime_nanosecond_datout\(4),
      I3 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(3),
      I1 => \^clocktime_nanosecond_datout\(4),
      I2 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[5]_i_18_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(5),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(5),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(3),
      I1 => OffsetNanosecond_DatReg(3),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(2),
      I1 => \^clocktime_nanosecond_datout\(2),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      I1 => \^clocktime_nanosecond_datout\(1),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(0),
      I1 => \^clocktime_nanosecond_datout\(0),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(5),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(5),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(5),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(5),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(5),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[5]_i_13_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[5]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(6),
      I1 => OffsetNanosecond_DatReg(6),
      I2 => \^clocktime_nanosecond_datout\(7),
      I3 => OffsetNanosecond_DatReg(7),
      O => \TimeAdjust_Nanosecond_DatReg[5]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[6]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[6]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_5\,
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(6),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(6),
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[6]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[6]\,
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[6]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Nanosecond_DatIn(6),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Nanosecond_DatIn(6),
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Nanosecond_DatIn(6),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Nanosecond_DatIn(6),
      I4 => TimeAdjustmentIn3_Nanosecond_DatIn(6),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[6]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[7]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[7]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_10_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(4),
      I1 => \^clocktime_nanosecond_datout\(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      I2 => \^clocktime_nanosecond_datout\(7),
      I3 => OffsetNanosecond_DatReg(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      I2 => \^clocktime_nanosecond_datout\(6),
      I3 => OffsetNanosecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_13_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => OffsetNanosecond_DatReg(4),
      I3 => \^clocktime_nanosecond_datout\(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \^clocktime_nanosecond_datout\(4),
      I2 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_18_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(4),
      I1 => \^clocktime_nanosecond_datout\(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_19_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_4\,
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      I2 => \^clocktime_nanosecond_datout\(7),
      I3 => OffsetNanosecond_DatReg(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_20_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => \^clocktime_nanosecond_datout\(5),
      I2 => \^clocktime_nanosecond_datout\(6),
      I3 => OffsetNanosecond_DatReg(6),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^clocktime_nanosecond_datout\(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => OffsetNanosecond_DatReg(4),
      I3 => \^clocktime_nanosecond_datout\(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_22_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => \^clocktime_nanosecond_datout\(4),
      I2 => OffsetNanosecond_DatReg(4),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(7),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(7),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(7),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[7]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[7]\,
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(7),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(7),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[7]_i_24_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_7_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => \^clocktime_nanosecond_datout\(7),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_8_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(6),
      I1 => \^clocktime_nanosecond_datout\(6),
      O => \TimeAdjust_Nanosecond_DatReg[7]_i_9_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Nanosecond_DatReg[8]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Nanosecond_DatReg[8]_i_3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[8]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(8),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(8),
      O => \TimeAdjust_Nanosecond_DatReg[8]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[8]_i_4_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueL_DatReg_reg_n_0_[8]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[8]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(8),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(8),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[8]_i_5_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[8]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(8),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(8),
      O => \TimeAdjust_Nanosecond_DatReg[8]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[9]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Nanosecond_DatReg[9]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_1_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_2_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => TimeAdjust_Nanosecond_DatReg0(9),
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => TimeAdjust_Nanosecond_DatReg02_in(9),
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_3_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueL_DatReg_reg_n_0_[9]\,
      I2 => \TimeAdjust_Nanosecond_DatReg[9]_i_5_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_4_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Nanosecond_DatIn(9),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Nanosecond_DatIn(9),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Nanosecond_DatReg[9]_i_6_n_0\,
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_5_n_0\
    );
\TimeAdjust_Nanosecond_DatReg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Nanosecond_DatIn(9),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Nanosecond_DatIn(9),
      I5 => TimeAdjustmentIn3_Nanosecond_DatIn(9),
      O => \TimeAdjust_Nanosecond_DatReg[9]_i_6_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[0]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[10]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[11]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_7_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_8_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_9_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_10_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_11_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_12_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_13_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_14_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_16_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_17_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_18_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_19_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(11 downto 8),
      S(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_20_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_21_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_22_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_24_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_25_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_26_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_27_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(11 downto 8),
      S(3) => \TimeAdjust_Nanosecond_DatReg[11]_i_28_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[11]_i_29_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[11]_i_30_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[11]_i_31_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[12]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[12]_i_5_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[12]_i_6_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[12]_i_7_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[12]_i_8_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[12]_i_9_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[12]_i_10_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[12]_i_11_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[12]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[13]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[14]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[15]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[15]_i_8_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[15]_i_9_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[15]_i_10_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[15]_i_11_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(15 downto 12),
      S(3) => \TimeAdjust_Nanosecond_DatReg[15]_i_12_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[15]_i_13_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[15]_i_14_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[15]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[15]_i_16_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[15]_i_17_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[15]_i_18_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[15]_i_19_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(15 downto 12),
      S(3) => \TimeAdjust_Nanosecond_DatReg[15]_i_20_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[15]_i_21_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[15]_i_22_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[15]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[16]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[17]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[18]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[19]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_9_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_10_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_11_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_12_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_13_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_14_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_15_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_17_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_18_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_19_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_20_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(19 downto 16),
      S(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_21_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_22_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_23_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_25_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_26_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_27_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_28_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(19 downto 16),
      S(3) => \TimeAdjust_Nanosecond_DatReg[19]_i_29_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[19]_i_30_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[19]_i_31_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[19]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[1]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[20]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[21]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[22]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[23]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_9_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_10_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_11_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_12_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_13_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_14_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_15_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_16_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_17_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_18_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_19_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_20_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(23 downto 20),
      S(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_21_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_22_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_23_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_24_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[19]_i_7_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_25_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_26_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_27_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_28_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(23 downto 20),
      S(3) => \TimeAdjust_Nanosecond_DatReg[23]_i_29_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[23]_i_30_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[23]_i_31_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[23]_i_32_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[24]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[25]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[26]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[27]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[27]_i_8_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[27]_i_9_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[27]_i_10_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[27]_i_11_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(27 downto 24),
      S(3) => \TimeAdjust_Nanosecond_DatReg[27]_i_12_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[27]_i_13_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[27]_i_14_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[27]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_7_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[27]_i_16_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[27]_i_17_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[27]_i_18_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[27]_i_19_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(27 downto 24),
      S(3) => \TimeAdjust_Nanosecond_DatReg[27]_i_20_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[27]_i_21_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[27]_i_22_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[27]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[28]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[29]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[2]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[30]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_33_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_34_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_35_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_36_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_37_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_38_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_39_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_40_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      CO(3) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_6_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_7_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_8_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_3_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_9_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_10_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_11_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_46_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_47_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_48_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_49_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_32_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_50_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_51_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_52_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_53_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_55_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_56_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_57_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_58_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_41_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_59_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_60_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_61_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_62_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_26_n_0\,
      CO(3) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_64_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_65_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_66_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_45_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_67_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_68_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_69_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_70_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_14_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_15_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_16_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_17_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_5_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_18_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_19_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_20_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_21_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_71_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_72_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_73_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_74_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_54_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_75_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_76_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_77_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_78_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_80_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_81_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_82_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_83_n_0\,
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_n_6\,
      O(0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_63_O_UNCONNECTED\(0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_84_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_85_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_86_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_87_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_89_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_90_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_91_n_0\,
      DI(0) => OffsetNanosecond_DatReg(3),
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_92_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_93_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_94_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_95_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[30]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[30]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[30]_i_96_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[30]_i_97_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[30]_i_98_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[30]_i_99_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[31]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_29_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_30_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_31_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(31 downto 28),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_32_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_33_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_34_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_35_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(13 downto 10)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_106\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_106_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(9 downto 6)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_3\,
      CYINIT => '0',
      DI(3) => \^clocktime_nanosecond_datout\(5),
      DI(2) => '0',
      DI(1) => \^clocktime_nanosecond_datout\(3),
      DI(0) => '0',
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_115_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_116_n_0\,
      S(2) => \^clocktime_nanosecond_datout\(4),
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_117_n_0\,
      S(0) => \^clocktime_nanosecond_datout\(2)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_0\,
      CO(3) => TimeAdjust_Second_DatReg10_in,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_39_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_40_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_41_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_42_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_43_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_44_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_45_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_46_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_0\,
      CO(3) => TimeAdjust_Second_DatReg11_in,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_48_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_49_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_50_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_51_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_52_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_53_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_54_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_55_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_57_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_58_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_59_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_60_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_61_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_62_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_63_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_64_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_69_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_70_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_71_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_72_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_73_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_74_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_75_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_76_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_78_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_79_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_80_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_81_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_82_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_83_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_84_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_85_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_0\,
      CO(3 downto 1) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_O_UNCONNECTED\(3 downto 2),
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_65_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^clocktime_nanosecond_datout\(31 downto 30)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_66_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(29 downto 26)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_67_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(25 downto 22)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_89_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_90_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_91_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_92_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_68_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_93_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_94_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_95_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_96_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_97_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_98_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_99_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_100_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_77_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_101_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_102_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_103_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_104_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_21_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_22_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_23_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(31 downto 28),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_24_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_25_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_26_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_27_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_86_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(21 downto 18)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_105_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_87_n_7\,
      S(3 downto 0) => \^clocktime_nanosecond_datout\(17 downto 14)
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_107_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_108_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_109_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_110_n_0\,
      O(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[31]_i_111_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[31]_i_112_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[31]_i_113_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[31]_i_114_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => TimeAdjust_Second_DatReg10_in,
      CO(3 downto 0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      S(3 downto 0) => B"0001"
    );
\TimeAdjust_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[3]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => OffsetNanosecond_DatReg(3),
      DI(2 downto 0) => \^clocktime_nanosecond_datout\(2 downto 0),
      O(3 downto 1) => TimeAdjust_Nanosecond_DatReg0(3 downto 1),
      O(0) => TimeAdjust_Nanosecond_DatReg02_in(0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[3]_i_8_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[3]_i_9_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[3]_i_10_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[3]_i_11_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => OffsetNanosecond_DatReg(3),
      DI(2 downto 0) => \^clocktime_nanosecond_datout\(2 downto 0),
      O(3 downto 1) => TimeAdjust_Nanosecond_DatReg02_in(3 downto 1),
      O(0) => \NLW_TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_O_UNCONNECTED\(0),
      S(3) => \TimeAdjust_Nanosecond_DatReg[3]_i_12_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[3]_i_13_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[3]_i_14_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[3]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[4]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[5]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[5]_i_6_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[5]_i_7_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[5]_i_8_n_0\,
      DI(0) => \^clocktime_nanosecond_datout\(3),
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_3_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[5]_i_9_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[5]_i_10_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[5]_i_11_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[5]_i_12_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => OffsetNanosecond_DatReg(3 downto 0),
      O(3) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_4\,
      O(2) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_5\,
      O(1) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_6\,
      O(0) => \TimeAdjust_Nanosecond_DatReg_reg[5]_i_5_n_7\,
      S(3) => \TimeAdjust_Nanosecond_DatReg[5]_i_14_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[5]_i_15_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[5]_i_16_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[5]_i_17_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[6]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[7]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_5_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[7]_i_8_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[7]_i_9_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[7]_i_10_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[7]_i_11_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg0(7 downto 4),
      S(3) => \TimeAdjust_Nanosecond_DatReg[7]_i_12_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[7]_i_13_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[7]_i_14_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[7]_i_15_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Nanosecond_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \TimeAdjust_Nanosecond_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \TimeAdjust_Nanosecond_DatReg[7]_i_16_n_0\,
      DI(2) => \TimeAdjust_Nanosecond_DatReg[7]_i_17_n_0\,
      DI(1) => \TimeAdjust_Nanosecond_DatReg[7]_i_18_n_0\,
      DI(0) => \TimeAdjust_Nanosecond_DatReg[7]_i_19_n_0\,
      O(3 downto 0) => TimeAdjust_Nanosecond_DatReg02_in(7 downto 4),
      S(3) => \TimeAdjust_Nanosecond_DatReg[7]_i_20_n_0\,
      S(2) => \TimeAdjust_Nanosecond_DatReg[7]_i_21_n_0\,
      S(1) => \TimeAdjust_Nanosecond_DatReg[7]_i_22_n_0\,
      S(0) => \TimeAdjust_Nanosecond_DatReg[7]_i_23_n_0\
    );
\TimeAdjust_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[8]\
    );
\TimeAdjust_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \TimeAdjust_Nanosecond_DatReg_reg_n_0_[9]\
    );
\TimeAdjust_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[0]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[0]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[0]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[0]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(0),
      O => \TimeAdjust_Second_DatReg[0]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(0),
      O => \TimeAdjust_Second_DatReg[0]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[0]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[0]\,
      O => \TimeAdjust_Second_DatReg[0]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(0),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(0),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[0]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[0]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(0),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(0),
      I5 => TimeAdjustmentIn3_Second_DatIn(0),
      O => \TimeAdjust_Second_DatReg[0]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[10]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[10]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[10]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[10]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(10),
      O => \TimeAdjust_Second_DatReg[10]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(10),
      O => \TimeAdjust_Second_DatReg[10]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueH_DatReg_reg_n_0_[10]\,
      I2 => \TimeAdjust_Second_DatReg[10]_i_5_n_0\,
      O => \TimeAdjust_Second_DatReg[10]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(10),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(10),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[10]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[10]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(10),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(10),
      I5 => TimeAdjustmentIn3_Second_DatIn(10),
      O => \TimeAdjust_Second_DatReg[10]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Second_DatReg[11]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => TimeAdjust_Second_DatReg(11),
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Second_DatReg[11]_i_4_n_0\,
      O => \TimeAdjust_Second_DatReg[11]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(9),
      I1 => \^clocktime_second_datout\(9),
      O => \TimeAdjust_Second_DatReg[11]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(8),
      I1 => \^clocktime_second_datout\(8),
      O => \TimeAdjust_Second_DatReg[11]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(11),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(11),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[11]_i_25_n_0\,
      O => \TimeAdjust_Second_DatReg[11]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(11),
      I1 => OffsetSecond_DatReg(11),
      O => \TimeAdjust_Second_DatReg[11]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(10),
      I1 => OffsetSecond_DatReg(10),
      O => \TimeAdjust_Second_DatReg[11]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(9),
      I1 => OffsetSecond_DatReg(9),
      O => \TimeAdjust_Second_DatReg[11]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(8),
      I1 => OffsetSecond_DatReg(8),
      O => \TimeAdjust_Second_DatReg[11]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(11),
      I1 => OffsetSecond_DatReg(11),
      O => \TimeAdjust_Second_DatReg[11]_i_17_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(10),
      I1 => OffsetSecond_DatReg(10),
      O => \TimeAdjust_Second_DatReg[11]_i_18_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(9),
      I1 => OffsetSecond_DatReg(9),
      O => \TimeAdjust_Second_DatReg[11]_i_19_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(11),
      O => \TimeAdjust_Second_DatReg[11]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(8),
      I1 => OffsetSecond_DatReg(8),
      O => \TimeAdjust_Second_DatReg[11]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(7),
      I1 => \^clocktime_second_datout\(7),
      O => \TimeAdjust_Second_DatReg[11]_i_21_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(6),
      I1 => \^clocktime_second_datout\(6),
      O => \TimeAdjust_Second_DatReg[11]_i_22_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(5),
      I1 => \^clocktime_second_datout\(5),
      O => \TimeAdjust_Second_DatReg[11]_i_23_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(4),
      I1 => \^clocktime_second_datout\(4),
      O => \TimeAdjust_Second_DatReg[11]_i_24_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(11),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(11),
      I5 => TimeAdjustmentIn3_Second_DatIn(11),
      O => \TimeAdjust_Second_DatReg[11]_i_25_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[11]_i_12_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[11]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[11]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(11),
      I1 => \^clocktime_second_datout\(11),
      O => \TimeAdjust_Second_DatReg[11]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(10),
      I1 => \^clocktime_second_datout\(10),
      O => \TimeAdjust_Second_DatReg[11]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[12]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[12]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[12]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[12]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(12),
      O => \TimeAdjust_Second_DatReg[12]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(12),
      O => \TimeAdjust_Second_DatReg[12]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueH_DatReg_reg_n_0_[12]\,
      I2 => \TimeAdjust_Second_DatReg[12]_i_5_n_0\,
      O => \TimeAdjust_Second_DatReg[12]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(12),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(12),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[12]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[12]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(12),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(12),
      I5 => TimeAdjustmentIn3_Second_DatIn(12),
      O => \TimeAdjust_Second_DatReg[12]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[13]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[13]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[13]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[13]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(13),
      O => \TimeAdjust_Second_DatReg[13]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(13),
      O => \TimeAdjust_Second_DatReg[13]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[13]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[13]\,
      O => \TimeAdjust_Second_DatReg[13]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[13]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(13),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(13),
      O => \TimeAdjust_Second_DatReg[13]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(13),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(13),
      I4 => TimeAdjustmentIn3_Second_DatIn(13),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[13]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[14]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[14]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[14]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[14]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(14),
      O => \TimeAdjust_Second_DatReg[14]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(14),
      O => \TimeAdjust_Second_DatReg[14]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[14]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[14]\,
      O => \TimeAdjust_Second_DatReg[14]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(14),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(14),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[14]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[14]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(14),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(14),
      I5 => TimeAdjustmentIn3_Second_DatIn(14),
      O => \TimeAdjust_Second_DatReg[14]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[15]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[15]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[15]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[15]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(14),
      I1 => \^clocktime_second_datout\(14),
      O => \TimeAdjust_Second_DatReg[15]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(13),
      I1 => \^clocktime_second_datout\(13),
      O => \TimeAdjust_Second_DatReg[15]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(12),
      I1 => \^clocktime_second_datout\(12),
      O => \TimeAdjust_Second_DatReg[15]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(15),
      I1 => OffsetSecond_DatReg(15),
      O => \TimeAdjust_Second_DatReg[15]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(14),
      I1 => OffsetSecond_DatReg(14),
      O => \TimeAdjust_Second_DatReg[15]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(13),
      I1 => OffsetSecond_DatReg(13),
      O => \TimeAdjust_Second_DatReg[15]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(12),
      I1 => OffsetSecond_DatReg(12),
      O => \TimeAdjust_Second_DatReg[15]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(15),
      I1 => OffsetSecond_DatReg(15),
      O => \TimeAdjust_Second_DatReg[15]_i_17_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(14),
      I1 => OffsetSecond_DatReg(14),
      O => \TimeAdjust_Second_DatReg[15]_i_18_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(13),
      I1 => OffsetSecond_DatReg(13),
      O => \TimeAdjust_Second_DatReg[15]_i_19_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(15),
      O => \TimeAdjust_Second_DatReg[15]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(12),
      I1 => OffsetSecond_DatReg(12),
      O => \TimeAdjust_Second_DatReg[15]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(15),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(15),
      I5 => TimeAdjustmentIn3_Second_DatIn(15),
      O => \TimeAdjust_Second_DatReg[15]_i_21_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(15),
      O => \TimeAdjust_Second_DatReg[15]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[15]_i_8_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[15]\,
      O => \TimeAdjust_Second_DatReg[15]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(15),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(15),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[15]_i_21_n_0\,
      O => \TimeAdjust_Second_DatReg[15]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(15),
      I1 => \^clocktime_second_datout\(15),
      O => \TimeAdjust_Second_DatReg[15]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[16]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[16]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[16]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[16]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(16),
      O => \TimeAdjust_Second_DatReg[16]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(16),
      O => \TimeAdjust_Second_DatReg[16]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[16]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[16]\,
      O => \TimeAdjust_Second_DatReg[16]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(16),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(16),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[16]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[16]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(16),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(16),
      I5 => TimeAdjustmentIn3_Second_DatIn(16),
      O => \TimeAdjust_Second_DatReg[16]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[17]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[17]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[17]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[17]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(17),
      O => \TimeAdjust_Second_DatReg[17]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(17),
      O => \TimeAdjust_Second_DatReg[17]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[17]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[17]\,
      O => \TimeAdjust_Second_DatReg[17]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[17]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(17),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(17),
      O => \TimeAdjust_Second_DatReg[17]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(17),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(17),
      I4 => TimeAdjustmentIn3_Second_DatIn(17),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[17]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[18]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[18]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[18]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[18]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(18),
      O => \TimeAdjust_Second_DatReg[18]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(18),
      O => \TimeAdjust_Second_DatReg[18]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[18]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[18]\,
      O => \TimeAdjust_Second_DatReg[18]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(18),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(18),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[18]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[18]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(18),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(18),
      I5 => TimeAdjustmentIn3_Second_DatIn(18),
      O => \TimeAdjust_Second_DatReg[18]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[19]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[19]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[19]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[19]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(17),
      I1 => OffsetSecond_DatReg(17),
      O => \TimeAdjust_Second_DatReg[19]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(16),
      I1 => OffsetSecond_DatReg(16),
      O => \TimeAdjust_Second_DatReg[19]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(19),
      I1 => OffsetSecond_DatReg(19),
      O => \TimeAdjust_Second_DatReg[19]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(18),
      I1 => OffsetSecond_DatReg(18),
      O => \TimeAdjust_Second_DatReg[19]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(17),
      I1 => OffsetSecond_DatReg(17),
      O => \TimeAdjust_Second_DatReg[19]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(16),
      I1 => OffsetSecond_DatReg(16),
      O => \TimeAdjust_Second_DatReg[19]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(19),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(19),
      I5 => TimeAdjustmentIn3_Second_DatIn(19),
      O => \TimeAdjust_Second_DatReg[19]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(19),
      O => \TimeAdjust_Second_DatReg[19]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(19),
      O => \TimeAdjust_Second_DatReg[19]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[19]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[19]\,
      O => \TimeAdjust_Second_DatReg[19]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(19),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(19),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[19]_i_16_n_0\,
      O => \TimeAdjust_Second_DatReg[19]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(19),
      I1 => OffsetSecond_DatReg(19),
      O => \TimeAdjust_Second_DatReg[19]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(18),
      I1 => OffsetSecond_DatReg(18),
      O => \TimeAdjust_Second_DatReg[19]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[1]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[1]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[1]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[1]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(1),
      O => \TimeAdjust_Second_DatReg[1]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(1),
      O => \TimeAdjust_Second_DatReg[1]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[1]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[1]\,
      O => \TimeAdjust_Second_DatReg[1]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[1]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(1),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(1),
      O => \TimeAdjust_Second_DatReg[1]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(1),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(1),
      I4 => TimeAdjustmentIn3_Second_DatIn(1),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[1]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Second_DatReg[20]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => TimeAdjust_Second_DatReg(20),
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Second_DatReg[20]_i_4_n_0\,
      O => \TimeAdjust_Second_DatReg[20]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(20),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(20),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[20]_i_15_n_0\,
      O => \TimeAdjust_Second_DatReg[20]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(19),
      I1 => \^clocktime_second_datout\(19),
      O => \TimeAdjust_Second_DatReg[20]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(18),
      I1 => \^clocktime_second_datout\(18),
      O => \TimeAdjust_Second_DatReg[20]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(17),
      I1 => \^clocktime_second_datout\(17),
      O => \TimeAdjust_Second_DatReg[20]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(16),
      I1 => \^clocktime_second_datout\(16),
      O => \TimeAdjust_Second_DatReg[20]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(20),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(20),
      I5 => TimeAdjustmentIn3_Second_DatIn(20),
      O => \TimeAdjust_Second_DatReg[20]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(20),
      O => \TimeAdjust_Second_DatReg[20]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[20]_i_10_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[20]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[20]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(23),
      I1 => \^clocktime_second_datout\(23),
      O => \TimeAdjust_Second_DatReg[20]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(22),
      I1 => \^clocktime_second_datout\(22),
      O => \TimeAdjust_Second_DatReg[20]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(21),
      I1 => \^clocktime_second_datout\(21),
      O => \TimeAdjust_Second_DatReg[20]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(20),
      I1 => \^clocktime_second_datout\(20),
      O => \TimeAdjust_Second_DatReg[20]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[21]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[21]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[21]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[21]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(21),
      O => \TimeAdjust_Second_DatReg[21]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(21),
      O => \TimeAdjust_Second_DatReg[21]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[21]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[21]\,
      O => \TimeAdjust_Second_DatReg[21]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[21]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(21),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(21),
      O => \TimeAdjust_Second_DatReg[21]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(21),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(21),
      I4 => TimeAdjustmentIn3_Second_DatIn(21),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[21]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[22]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[22]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[22]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[22]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(22),
      O => \TimeAdjust_Second_DatReg[22]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(22),
      O => \TimeAdjust_Second_DatReg[22]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[22]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[22]\,
      O => \TimeAdjust_Second_DatReg[22]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(22),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(22),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[22]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[22]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(22),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(22),
      I5 => TimeAdjustmentIn3_Second_DatIn(22),
      O => \TimeAdjust_Second_DatReg[22]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[23]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[23]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[23]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[23]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(21),
      I1 => OffsetSecond_DatReg(21),
      O => \TimeAdjust_Second_DatReg[23]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(20),
      I1 => OffsetSecond_DatReg(20),
      O => \TimeAdjust_Second_DatReg[23]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(23),
      I1 => OffsetSecond_DatReg(23),
      O => \TimeAdjust_Second_DatReg[23]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(22),
      I1 => OffsetSecond_DatReg(22),
      O => \TimeAdjust_Second_DatReg[23]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(21),
      I1 => OffsetSecond_DatReg(21),
      O => \TimeAdjust_Second_DatReg[23]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(20),
      I1 => OffsetSecond_DatReg(20),
      O => \TimeAdjust_Second_DatReg[23]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(23),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(23),
      I5 => TimeAdjustmentIn3_Second_DatIn(23),
      O => \TimeAdjust_Second_DatReg[23]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(23),
      O => \TimeAdjust_Second_DatReg[23]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(23),
      O => \TimeAdjust_Second_DatReg[23]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[23]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[23]\,
      O => \TimeAdjust_Second_DatReg[23]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(23),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(23),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[23]_i_16_n_0\,
      O => \TimeAdjust_Second_DatReg[23]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(23),
      I1 => OffsetSecond_DatReg(23),
      O => \TimeAdjust_Second_DatReg[23]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(22),
      I1 => OffsetSecond_DatReg(22),
      O => \TimeAdjust_Second_DatReg[23]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[24]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[24]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[24]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[24]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(24),
      O => \TimeAdjust_Second_DatReg[24]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(24),
      O => \TimeAdjust_Second_DatReg[24]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => \ClockTimeAdjValueH_DatReg_reg_n_0_[24]\,
      I2 => \TimeAdjust_Second_DatReg[24]_i_5_n_0\,
      O => \TimeAdjust_Second_DatReg[24]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(24),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(24),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[24]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[24]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(24),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(24),
      I5 => TimeAdjustmentIn3_Second_DatIn(24),
      O => \TimeAdjust_Second_DatReg[24]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[25]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[25]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[25]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[25]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(25),
      O => \TimeAdjust_Second_DatReg[25]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(25),
      O => \TimeAdjust_Second_DatReg[25]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[25]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[25]\,
      O => \TimeAdjust_Second_DatReg[25]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(25),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(25),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[25]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[25]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(25),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(25),
      I5 => TimeAdjustmentIn3_Second_DatIn(25),
      O => \TimeAdjust_Second_DatReg[25]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[26]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[26]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[26]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[26]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(26),
      O => \TimeAdjust_Second_DatReg[26]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(26),
      O => \TimeAdjust_Second_DatReg[26]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[26]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[26]\,
      O => \TimeAdjust_Second_DatReg[26]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(26),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(26),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[26]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[26]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(26),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(26),
      I5 => TimeAdjustmentIn3_Second_DatIn(26),
      O => \TimeAdjust_Second_DatReg[26]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[27]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[27]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[27]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[27]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(25),
      I1 => OffsetSecond_DatReg(25),
      O => \TimeAdjust_Second_DatReg[27]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(24),
      I1 => OffsetSecond_DatReg(24),
      O => \TimeAdjust_Second_DatReg[27]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(27),
      I1 => OffsetSecond_DatReg(27),
      O => \TimeAdjust_Second_DatReg[27]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(26),
      I1 => OffsetSecond_DatReg(26),
      O => \TimeAdjust_Second_DatReg[27]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(25),
      I1 => OffsetSecond_DatReg(25),
      O => \TimeAdjust_Second_DatReg[27]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(24),
      I1 => OffsetSecond_DatReg(24),
      O => \TimeAdjust_Second_DatReg[27]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(27),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(27),
      I5 => TimeAdjustmentIn3_Second_DatIn(27),
      O => \TimeAdjust_Second_DatReg[27]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(27),
      O => \TimeAdjust_Second_DatReg[27]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(27),
      O => \TimeAdjust_Second_DatReg[27]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[27]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[27]\,
      O => \TimeAdjust_Second_DatReg[27]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(27),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(27),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[27]_i_16_n_0\,
      O => \TimeAdjust_Second_DatReg[27]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(27),
      I1 => OffsetSecond_DatReg(27),
      O => \TimeAdjust_Second_DatReg[27]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(26),
      I1 => OffsetSecond_DatReg(26),
      O => \TimeAdjust_Second_DatReg[27]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Second_DatReg[28]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => TimeAdjust_Second_DatReg(28),
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Second_DatReg[28]_i_4_n_0\,
      O => \TimeAdjust_Second_DatReg[28]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(28),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(28),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[28]_i_15_n_0\,
      O => \TimeAdjust_Second_DatReg[28]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(27),
      I1 => \^clocktime_second_datout\(27),
      O => \TimeAdjust_Second_DatReg[28]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(26),
      I1 => \^clocktime_second_datout\(26),
      O => \TimeAdjust_Second_DatReg[28]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(25),
      I1 => \^clocktime_second_datout\(25),
      O => \TimeAdjust_Second_DatReg[28]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(24),
      I1 => \^clocktime_second_datout\(24),
      O => \TimeAdjust_Second_DatReg[28]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(28),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(28),
      I5 => TimeAdjustmentIn3_Second_DatIn(28),
      O => \TimeAdjust_Second_DatReg[28]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(28),
      O => \TimeAdjust_Second_DatReg[28]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[28]_i_10_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[28]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[28]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clocktime_second_datout\(31),
      I1 => OffsetSecond_DatReg(31),
      O => \TimeAdjust_Second_DatReg[28]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(30),
      I1 => \^clocktime_second_datout\(30),
      O => \TimeAdjust_Second_DatReg[28]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(29),
      I1 => \^clocktime_second_datout\(29),
      O => \TimeAdjust_Second_DatReg[28]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(28),
      I1 => \^clocktime_second_datout\(28),
      O => \TimeAdjust_Second_DatReg[28]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[29]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[29]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[29]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[29]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(29),
      O => \TimeAdjust_Second_DatReg[29]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(29),
      O => \TimeAdjust_Second_DatReg[29]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[29]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[29]\,
      O => \TimeAdjust_Second_DatReg[29]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[29]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(29),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(29),
      O => \TimeAdjust_Second_DatReg[29]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(29),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(29),
      I4 => TimeAdjustmentIn3_Second_DatIn(29),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[29]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[2]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[2]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[2]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[2]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(2),
      O => \TimeAdjust_Second_DatReg[2]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(2),
      O => \TimeAdjust_Second_DatReg[2]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[2]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[2]\,
      O => \TimeAdjust_Second_DatReg[2]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(2),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(2),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[2]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[2]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(2),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(2),
      I5 => TimeAdjustmentIn3_Second_DatIn(2),
      O => \TimeAdjust_Second_DatReg[2]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[30]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[30]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[30]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(30),
      O => \TimeAdjust_Second_DatReg[30]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(30),
      O => \TimeAdjust_Second_DatReg[30]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[30]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[30]\,
      O => \TimeAdjust_Second_DatReg[30]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[30]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(30),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(30),
      O => \TimeAdjust_Second_DatReg[30]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(30),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(30),
      I4 => TimeAdjustmentIn3_Second_DatIn(30),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[30]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[31]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[31]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[31]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[31]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(29),
      I1 => OffsetSecond_DatReg(29),
      O => \TimeAdjust_Second_DatReg[31]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(28),
      I1 => OffsetSecond_DatReg(28),
      O => \TimeAdjust_Second_DatReg[31]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetSecond_DatReg(31),
      I1 => \^clocktime_second_datout\(31),
      O => \TimeAdjust_Second_DatReg[31]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(30),
      I1 => OffsetSecond_DatReg(30),
      O => \TimeAdjust_Second_DatReg[31]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(29),
      I1 => OffsetSecond_DatReg(29),
      O => \TimeAdjust_Second_DatReg[31]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(28),
      I1 => OffsetSecond_DatReg(28),
      O => \TimeAdjust_Second_DatReg[31]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(31),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(31),
      I5 => TimeAdjustmentIn3_Second_DatIn(31),
      O => \TimeAdjust_Second_DatReg[31]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(31),
      O => \TimeAdjust_Second_DatReg[31]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(31),
      O => \TimeAdjust_Second_DatReg[31]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[31]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[31]\,
      O => \TimeAdjust_Second_DatReg[31]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(31),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(31),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[31]_i_16_n_0\,
      O => \TimeAdjust_Second_DatReg[31]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => OffsetSecond_DatReg(31),
      I1 => \^clocktime_second_datout\(31),
      O => \TimeAdjust_Second_DatReg[31]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(30),
      I1 => OffsetSecond_DatReg(30),
      O => \TimeAdjust_Second_DatReg[31]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[3]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[3]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[3]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[3]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(2),
      I1 => \^clocktime_second_datout\(2),
      O => \TimeAdjust_Second_DatReg[3]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(1),
      I1 => \^clocktime_second_datout\(1),
      O => \TimeAdjust_Second_DatReg[3]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(0),
      I1 => \TimeAdjust_Nanosecond_DatReg[30]_i_22_n_0\,
      O => \TimeAdjust_Second_DatReg[3]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(3),
      I1 => OffsetSecond_DatReg(3),
      O => \TimeAdjust_Second_DatReg[3]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(2),
      I1 => OffsetSecond_DatReg(2),
      O => \TimeAdjust_Second_DatReg[3]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(1),
      I1 => OffsetSecond_DatReg(1),
      O => \TimeAdjust_Second_DatReg[3]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(0),
      I1 => OffsetSecond_DatReg(0),
      O => \TimeAdjust_Second_DatReg[3]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(3),
      I1 => OffsetSecond_DatReg(3),
      O => \TimeAdjust_Second_DatReg[3]_i_17_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(2),
      I1 => OffsetSecond_DatReg(2),
      O => \TimeAdjust_Second_DatReg[3]_i_18_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(1),
      I1 => OffsetSecond_DatReg(1),
      O => \TimeAdjust_Second_DatReg[3]_i_19_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(3),
      O => \TimeAdjust_Second_DatReg[3]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(0),
      I1 => OffsetSecond_DatReg(0),
      O => \TimeAdjust_Second_DatReg[3]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(3),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(3),
      I5 => TimeAdjustmentIn3_Second_DatIn(3),
      O => \TimeAdjust_Second_DatReg[3]_i_21_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(3),
      O => \TimeAdjust_Second_DatReg[3]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[3]_i_8_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[3]\,
      O => \TimeAdjust_Second_DatReg[3]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(3),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(3),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[3]_i_21_n_0\,
      O => \TimeAdjust_Second_DatReg[3]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => OffsetSecond_DatReg(3),
      I1 => \^clocktime_second_datout\(3),
      O => \TimeAdjust_Second_DatReg[3]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[4]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[4]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[4]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[4]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(4),
      O => \TimeAdjust_Second_DatReg[4]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(4),
      O => \TimeAdjust_Second_DatReg[4]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[4]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[4]\,
      O => \TimeAdjust_Second_DatReg[4]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[4]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(4),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(4),
      O => \TimeAdjust_Second_DatReg[4]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(4),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(4),
      I4 => TimeAdjustmentIn3_Second_DatIn(4),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[4]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[5]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[5]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[5]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[5]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(5),
      O => \TimeAdjust_Second_DatReg[5]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(5),
      O => \TimeAdjust_Second_DatReg[5]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[5]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[5]\,
      O => \TimeAdjust_Second_DatReg[5]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8888888A888"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[5]_i_6_n_0\,
      I2 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I3 => TimeAdjustmentIn5_Second_DatIn(5),
      I4 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I5 => TimeAdjustmentIn4_Second_DatIn(5),
      O => \TimeAdjust_Second_DatReg[5]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_Second_DatIn(5),
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_Second_DatIn(5),
      I4 => TimeAdjustmentIn3_Second_DatIn(5),
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => \TimeAdjust_Second_DatReg[5]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[6]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[6]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[6]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[6]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(6),
      O => \TimeAdjust_Second_DatReg[6]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_5\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(6),
      O => \TimeAdjust_Second_DatReg[6]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[6]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[6]\,
      O => \TimeAdjust_Second_DatReg[6]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(6),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(6),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[6]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[6]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(6),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(6),
      I5 => TimeAdjustmentIn3_Second_DatIn(6),
      O => \TimeAdjust_Second_DatReg[6]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[7]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[7]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[7]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[7]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(5),
      I1 => OffsetSecond_DatReg(5),
      O => \TimeAdjust_Second_DatReg[7]_i_10_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(4),
      I1 => OffsetSecond_DatReg(4),
      O => \TimeAdjust_Second_DatReg[7]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(7),
      I1 => OffsetSecond_DatReg(7),
      O => \TimeAdjust_Second_DatReg[7]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(6),
      I1 => OffsetSecond_DatReg(6),
      O => \TimeAdjust_Second_DatReg[7]_i_13_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(5),
      I1 => OffsetSecond_DatReg(5),
      O => \TimeAdjust_Second_DatReg[7]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(4),
      I1 => OffsetSecond_DatReg(4),
      O => \TimeAdjust_Second_DatReg[7]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(7),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(7),
      I5 => TimeAdjustmentIn3_Second_DatIn(7),
      O => \TimeAdjust_Second_DatReg[7]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(7),
      O => \TimeAdjust_Second_DatReg[7]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_4\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(7),
      O => \TimeAdjust_Second_DatReg[7]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[7]_i_7_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[7]\,
      O => \TimeAdjust_Second_DatReg[7]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(7),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(7),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[7]_i_16_n_0\,
      O => \TimeAdjust_Second_DatReg[7]_i_7_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(7),
      I1 => OffsetSecond_DatReg(7),
      O => \TimeAdjust_Second_DatReg[7]_i_8_n_0\
    );
\TimeAdjust_Second_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^clocktime_second_datout\(6),
      I1 => OffsetSecond_DatReg(6),
      O => \TimeAdjust_Second_DatReg[7]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_5_n_0,
      I1 => \TimeAdjust_Second_DatReg[8]_i_2_n_0\,
      I2 => OffsetSign_DatReg,
      I3 => TimeAdjust_Second_DatReg(8),
      I4 => TimeAdjust_ValReg_i_2_n_0,
      I5 => \TimeAdjust_Second_DatReg[8]_i_3_n_0\,
      O => \TimeAdjust_Second_DatReg[8]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_7\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(8),
      O => \TimeAdjust_Second_DatReg[8]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[8]_i_4_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[8]\,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[8]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(8),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(8),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[8]_i_5_n_0\,
      O => \TimeAdjust_Second_DatReg[8]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(8),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(8),
      I5 => TimeAdjustmentIn3_Second_DatIn(8),
      O => \TimeAdjust_Second_DatReg[8]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D000D00000000"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[9]_i_2_n_0\,
      I1 => \TimeAdjust_Second_DatReg[9]_i_3_n_0\,
      I2 => TimeAdjust_ValReg_i_5_n_0,
      I3 => TimeAdjust_ValReg_i_2_n_0,
      I4 => \TimeAdjust_Second_DatReg[9]_i_4_n_0\,
      I5 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => \TimeAdjust_Second_DatReg[9]_i_1_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => OffsetSign_DatReg,
      I1 => TimeAdjust_Second_DatReg(9),
      O => \TimeAdjust_Second_DatReg[9]_i_2_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2000000A200"
    )
        port map (
      I0 => \TimeAdjust_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \TimeAdjust_Nanosecond_DatReg[31]_i_6_n_0\,
      I2 => \TimeAdjust_Nanosecond_DatReg[31]_i_7_n_0\,
      I3 => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_6\,
      I4 => \TimeAdjust_Nanosecond_DatReg_reg[31]_i_9_n_7\,
      I5 => L(9),
      O => \TimeAdjust_Second_DatReg[9]_i_3_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \TimeAdjust_Second_DatReg[9]_i_5_n_0\,
      I1 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I2 => \ClockTimeAdjValueH_DatReg_reg_n_0_[9]\,
      O => \TimeAdjust_Second_DatReg[9]_i_4_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      I1 => TimeAdjustmentIn5_Second_DatIn(9),
      I2 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I3 => TimeAdjustmentIn4_Second_DatIn(9),
      I4 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I5 => \TimeAdjust_Second_DatReg[9]_i_6_n_0\,
      O => \TimeAdjust_Second_DatReg[9]_i_5_n_0\
    );
\TimeAdjust_Second_DatReg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAFBFFABFFFBF"
    )
        port map (
      I0 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      I1 => TimeAdjustmentIn1_Second_DatIn(9),
      I2 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I3 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I4 => TimeAdjustmentIn2_Second_DatIn(9),
      I5 => TimeAdjustmentIn3_Second_DatIn(9),
      O => \TimeAdjust_Second_DatReg[9]_i_6_n_0\
    );
\TimeAdjust_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[0]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[0]\
    );
\TimeAdjust_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[10]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[10]\
    );
\TimeAdjust_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[11]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[11]\
    );
\TimeAdjust_Second_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[11]_i_7_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(11 downto 8),
      O(3 downto 0) => TimeAdjust_Second_DatReg(11 downto 8),
      S(3) => \TimeAdjust_Second_DatReg[11]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[11]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[11]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[11]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(11 downto 8),
      O(3) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[11]_i_13_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[11]_i_14_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[11]_i_15_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[11]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(11 downto 8),
      O(3 downto 0) => L(11 downto 8),
      S(3) => \TimeAdjust_Second_DatReg[11]_i_17_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[11]_i_18_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[11]_i_19_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[11]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[3]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[11]_i_7_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[11]_i_7_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[11]_i_7_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(7 downto 4),
      O(3 downto 0) => TimeAdjust_Second_DatReg(7 downto 4),
      S(3) => \TimeAdjust_Second_DatReg[11]_i_21_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[11]_i_22_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[11]_i_23_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[11]_i_24_n_0\
    );
\TimeAdjust_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[12]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[12]\
    );
\TimeAdjust_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[13]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[13]\
    );
\TimeAdjust_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[14]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[14]\
    );
\TimeAdjust_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[15]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[15]\
    );
\TimeAdjust_Second_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(15 downto 12),
      O(3 downto 0) => TimeAdjust_Second_DatReg(15 downto 12),
      S(3) => \TimeAdjust_Second_DatReg[15]_i_9_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[15]_i_10_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[15]_i_11_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[15]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(15 downto 12),
      O(3) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[15]_i_13_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[15]_i_14_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[15]_i_15_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[15]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[15]_i_7_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[15]_i_7_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[15]_i_7_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(15 downto 12),
      O(3 downto 0) => L(15 downto 12),
      S(3) => \TimeAdjust_Second_DatReg[15]_i_17_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[15]_i_18_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[15]_i_19_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[15]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[16]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[16]\
    );
\TimeAdjust_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[17]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[17]\
    );
\TimeAdjust_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[18]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[18]\
    );
\TimeAdjust_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[19]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[19]\
    );
\TimeAdjust_Second_DatReg_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(19 downto 16),
      O(3) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[19]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[19]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[19]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[19]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[15]_i_7_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(19 downto 16),
      O(3 downto 0) => L(19 downto 16),
      S(3) => \TimeAdjust_Second_DatReg[19]_i_12_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[19]_i_13_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[19]_i_14_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[19]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[1]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[1]\
    );
\TimeAdjust_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[20]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[20]\
    );
\TimeAdjust_Second_DatReg_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[20]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[20]_i_3_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[20]_i_3_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[20]_i_3_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(23 downto 20),
      O(3 downto 0) => TimeAdjust_Second_DatReg(23 downto 20),
      S(3) => \TimeAdjust_Second_DatReg[20]_i_6_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[20]_i_7_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[20]_i_8_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[20]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg_reg[20]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[20]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[20]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[20]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[20]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(19 downto 16),
      O(3 downto 0) => TimeAdjust_Second_DatReg(19 downto 16),
      S(3) => \TimeAdjust_Second_DatReg[20]_i_11_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[20]_i_12_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[20]_i_13_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[20]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[21]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[21]\
    );
\TimeAdjust_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[22]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[22]\
    );
\TimeAdjust_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[23]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[23]\
    );
\TimeAdjust_Second_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[19]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(23 downto 20),
      O(3) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[23]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[23]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[23]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[23]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(23 downto 20),
      O(3 downto 0) => L(23 downto 20),
      S(3) => \TimeAdjust_Second_DatReg[23]_i_12_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[23]_i_13_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[23]_i_14_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[23]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[24]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[24]\
    );
\TimeAdjust_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[25]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[25]\
    );
\TimeAdjust_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[26]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[26]\
    );
\TimeAdjust_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[27]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[27]\
    );
\TimeAdjust_Second_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(27 downto 24),
      O(3) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[27]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[27]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[27]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[27]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(27 downto 24),
      O(3 downto 0) => L(27 downto 24),
      S(3) => \TimeAdjust_Second_DatReg[27]_i_12_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[27]_i_13_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[27]_i_14_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[27]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[28]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[28]\
    );
\TimeAdjust_Second_DatReg_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[28]_i_5_n_0\,
      CO(3) => \NLW_TimeAdjust_Second_DatReg_reg[28]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Second_DatReg_reg[28]_i_3_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[28]_i_3_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^clocktime_second_datout\(30 downto 28),
      O(3 downto 0) => TimeAdjust_Second_DatReg(31 downto 28),
      S(3) => \TimeAdjust_Second_DatReg[28]_i_6_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[28]_i_7_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[28]_i_8_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[28]_i_9_n_0\
    );
\TimeAdjust_Second_DatReg_reg[28]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[20]_i_3_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[28]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[28]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[28]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[28]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(27 downto 24),
      O(3 downto 0) => TimeAdjust_Second_DatReg(27 downto 24),
      S(3) => \TimeAdjust_Second_DatReg[28]_i_11_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[28]_i_12_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[28]_i_13_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[28]_i_14_n_0\
    );
\TimeAdjust_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[29]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[29]\
    );
\TimeAdjust_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[2]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[2]\
    );
\TimeAdjust_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[30]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[30]\
    );
\TimeAdjust_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[31]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[31]\
    );
\TimeAdjust_Second_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \NLW_TimeAdjust_Second_DatReg_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^clocktime_second_datout\(30 downto 28),
      O(3) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[31]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[31]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[31]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[31]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[31]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \NLW_TimeAdjust_Second_DatReg_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \TimeAdjust_Second_DatReg_reg[31]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[31]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^clocktime_second_datout\(30 downto 28),
      O(3 downto 0) => L(31 downto 28),
      S(3) => \TimeAdjust_Second_DatReg[31]_i_12_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[31]_i_13_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[31]_i_14_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[31]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[3]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[3]\
    );
\TimeAdjust_Second_DatReg_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Second_DatReg_reg[3]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[3]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[3]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[3]_i_5_n_3\,
      CYINIT => OffsetSecond_DatReg(0),
      DI(3 downto 0) => \^clocktime_second_datout\(3 downto 0),
      O(3 downto 0) => TimeAdjust_Second_DatReg(3 downto 0),
      S(3) => \TimeAdjust_Second_DatReg[3]_i_9_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[3]_i_10_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[3]_i_11_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[3]_i_12_n_0\
    );
\TimeAdjust_Second_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(3 downto 0),
      O(3) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[3]_i_13_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[3]_i_14_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[3]_i_15_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[3]_i_16_n_0\
    );
\TimeAdjust_Second_DatReg_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \TimeAdjust_Second_DatReg_reg[3]_i_7_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[3]_i_7_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[3]_i_7_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[3]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^clocktime_second_datout\(3 downto 0),
      O(3 downto 0) => L(3 downto 0),
      S(3) => \TimeAdjust_Second_DatReg[3]_i_17_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[3]_i_18_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[3]_i_19_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[3]_i_20_n_0\
    );
\TimeAdjust_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[4]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[4]\
    );
\TimeAdjust_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[5]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[5]\
    );
\TimeAdjust_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[6]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[6]\
    );
\TimeAdjust_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[7]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[7]\
    );
\TimeAdjust_Second_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(7 downto 4),
      O(3) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_4\,
      O(2) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_5\,
      O(1) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_6\,
      O(0) => \TimeAdjust_Second_DatReg_reg[7]_i_5_n_7\,
      S(3) => \TimeAdjust_Second_DatReg[7]_i_8_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[7]_i_9_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[7]_i_10_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[7]_i_11_n_0\
    );
\TimeAdjust_Second_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \TimeAdjust_Second_DatReg_reg[3]_i_7_n_0\,
      CO(3) => \TimeAdjust_Second_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \TimeAdjust_Second_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \TimeAdjust_Second_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \TimeAdjust_Second_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^clocktime_second_datout\(7 downto 4),
      O(3 downto 0) => L(7 downto 4),
      S(3) => \TimeAdjust_Second_DatReg[7]_i_12_n_0\,
      S(2) => \TimeAdjust_Second_DatReg[7]_i_13_n_0\,
      S(1) => \TimeAdjust_Second_DatReg[7]_i_14_n_0\,
      S(0) => \TimeAdjust_Second_DatReg[7]_i_15_n_0\
    );
\TimeAdjust_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[8]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[8]\
    );
\TimeAdjust_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => TimeAdjust_Nanosecond_DatReg,
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => \TimeAdjust_Second_DatReg[9]_i_1_n_0\,
      Q => \TimeAdjust_Second_DatReg_reg_n_0_[9]\
    );
TimeAdjust_ValReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888AAA8"
    )
        port map (
      I0 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      I1 => TimeAdjust_ValReg_i_2_n_0,
      I2 => TimeAdjust_ValReg_i_3_n_0,
      I3 => TimeAdjust_ValReg_reg_i_4_n_0,
      I4 => TimeAdjust_ValReg_i_5_n_0,
      O => TimeAdjust_ValReg3_out
    );
TimeAdjust_ValReg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(31),
      I1 => OffsetNanosecond_DatReg(31),
      I2 => OffsetNanosecond_DatReg(30),
      I3 => OffsetInterval_DatReg(30),
      O => TimeAdjust_ValReg_i_11_n_0
    );
TimeAdjust_ValReg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(29),
      I1 => OffsetNanosecond_DatReg(29),
      I2 => OffsetNanosecond_DatReg(28),
      I3 => OffsetInterval_DatReg(28),
      O => TimeAdjust_ValReg_i_12_n_0
    );
TimeAdjust_ValReg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(27),
      I1 => OffsetNanosecond_DatReg(27),
      I2 => OffsetNanosecond_DatReg(26),
      I3 => OffsetInterval_DatReg(26),
      O => TimeAdjust_ValReg_i_13_n_0
    );
TimeAdjust_ValReg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(25),
      I1 => OffsetNanosecond_DatReg(25),
      I2 => OffsetNanosecond_DatReg(24),
      I3 => OffsetInterval_DatReg(24),
      O => TimeAdjust_ValReg_i_14_n_0
    );
TimeAdjust_ValReg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(31),
      I1 => OffsetInterval_DatReg(31),
      I2 => OffsetNanosecond_DatReg(30),
      I3 => OffsetInterval_DatReg(30),
      O => TimeAdjust_ValReg_i_15_n_0
    );
TimeAdjust_ValReg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(29),
      I1 => OffsetInterval_DatReg(29),
      I2 => OffsetNanosecond_DatReg(28),
      I3 => OffsetInterval_DatReg(28),
      O => TimeAdjust_ValReg_i_16_n_0
    );
TimeAdjust_ValReg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(27),
      I1 => OffsetInterval_DatReg(27),
      I2 => OffsetNanosecond_DatReg(26),
      I3 => OffsetInterval_DatReg(26),
      O => TimeAdjust_ValReg_i_17_n_0
    );
TimeAdjust_ValReg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(25),
      I1 => OffsetInterval_DatReg(25),
      I2 => OffsetNanosecond_DatReg(24),
      I3 => OffsetInterval_DatReg(24),
      O => TimeAdjust_ValReg_i_18_n_0
    );
TimeAdjust_ValReg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(29),
      I1 => OffsetSecond_DatReg(28),
      I2 => OffsetSecond_DatReg(31),
      I3 => OffsetSecond_DatReg(30),
      O => TimeAdjust_ValReg_i_19_n_0
    );
TimeAdjust_ValReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => p_1_in,
      I2 => TimeAdjustmentMux_ValReg_i_3_n_0,
      I3 => TimeAdjustmentMux_ValReg_reg_n_0,
      O => TimeAdjust_ValReg_i_2_n_0
    );
TimeAdjust_ValReg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(21),
      I1 => OffsetSecond_DatReg(20),
      I2 => OffsetSecond_DatReg(23),
      I3 => OffsetSecond_DatReg(22),
      O => TimeAdjust_ValReg_i_20_n_0
    );
TimeAdjust_ValReg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(15),
      I1 => OffsetSecond_DatReg(14),
      I2 => OffsetSecond_DatReg(13),
      I3 => OffsetSecond_DatReg(12),
      O => TimeAdjust_ValReg_i_21_n_0
    );
TimeAdjust_ValReg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(6),
      I1 => OffsetSecond_DatReg(5),
      I2 => OffsetSecond_DatReg(7),
      I3 => OffsetSecond_DatReg(4),
      O => TimeAdjust_ValReg_i_22_n_0
    );
TimeAdjust_ValReg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(23),
      I1 => OffsetNanosecond_DatReg(23),
      I2 => OffsetNanosecond_DatReg(22),
      I3 => OffsetInterval_DatReg(22),
      O => TimeAdjust_ValReg_i_24_n_0
    );
TimeAdjust_ValReg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(21),
      I1 => OffsetNanosecond_DatReg(21),
      I2 => OffsetNanosecond_DatReg(20),
      I3 => OffsetInterval_DatReg(20),
      O => TimeAdjust_ValReg_i_25_n_0
    );
TimeAdjust_ValReg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(19),
      I1 => OffsetNanosecond_DatReg(19),
      I2 => OffsetNanosecond_DatReg(18),
      I3 => OffsetInterval_DatReg(18),
      O => TimeAdjust_ValReg_i_26_n_0
    );
TimeAdjust_ValReg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(17),
      I1 => OffsetNanosecond_DatReg(17),
      I2 => OffsetNanosecond_DatReg(16),
      I3 => OffsetInterval_DatReg(16),
      O => TimeAdjust_ValReg_i_27_n_0
    );
TimeAdjust_ValReg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(23),
      I1 => OffsetInterval_DatReg(23),
      I2 => OffsetNanosecond_DatReg(22),
      I3 => OffsetInterval_DatReg(22),
      O => TimeAdjust_ValReg_i_28_n_0
    );
TimeAdjust_ValReg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(21),
      I1 => OffsetInterval_DatReg(21),
      I2 => OffsetNanosecond_DatReg(20),
      I3 => OffsetInterval_DatReg(20),
      O => TimeAdjust_ValReg_i_29_n_0
    );
TimeAdjust_ValReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => TimeAdjust_ValReg_i_6_n_0,
      I1 => TimeAdjust_ValReg_i_7_n_0,
      I2 => TimeAdjust_ValReg_i_8_n_0,
      I3 => TimeAdjust_ValReg_i_9_n_0,
      O => TimeAdjust_ValReg_i_3_n_0
    );
TimeAdjust_ValReg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(19),
      I1 => OffsetInterval_DatReg(19),
      I2 => OffsetNanosecond_DatReg(18),
      I3 => OffsetInterval_DatReg(18),
      O => TimeAdjust_ValReg_i_30_n_0
    );
TimeAdjust_ValReg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(17),
      I1 => OffsetInterval_DatReg(17),
      I2 => OffsetNanosecond_DatReg(16),
      I3 => OffsetInterval_DatReg(16),
      O => TimeAdjust_ValReg_i_31_n_0
    );
TimeAdjust_ValReg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(15),
      I1 => OffsetNanosecond_DatReg(15),
      I2 => OffsetNanosecond_DatReg(14),
      I3 => OffsetInterval_DatReg(14),
      O => TimeAdjust_ValReg_i_33_n_0
    );
TimeAdjust_ValReg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(13),
      I1 => OffsetNanosecond_DatReg(13),
      I2 => OffsetNanosecond_DatReg(12),
      I3 => OffsetInterval_DatReg(12),
      O => TimeAdjust_ValReg_i_34_n_0
    );
TimeAdjust_ValReg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(11),
      I1 => OffsetNanosecond_DatReg(11),
      I2 => OffsetNanosecond_DatReg(10),
      I3 => OffsetInterval_DatReg(10),
      O => TimeAdjust_ValReg_i_35_n_0
    );
TimeAdjust_ValReg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(9),
      I1 => OffsetNanosecond_DatReg(9),
      I2 => OffsetNanosecond_DatReg(8),
      I3 => OffsetInterval_DatReg(8),
      O => TimeAdjust_ValReg_i_36_n_0
    );
TimeAdjust_ValReg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(15),
      I1 => OffsetInterval_DatReg(15),
      I2 => OffsetNanosecond_DatReg(14),
      I3 => OffsetInterval_DatReg(14),
      O => TimeAdjust_ValReg_i_37_n_0
    );
TimeAdjust_ValReg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(13),
      I1 => OffsetInterval_DatReg(13),
      I2 => OffsetNanosecond_DatReg(12),
      I3 => OffsetInterval_DatReg(12),
      O => TimeAdjust_ValReg_i_38_n_0
    );
TimeAdjust_ValReg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(11),
      I1 => OffsetInterval_DatReg(11),
      I2 => OffsetNanosecond_DatReg(10),
      I3 => OffsetInterval_DatReg(10),
      O => TimeAdjust_ValReg_i_39_n_0
    );
TimeAdjust_ValReg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(9),
      I1 => OffsetInterval_DatReg(9),
      I2 => OffsetNanosecond_DatReg(8),
      I3 => OffsetInterval_DatReg(8),
      O => TimeAdjust_ValReg_i_40_n_0
    );
TimeAdjust_ValReg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(7),
      I1 => OffsetNanosecond_DatReg(7),
      I2 => OffsetNanosecond_DatReg(6),
      I3 => OffsetInterval_DatReg(6),
      O => TimeAdjust_ValReg_i_41_n_0
    );
TimeAdjust_ValReg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(5),
      I1 => OffsetNanosecond_DatReg(5),
      I2 => OffsetNanosecond_DatReg(4),
      I3 => OffsetInterval_DatReg(4),
      O => TimeAdjust_ValReg_i_42_n_0
    );
TimeAdjust_ValReg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(3),
      I1 => OffsetNanosecond_DatReg(3),
      I2 => OffsetNanosecond_DatReg(2),
      I3 => OffsetInterval_DatReg(2),
      O => TimeAdjust_ValReg_i_43_n_0
    );
TimeAdjust_ValReg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => OffsetInterval_DatReg(1),
      I1 => OffsetNanosecond_DatReg(1),
      I2 => OffsetNanosecond_DatReg(0),
      I3 => OffsetInterval_DatReg(0),
      O => TimeAdjust_ValReg_i_44_n_0
    );
TimeAdjust_ValReg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(7),
      I1 => OffsetInterval_DatReg(7),
      I2 => OffsetNanosecond_DatReg(6),
      I3 => OffsetInterval_DatReg(6),
      O => TimeAdjust_ValReg_i_45_n_0
    );
TimeAdjust_ValReg_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(5),
      I1 => OffsetInterval_DatReg(5),
      I2 => OffsetNanosecond_DatReg(4),
      I3 => OffsetInterval_DatReg(4),
      O => TimeAdjust_ValReg_i_46_n_0
    );
TimeAdjust_ValReg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(3),
      I1 => OffsetInterval_DatReg(3),
      I2 => OffsetNanosecond_DatReg(2),
      I3 => OffsetInterval_DatReg(2),
      O => TimeAdjust_ValReg_i_47_n_0
    );
TimeAdjust_ValReg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OffsetNanosecond_DatReg(1),
      I1 => OffsetInterval_DatReg(1),
      I2 => OffsetNanosecond_DatReg(0),
      I3 => OffsetInterval_DatReg(0),
      O => TimeAdjust_ValReg_i_48_n_0
    );
TimeAdjust_ValReg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \OffsetInterval_DatReg[31]_i_7_n_0\,
      I1 => \OffsetInterval_DatReg[31]_i_8_n_0\,
      I2 => \OffsetInterval_DatReg[31]_i_9_n_0\,
      I3 => \OffsetInterval_DatReg[31]_i_10_n_0\,
      I4 => TimeAdjust_ValReg_i_3_n_0,
      O => TimeAdjust_ValReg_i_5_n_0
    );
TimeAdjust_ValReg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(24),
      I1 => OffsetSecond_DatReg(27),
      I2 => OffsetSecond_DatReg(25),
      I3 => OffsetSecond_DatReg(26),
      I4 => TimeAdjust_ValReg_i_19_n_0,
      O => TimeAdjust_ValReg_i_6_n_0
    );
TimeAdjust_ValReg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(16),
      I1 => OffsetSecond_DatReg(19),
      I2 => OffsetSecond_DatReg(17),
      I3 => OffsetSecond_DatReg(18),
      I4 => TimeAdjust_ValReg_i_20_n_0,
      O => TimeAdjust_ValReg_i_7_n_0
    );
TimeAdjust_ValReg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(8),
      I1 => OffsetSecond_DatReg(11),
      I2 => OffsetSecond_DatReg(9),
      I3 => OffsetSecond_DatReg(10),
      I4 => TimeAdjust_ValReg_i_21_n_0,
      O => TimeAdjust_ValReg_i_8_n_0
    );
TimeAdjust_ValReg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => OffsetSecond_DatReg(0),
      I1 => OffsetSecond_DatReg(1),
      I2 => OffsetSecond_DatReg(2),
      I3 => OffsetSecond_DatReg(3),
      I4 => TimeAdjust_ValReg_i_22_n_0,
      O => TimeAdjust_ValReg_i_9_n_0
    );
TimeAdjust_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => TimeAdjust_ValReg3_out,
      Q => TimeAdjust_ValReg
    );
TimeAdjust_ValReg_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => TimeAdjust_ValReg_reg_i_23_n_0,
      CO(3) => TimeAdjust_ValReg_reg_i_10_n_0,
      CO(2) => TimeAdjust_ValReg_reg_i_10_n_1,
      CO(1) => TimeAdjust_ValReg_reg_i_10_n_2,
      CO(0) => TimeAdjust_ValReg_reg_i_10_n_3,
      CYINIT => '0',
      DI(3) => TimeAdjust_ValReg_i_24_n_0,
      DI(2) => TimeAdjust_ValReg_i_25_n_0,
      DI(1) => TimeAdjust_ValReg_i_26_n_0,
      DI(0) => TimeAdjust_ValReg_i_27_n_0,
      O(3 downto 0) => NLW_TimeAdjust_ValReg_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => TimeAdjust_ValReg_i_28_n_0,
      S(2) => TimeAdjust_ValReg_i_29_n_0,
      S(1) => TimeAdjust_ValReg_i_30_n_0,
      S(0) => TimeAdjust_ValReg_i_31_n_0
    );
TimeAdjust_ValReg_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => TimeAdjust_ValReg_reg_i_32_n_0,
      CO(3) => TimeAdjust_ValReg_reg_i_23_n_0,
      CO(2) => TimeAdjust_ValReg_reg_i_23_n_1,
      CO(1) => TimeAdjust_ValReg_reg_i_23_n_2,
      CO(0) => TimeAdjust_ValReg_reg_i_23_n_3,
      CYINIT => '0',
      DI(3) => TimeAdjust_ValReg_i_33_n_0,
      DI(2) => TimeAdjust_ValReg_i_34_n_0,
      DI(1) => TimeAdjust_ValReg_i_35_n_0,
      DI(0) => TimeAdjust_ValReg_i_36_n_0,
      O(3 downto 0) => NLW_TimeAdjust_ValReg_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => TimeAdjust_ValReg_i_37_n_0,
      S(2) => TimeAdjust_ValReg_i_38_n_0,
      S(1) => TimeAdjust_ValReg_i_39_n_0,
      S(0) => TimeAdjust_ValReg_i_40_n_0
    );
TimeAdjust_ValReg_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => TimeAdjust_ValReg_reg_i_32_n_0,
      CO(2) => TimeAdjust_ValReg_reg_i_32_n_1,
      CO(1) => TimeAdjust_ValReg_reg_i_32_n_2,
      CO(0) => TimeAdjust_ValReg_reg_i_32_n_3,
      CYINIT => '1',
      DI(3) => TimeAdjust_ValReg_i_41_n_0,
      DI(2) => TimeAdjust_ValReg_i_42_n_0,
      DI(1) => TimeAdjust_ValReg_i_43_n_0,
      DI(0) => TimeAdjust_ValReg_i_44_n_0,
      O(3 downto 0) => NLW_TimeAdjust_ValReg_reg_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => TimeAdjust_ValReg_i_45_n_0,
      S(2) => TimeAdjust_ValReg_i_46_n_0,
      S(1) => TimeAdjust_ValReg_i_47_n_0,
      S(0) => TimeAdjust_ValReg_i_48_n_0
    );
TimeAdjust_ValReg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => TimeAdjust_ValReg_reg_i_10_n_0,
      CO(3) => TimeAdjust_ValReg_reg_i_4_n_0,
      CO(2) => TimeAdjust_ValReg_reg_i_4_n_1,
      CO(1) => TimeAdjust_ValReg_reg_i_4_n_2,
      CO(0) => TimeAdjust_ValReg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => TimeAdjust_ValReg_i_11_n_0,
      DI(2) => TimeAdjust_ValReg_i_12_n_0,
      DI(1) => TimeAdjust_ValReg_i_13_n_0,
      DI(0) => TimeAdjust_ValReg_i_14_n_0,
      O(3 downto 0) => NLW_TimeAdjust_ValReg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => TimeAdjust_ValReg_i_15_n_0,
      S(2) => TimeAdjust_ValReg_i_16_n_0,
      S(1) => TimeAdjust_ValReg_i_17_n_0,
      S(0) => TimeAdjust_ValReg_i_18_n_0
    );
TimeAdjustmentMux_ValReg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => TimeAdjustmentMux_ValReg_i_2_n_0,
      I1 => p_1_in,
      I2 => TimeAdjustmentMux_ValReg_i_3_n_0,
      I3 => \ClockControl_DatReg_reg[0]_rep__3_n_0\,
      O => TimeAdjustmentMux_ValReg
    );
TimeAdjustmentMux_ValReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => data16(6),
      I1 => data16(7),
      I2 => data16(4),
      I3 => data16(5),
      I4 => TimeAdjustmentMux_ValReg_i_4_n_0,
      O => TimeAdjustmentMux_ValReg_i_2_n_0
    );
TimeAdjustmentMux_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE20000000000"
    )
        port map (
      I0 => TimeAdjustmentIn5_ValIn,
      I1 => \ClockStatusOffset_DatReg[30]_i_3_n_0\,
      I2 => TimeAdjustmentIn4_ValIn,
      I3 => \ClockStatusOffset_DatReg[30]_i_4_n_0\,
      I4 => TimeAdjustmentMux_ValReg_i_5_n_0,
      I5 => \ClockStatusOffset_DatReg[30]_i_2_n_0\,
      O => TimeAdjustmentMux_ValReg_i_3_n_0
    );
TimeAdjustmentMux_ValReg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => data16(3),
      I1 => data16(2),
      I2 => data16(1),
      I3 => data16(0),
      O => TimeAdjustmentMux_ValReg_i_4_n_0
    );
TimeAdjustmentMux_ValReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => TimeAdjustmentIn1_ValIn,
      I1 => \ClockSelect_DatReg_reg[0]_rep__0_n_0\,
      I2 => \ClockSelect_DatReg_reg[1]_rep__0_n_0\,
      I3 => TimeAdjustmentIn2_ValIn,
      I4 => TimeAdjustmentIn3_ValIn,
      I5 => \ClockSelect_DatReg_reg[2]_rep__0_n_0\,
      O => TimeAdjustmentMux_ValReg_i_5_n_0
    );
TimeAdjustmentMux_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \ClockTime_Second_DatReg[31]_i_3_n_0\,
      D => TimeAdjustmentMux_ValReg,
      Q => TimeAdjustmentMux_ValReg_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    TimeAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn1_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn1_ValIn : in STD_LOGIC;
    DriftAdjustmentIn1_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn1_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn1_ValIn : in STD_LOGIC;
    TimeAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn2_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn2_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn2_ValIn : in STD_LOGIC;
    DriftAdjustmentIn2_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn2_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn2_ValIn : in STD_LOGIC;
    TimeAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn3_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn3_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn3_ValIn : in STD_LOGIC;
    DriftAdjustmentIn3_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn3_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn3_ValIn : in STD_LOGIC;
    TimeAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn4_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn4_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn4_ValIn : in STD_LOGIC;
    DriftAdjustmentIn4_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn4_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn4_ValIn : in STD_LOGIC;
    TimeAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TimeAdjustmentIn5_ValIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    OffsetAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustmentIn5_ValIn : in STD_LOGIC;
    DriftAdjustmentIn5_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_Sign_DatIn : in STD_LOGIC;
    DriftAdjustmentIn5_Interval_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustmentIn5_ValIn : in STD_LOGIC;
    ClockTime_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatOut : out STD_LOGIC;
    ClockTime_ValOut : out STD_LOGIC;
    InSync_DatOut : out STD_LOGIC;
    InHoldover_DatOut : out STD_LOGIC;
    ServoFactorsValid_ValOut : out STD_LOGIC;
    ServoOffsetFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorP_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorI_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TimeCard_TC_AdjustableClock_0_0,AdjustableClock,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "AdjustableClock,Vivado 2022.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute x_interface_info : string;
  attribute x_interface_info of AxiReadAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARREADY";
  attribute x_interface_info of AxiReadAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARVALID";
  attribute x_interface_info of AxiReadDataReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RREADY";
  attribute x_interface_info of AxiReadDataValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RVALID";
  attribute x_interface_info of AxiWriteAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWREADY";
  attribute x_interface_info of AxiWriteAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of AxiWriteAddrValid_ValIn : signal is "XIL_INTERFACENAME axi4l_slave, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of AxiWriteDataReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WREADY";
  attribute x_interface_info of AxiWriteDataValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WVALID";
  attribute x_interface_info of AxiWriteRespReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BREADY";
  attribute x_interface_info of AxiWriteRespValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BVALID";
  attribute x_interface_info of ClockTime_TimeJump_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_out TimeJump";
  attribute x_interface_info of ClockTime_ValOut : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_out Valid";
  attribute x_interface_info of DriftAdjustmentIn1_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_1 Sign";
  attribute x_interface_info of DriftAdjustmentIn1_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_1 Valid";
  attribute x_interface_info of DriftAdjustmentIn2_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_2 Sign";
  attribute x_interface_info of DriftAdjustmentIn2_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_2 Valid";
  attribute x_interface_info of DriftAdjustmentIn3_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_3 Sign";
  attribute x_interface_info of DriftAdjustmentIn3_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_3 Valid";
  attribute x_interface_info of DriftAdjustmentIn4_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_4 Sign";
  attribute x_interface_info of DriftAdjustmentIn4_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_4 Valid";
  attribute x_interface_info of DriftAdjustmentIn5_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_5 Sign";
  attribute x_interface_info of DriftAdjustmentIn5_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_5 Valid";
  attribute x_interface_info of OffsetAdjustmentIn1_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_1 Sign";
  attribute x_interface_info of OffsetAdjustmentIn1_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_1 Valid";
  attribute x_interface_info of OffsetAdjustmentIn2_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_2 Sign";
  attribute x_interface_info of OffsetAdjustmentIn2_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_2 Valid";
  attribute x_interface_info of OffsetAdjustmentIn3_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_3 Sign";
  attribute x_interface_info of OffsetAdjustmentIn3_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_3 Valid";
  attribute x_interface_info of OffsetAdjustmentIn4_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_4 Sign";
  attribute x_interface_info of OffsetAdjustmentIn4_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_4 Valid";
  attribute x_interface_info of OffsetAdjustmentIn5_Sign_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_5 Sign";
  attribute x_interface_info of OffsetAdjustmentIn5_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_5 Valid";
  attribute x_interface_info of SysClk_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClk_ClkIn CLK";
  attribute x_interface_parameter of SysClk_ClkIn : signal is "XIL_INTERFACENAME SysClk_ClkIn, ASSOCIATED_BUSIF time_adjustment_1:offset_adjustment_1:time_adjustment_2:drift_adjustment_1:offset_adjustment_2:drift_adjustment_2:time_adjustment_3:offset_adjustment_3:drift_adjustment_3:time_adjustment_4:offset_adjustment_4:drift_adjustment_4:time_adjustment_5:offset_adjustment_5:drift_adjustment_5:axi4l_slave:servo_offset:servo_drift:time_out, ASSOCIATED_RESET SysRstN_RstIn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysRstN_RstIn : signal is "xilinx.com:signal:reset:1.0 SysRstN_RstIn RST";
  attribute x_interface_parameter of SysRstN_RstIn : signal is "XIL_INTERFACENAME SysRstN_RstIn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of TimeAdjustmentIn1_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_1 Valid";
  attribute x_interface_info of TimeAdjustmentIn2_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_2 Valid";
  attribute x_interface_info of TimeAdjustmentIn3_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_3 Valid";
  attribute x_interface_info of TimeAdjustmentIn4_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_4 Valid";
  attribute x_interface_info of TimeAdjustmentIn5_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_5 Valid";
  attribute x_interface_info of AxiReadAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARADDR";
  attribute x_interface_info of AxiReadAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARPROT";
  attribute x_interface_info of AxiReadDataData_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RDATA";
  attribute x_interface_info of AxiReadDataResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RRESP";
  attribute x_interface_info of AxiWriteAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWADDR";
  attribute x_interface_info of AxiWriteAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWPROT";
  attribute x_interface_info of AxiWriteDataData_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WDATA";
  attribute x_interface_info of AxiWriteDataStrobe_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WSTRB";
  attribute x_interface_info of AxiWriteRespResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BRESP";
  attribute x_interface_info of ClockTime_Nanosecond_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_out Nanosecond";
  attribute x_interface_info of ClockTime_Second_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_out Second";
  attribute x_interface_info of DriftAdjustmentIn1_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_1 Interval";
  attribute x_interface_info of DriftAdjustmentIn1_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_1 Nanosecond";
  attribute x_interface_info of DriftAdjustmentIn2_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_2 Interval";
  attribute x_interface_info of DriftAdjustmentIn2_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_2 Nanosecond";
  attribute x_interface_info of DriftAdjustmentIn3_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_3 Interval";
  attribute x_interface_info of DriftAdjustmentIn3_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_3 Nanosecond";
  attribute x_interface_info of DriftAdjustmentIn4_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_4 Interval";
  attribute x_interface_info of DriftAdjustmentIn4_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_4 Nanosecond";
  attribute x_interface_info of DriftAdjustmentIn5_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_5 Interval";
  attribute x_interface_info of DriftAdjustmentIn5_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_5 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn1_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_1 Interval";
  attribute x_interface_info of OffsetAdjustmentIn1_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_1 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn1_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_1 Second";
  attribute x_interface_info of OffsetAdjustmentIn2_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_2 Interval";
  attribute x_interface_info of OffsetAdjustmentIn2_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_2 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn2_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_2 Second";
  attribute x_interface_info of OffsetAdjustmentIn3_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_3 Interval";
  attribute x_interface_info of OffsetAdjustmentIn3_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_3 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn3_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_3 Second";
  attribute x_interface_info of OffsetAdjustmentIn4_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_4 Interval";
  attribute x_interface_info of OffsetAdjustmentIn4_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_4 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn4_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_4 Second";
  attribute x_interface_info of OffsetAdjustmentIn5_Interval_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_5 Interval";
  attribute x_interface_info of OffsetAdjustmentIn5_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_5 Nanosecond";
  attribute x_interface_info of OffsetAdjustmentIn5_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_5 Second";
  attribute x_interface_info of ServoDriftFactorI_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_drift FactorI";
  attribute x_interface_info of ServoDriftFactorP_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_drift FactorP";
  attribute x_interface_info of ServoOffsetFactorI_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_offset FactorI";
  attribute x_interface_info of ServoOffsetFactorP_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_offset FactorP";
  attribute x_interface_info of TimeAdjustmentIn1_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_1 Nanosecond";
  attribute x_interface_info of TimeAdjustmentIn1_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_1 Second";
  attribute x_interface_info of TimeAdjustmentIn2_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_2 Nanosecond";
  attribute x_interface_info of TimeAdjustmentIn2_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_2 Second";
  attribute x_interface_info of TimeAdjustmentIn3_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_3 Nanosecond";
  attribute x_interface_info of TimeAdjustmentIn3_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_3 Second";
  attribute x_interface_info of TimeAdjustmentIn4_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_4 Nanosecond";
  attribute x_interface_info of TimeAdjustmentIn4_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_4 Second";
  attribute x_interface_info of TimeAdjustmentIn5_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_5 Nanosecond";
  attribute x_interface_info of TimeAdjustmentIn5_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 time_adjustment_5 Second";
begin
  AxiReadDataResponse_DatOut(1) <= \^axireaddataresponse_datout\(1);
  AxiReadDataResponse_DatOut(0) <= \<const0>\;
  AxiWriteRespResponse_DatOut(1) <= \^axiwriterespresponse_datout\(1);
  AxiWriteRespResponse_DatOut(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AdjustableClock
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => AxiReadAddrAddress_AdrIn(15 downto 0),
      AxiReadAddrReady_RdyReg_reg_0 => AxiReadAddrReady_RdyOut,
      AxiReadAddrValid_ValIn => AxiReadAddrValid_ValIn,
      AxiReadDataData_DatOut(31 downto 0) => AxiReadDataData_DatOut(31 downto 0),
      AxiReadDataReady_RdyIn => AxiReadDataReady_RdyIn,
      AxiReadDataResponse_DatOut(0) => \^axireaddataresponse_datout\(1),
      AxiReadDataValid_ValOut => AxiReadDataValid_ValOut,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => AxiWriteAddrAddress_AdrIn(15 downto 0),
      AxiWriteAddrReady_RdyOut => AxiWriteAddrReady_RdyOut,
      AxiWriteAddrValid_ValIn => AxiWriteAddrValid_ValIn,
      AxiWriteDataData_DatIn(31 downto 0) => AxiWriteDataData_DatIn(31 downto 0),
      AxiWriteDataReady_RdyOut => AxiWriteDataReady_RdyOut,
      AxiWriteDataValid_ValIn => AxiWriteDataValid_ValIn,
      AxiWriteRespReady_RdyIn => AxiWriteRespReady_RdyIn,
      AxiWriteRespResponse_DatOut(0) => \^axiwriterespresponse_datout\(1),
      AxiWriteRespValid_ValOut => AxiWriteRespValid_ValOut,
      \ClockControl_DatReg_reg[8]_0\ => ServoFactorsValid_ValOut,
      ClockTime_Nanosecond_DatOut(31 downto 0) => ClockTime_Nanosecond_DatOut(31 downto 0),
      ClockTime_Second_DatOut(31 downto 0) => ClockTime_Second_DatOut(31 downto 0),
      ClockTime_TimeJump_DatOut => ClockTime_TimeJump_DatOut,
      ClockTime_ValOut => ClockTime_ValOut,
      D(1) => InHoldover_DatOut,
      D(0) => InSync_DatOut,
      DriftAdjustmentIn1_Interval_DatIn(31 downto 0) => DriftAdjustmentIn1_Interval_DatIn(31 downto 0),
      DriftAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => DriftAdjustmentIn1_Nanosecond_DatIn(31 downto 0),
      DriftAdjustmentIn1_Sign_DatIn => DriftAdjustmentIn1_Sign_DatIn,
      DriftAdjustmentIn1_ValIn => DriftAdjustmentIn1_ValIn,
      DriftAdjustmentIn2_Interval_DatIn(31 downto 0) => DriftAdjustmentIn2_Interval_DatIn(31 downto 0),
      DriftAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => DriftAdjustmentIn2_Nanosecond_DatIn(31 downto 0),
      DriftAdjustmentIn2_Sign_DatIn => DriftAdjustmentIn2_Sign_DatIn,
      DriftAdjustmentIn2_ValIn => DriftAdjustmentIn2_ValIn,
      DriftAdjustmentIn3_Interval_DatIn(31 downto 0) => DriftAdjustmentIn3_Interval_DatIn(31 downto 0),
      DriftAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => DriftAdjustmentIn3_Nanosecond_DatIn(31 downto 0),
      DriftAdjustmentIn3_Sign_DatIn => DriftAdjustmentIn3_Sign_DatIn,
      DriftAdjustmentIn3_ValIn => DriftAdjustmentIn3_ValIn,
      DriftAdjustmentIn4_Interval_DatIn(31 downto 0) => DriftAdjustmentIn4_Interval_DatIn(31 downto 0),
      DriftAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => DriftAdjustmentIn4_Nanosecond_DatIn(31 downto 0),
      DriftAdjustmentIn4_Sign_DatIn => DriftAdjustmentIn4_Sign_DatIn,
      DriftAdjustmentIn4_ValIn => DriftAdjustmentIn4_ValIn,
      DriftAdjustmentIn5_Interval_DatIn(31 downto 0) => DriftAdjustmentIn5_Interval_DatIn(31 downto 0),
      DriftAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => DriftAdjustmentIn5_Nanosecond_DatIn(31 downto 0),
      DriftAdjustmentIn5_Sign_DatIn => DriftAdjustmentIn5_Sign_DatIn,
      DriftAdjustmentIn5_ValIn => DriftAdjustmentIn5_ValIn,
      OffsetAdjustmentIn1_Interval_DatIn(31 downto 0) => OffsetAdjustmentIn1_Interval_DatIn(31 downto 0),
      OffsetAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => OffsetAdjustmentIn1_Nanosecond_DatIn(31 downto 0),
      OffsetAdjustmentIn1_Second_DatIn(31 downto 0) => OffsetAdjustmentIn1_Second_DatIn(31 downto 0),
      OffsetAdjustmentIn1_Sign_DatIn => OffsetAdjustmentIn1_Sign_DatIn,
      OffsetAdjustmentIn1_ValIn => OffsetAdjustmentIn1_ValIn,
      OffsetAdjustmentIn2_Interval_DatIn(31 downto 0) => OffsetAdjustmentIn2_Interval_DatIn(31 downto 0),
      OffsetAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => OffsetAdjustmentIn2_Nanosecond_DatIn(31 downto 0),
      OffsetAdjustmentIn2_Second_DatIn(31 downto 0) => OffsetAdjustmentIn2_Second_DatIn(31 downto 0),
      OffsetAdjustmentIn2_Sign_DatIn => OffsetAdjustmentIn2_Sign_DatIn,
      OffsetAdjustmentIn2_ValIn => OffsetAdjustmentIn2_ValIn,
      OffsetAdjustmentIn3_Interval_DatIn(31 downto 0) => OffsetAdjustmentIn3_Interval_DatIn(31 downto 0),
      OffsetAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => OffsetAdjustmentIn3_Nanosecond_DatIn(31 downto 0),
      OffsetAdjustmentIn3_Second_DatIn(31 downto 0) => OffsetAdjustmentIn3_Second_DatIn(31 downto 0),
      OffsetAdjustmentIn3_Sign_DatIn => OffsetAdjustmentIn3_Sign_DatIn,
      OffsetAdjustmentIn3_ValIn => OffsetAdjustmentIn3_ValIn,
      OffsetAdjustmentIn4_Interval_DatIn(31 downto 0) => OffsetAdjustmentIn4_Interval_DatIn(31 downto 0),
      OffsetAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => OffsetAdjustmentIn4_Nanosecond_DatIn(31 downto 0),
      OffsetAdjustmentIn4_Second_DatIn(31 downto 0) => OffsetAdjustmentIn4_Second_DatIn(31 downto 0),
      OffsetAdjustmentIn4_Sign_DatIn => OffsetAdjustmentIn4_Sign_DatIn,
      OffsetAdjustmentIn4_ValIn => OffsetAdjustmentIn4_ValIn,
      OffsetAdjustmentIn5_Interval_DatIn(31 downto 0) => OffsetAdjustmentIn5_Interval_DatIn(31 downto 0),
      OffsetAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => OffsetAdjustmentIn5_Nanosecond_DatIn(31 downto 0),
      OffsetAdjustmentIn5_Second_DatIn(31 downto 0) => OffsetAdjustmentIn5_Second_DatIn(31 downto 0),
      OffsetAdjustmentIn5_Sign_DatIn => OffsetAdjustmentIn5_Sign_DatIn,
      OffsetAdjustmentIn5_ValIn => OffsetAdjustmentIn5_ValIn,
      ServoDriftFactorI_DatOut(31 downto 0) => ServoDriftFactorI_DatOut(31 downto 0),
      ServoDriftFactorP_DatOut(31 downto 0) => ServoDriftFactorP_DatOut(31 downto 0),
      ServoOffsetFactorI_DatOut(31 downto 0) => ServoOffsetFactorI_DatOut(31 downto 0),
      ServoOffsetFactorP_DatOut(31 downto 0) => ServoOffsetFactorP_DatOut(31 downto 0),
      SysClk_ClkIn => SysClk_ClkIn,
      SysRstN_RstIn => SysRstN_RstIn,
      TimeAdjustmentIn1_Nanosecond_DatIn(31 downto 0) => TimeAdjustmentIn1_Nanosecond_DatIn(31 downto 0),
      TimeAdjustmentIn1_Second_DatIn(31 downto 0) => TimeAdjustmentIn1_Second_DatIn(31 downto 0),
      TimeAdjustmentIn1_ValIn => TimeAdjustmentIn1_ValIn,
      TimeAdjustmentIn2_Nanosecond_DatIn(31 downto 0) => TimeAdjustmentIn2_Nanosecond_DatIn(31 downto 0),
      TimeAdjustmentIn2_Second_DatIn(31 downto 0) => TimeAdjustmentIn2_Second_DatIn(31 downto 0),
      TimeAdjustmentIn2_ValIn => TimeAdjustmentIn2_ValIn,
      TimeAdjustmentIn3_Nanosecond_DatIn(31 downto 0) => TimeAdjustmentIn3_Nanosecond_DatIn(31 downto 0),
      TimeAdjustmentIn3_Second_DatIn(31 downto 0) => TimeAdjustmentIn3_Second_DatIn(31 downto 0),
      TimeAdjustmentIn3_ValIn => TimeAdjustmentIn3_ValIn,
      TimeAdjustmentIn4_Nanosecond_DatIn(31 downto 0) => TimeAdjustmentIn4_Nanosecond_DatIn(31 downto 0),
      TimeAdjustmentIn4_Second_DatIn(31 downto 0) => TimeAdjustmentIn4_Second_DatIn(31 downto 0),
      TimeAdjustmentIn4_ValIn => TimeAdjustmentIn4_ValIn,
      TimeAdjustmentIn5_Nanosecond_DatIn(31 downto 0) => TimeAdjustmentIn5_Nanosecond_DatIn(31 downto 0),
      TimeAdjustmentIn5_Second_DatIn(31 downto 0) => TimeAdjustmentIn5_Second_DatIn(31 downto 0),
      TimeAdjustmentIn5_ValIn => TimeAdjustmentIn5_ValIn
    );
end STRUCTURE;
