<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: stm32l073xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32l073xx_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32l073xx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l073xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifndef __STM32L073xx_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define __STM32L073xx_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#endif </span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga2b7180ed347a0e902c5765deb46e650e">   50</a></span><span class="preprocessor">#define __CM0PLUS_REV             0U </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   51</a></span><span class="preprocessor">#define __MPU_PRESENT             1U </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">   52</a></span><span class="preprocessor">#define __VTOR_PRESENT            1U </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   53</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          2U </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   54</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   70</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/******  Cortex-M0 Processor Exceptions Numbers ******************************************************/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   76</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   77</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/******  STM32L-0 specific Interrupt Numbers *********************************************************/</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a>                = 4,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a>                    = 8,      </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a>    = 11,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a>              = 12,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 13,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">USART4_5_IRQn</a>               = 14,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 15,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 17,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 18,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">TIM21_IRQn</a>                  = 20,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">I2C3_IRQn</a>                   = 21,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">  101</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">TIM22_IRQn</a>                  = 22,     </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">  102</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">  103</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                   = 24,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  104</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  105</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 26,     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  106</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27,     </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  107</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 28,     </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">  108</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a>            = 29,     </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">  109</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a>                    = 30,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">  110</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                    = 31,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#include &quot;<a class="code" href="core__cm0plus_8h.html">core_cm0plus.h</a>&quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32l0xx_8h.html">system_stm32l0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  129</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  131</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  132</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  133</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  134</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;        </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  135</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">  136</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>;         </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  137</a></span>  uint32_t   <a class="code hl_variable" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;       </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  138</a></span>  uint32_t   <a class="code hl_variable" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;       </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  139</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;           </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">  140</a></span>  uint32_t   <a class="code hl_variable" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;       </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">  141</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>;       </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#abca175d3acfbc2a0806452fd57ea5fc4">  142</a></span>  uint32_t   RESERVED4[5];    </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  143</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9e0f17a2bc8557b5d3f4439d6573f562">  144</a></span>  uint32_t   RESERVED5[28];   </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">  145</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>;      </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  148</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>{</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  150</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html">  158</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>{</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">  160</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;     </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>} <a class="code hl_struct" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a>;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___common___type_def.html">  163</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>{</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="struct_c_o_m_p___common___type_def.html#a876dd0a8546697065f406b7543e27af2">  165</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_o_m_p___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;         </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>} <a class="code hl_struct" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  173</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>{</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  175</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;            </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">  176</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;            </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  177</a></span>uint8_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;           </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">  178</a></span>uint16_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;          </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  179</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  180</a></span>uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;          </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">  181</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">INIT</a>;          </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">  182</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">POL</a>;           </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html">  189</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>{</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  191</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;     </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  192</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;   </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  193</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;    </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  194</a></span><a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;    </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>} <a class="code hl_struct" href="struct_c_r_s___type_def.html">CRS_TypeDef</a>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  201</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>{</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  203</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">  204</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;       </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">  205</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;       </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">  206</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;       </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">  207</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;        </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">  208</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;       </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">  209</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;       </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">  210</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;        </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">  211</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;       </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">  212</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;       </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">  213</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;        </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">  214</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;          </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">  215</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;          </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  216</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;            </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>} <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  223</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>{</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  225</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;       </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  226</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">  227</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;       </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">  228</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;       </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>}<a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  235</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  237</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">  238</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;        </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">  239</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;         </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">  240</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;         </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>} <a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  243</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  245</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  246</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;         </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;                                                                  </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                                                                                </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="struct_d_m_a___request___type_def.html">  249</a></span><span class="keyword">typedef</span> <span class="keyword">struct                                                                  </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>{                                                                               </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_d_m_a___request___type_def.html#a8d5130e778eb9b27f300d322abb91aea">  251</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_d_m_a___request___type_def.html#a8d5130e778eb9b27f300d322abb91aea">CSELR</a>;        </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>} <a class="code hl_struct" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a>;                                                          </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                                                                                </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  258</a></span><span class="keyword">typedef</span> <span class="keyword">struct                                                                  </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>{                                                                               </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  260</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;          </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">  261</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;          </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">  262</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;         </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">  263</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;         </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">  264</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;        </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">  265</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;           </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}<a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  271</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  273</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;           </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">  274</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;          </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">  275</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">PDKEYR</a>;        </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">  276</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">PEKEYR</a>;        </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">  277</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">PRGKEYR</a>;       </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  278</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;       </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  279</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;            </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">  280</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">OPTR</a>;          </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">  281</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">WRPR</a>;          </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a736ca944fead3ff3d77966fe83880bd2">  282</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED1[23]; </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aecd0b8fa5d4654c7489b00556fdca85e">  283</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_l_a_s_h___type_def.html#aecd0b8fa5d4654c7489b00556fdca85e">WRPR2</a>;         </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html">  290</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>{</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">  292</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">RDP</a>;               </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">  293</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">USER</a>;              </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">  294</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">WRP01</a>;             </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">  295</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">WRP23</a>;             </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">  296</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">WRP45</a>;             </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>} <a class="code hl_struct" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  304</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  306</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;        </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  307</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;       </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  308</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;      </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  309</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;        </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  310</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;          </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  311</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;          </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  312</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;         </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  313</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;         </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43">  314</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">  315</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;          </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>}<a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html">  321</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>{</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  323</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;      </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  324</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;      </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  325</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;      </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  326</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;     </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  327</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;       </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">  328</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;      </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  329</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;      </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  330</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;      </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>} <a class="code hl_struct" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  337</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>{</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  339</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;         </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  340</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;         </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65">  341</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];     </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#afaf27b66c1edc60064db3fa6e693fb59">  342</a></span>       uint32_t RESERVED[2];   </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">  343</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">CFGR3</a>;         </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  352</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>{</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  354</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  355</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  356</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;     </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  357</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;     </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  358</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;  </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  359</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>; </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  360</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;      </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  361</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;      </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  362</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;     </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  363</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;     </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  364</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;     </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>}<a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  371</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>{</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  373</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;   </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  374</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;   </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  375</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;  </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  376</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">  377</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">WINR</a>; </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html">  383</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  385</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;        </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">  386</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">FCR</a>;       </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  387</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;        </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">  388</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">CLR</a>;       </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a0e5030971ec1bfd3101f83f546493c83">  389</a></span>  uint32_t <a class="code hl_variable" href="struct_l_c_d___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;       </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_l_c_d___type_def.html#a90b57f4c4593a9e3e7fd7eb54762c3e6">  390</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAM[16];   </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>} <a class="code hl_struct" href="struct_l_c_d___type_def.html">LCD_TypeDef</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html">  396</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>{</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#afcf8761721f3debd6b7349f786a7f633">  398</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#afcf8761721f3debd6b7349f786a7f633">CSSA</a>;     </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#a2c89da0cd6362ca351f8aea64462000d">  399</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#a2c89da0cd6362ca351f8aea64462000d">CSL</a>;      </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#ae1befdc49974a5a153256ab47791cc7b">  400</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#ae1befdc49974a5a153256ab47791cc7b">NVDSSA</a>;   </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#a3d47a88a32a7135456abf98d9b66ecfe">  401</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#a3d47a88a32a7135456abf98d9b66ecfe">NVDSL</a>;    </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#ae294d9d26e6662b6453eedd1671e755b">  402</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#ae294d9d26e6662b6453eedd1671e755b">VDSSA</a> ;   </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#aa6fda69974f14440b23deb42739fdd2b">  403</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#aa6fda69974f14440b23deb42739fdd2b">VDSL</a> ;    </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#aa24c679664bd0bbf6c221424f671fc72">  404</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#aa24c679664bd0bbf6c221424f671fc72">LSSA</a> ;    </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#a34f9f4beb28c2855e308e728deb5f9e8">  405</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#a34f9f4beb28c2855e308e728deb5f9e8">LSL</a> ;     </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="struct_f_i_r_e_w_a_l_l___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  406</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_i_r_e_w_a_l_l___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a> ;      </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>} <a class="code hl_struct" href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  413</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>{</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  415</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">  416</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;  </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  422</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>{</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  424</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">  425</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">ICSCR</a>;         </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">  426</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">CRRCR</a>;         </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  427</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;          </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">  428</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a>;          </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">  429</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a>;          </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">  430</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a>;          </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">  431</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">IOPRSTR</a>;       </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">  432</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a>;       </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">  433</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;      </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">  434</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;      </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">  435</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">IOPENR</a>;        </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">  436</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a>;        </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">  437</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;       </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">  438</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;       </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">  439</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">IOPSMENR</a>;      </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">  440</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">AHBSMENR</a>;      </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">  441</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">APB2SMENR</a>;     </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a6b231dcf4fb48b6e5637e26f36c15884">  442</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a6b231dcf4fb48b6e5637e26f36c15884">APB1SMENR</a>;     </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">  443</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">CCIPR</a>;         </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  444</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;           </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html">  450</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>{</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  452</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;  </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  453</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;  </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  454</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;  </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>} <a class="code hl_struct" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  460</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>{</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  462</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;         </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  463</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  464</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  465</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  466</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;       </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">  467</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a>;       </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0e5030971ec1bfd3101f83f546493c83">  468</a></span>       uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;   </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  469</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;     </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">  470</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a>;     </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  471</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;        </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  472</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;        </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  473</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;     </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  474</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;       </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  475</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;       </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  476</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;      </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  477</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;       </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab96baad20d23ce254a22d99b1ae7b385">  478</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab96baad20d23ce254a22d99b1ae7b385">TAMPCR</a>;     </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  479</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;   </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">  480</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a>;   </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  481</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;         </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">  482</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</a>;      </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">  483</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">BKP1R</a>;      </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">  484</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</a>;      </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">  485</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</a>;      </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">  486</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</a>;      </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  493</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>{</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  495</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;      </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  496</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;      </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  497</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;       </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  498</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;       </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  499</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;    </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  500</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;   </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  501</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;   </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  502</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;  </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">  503</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">I2SPR</a>;    </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  509</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>{</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  511</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;       </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  512</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;       </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  513</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;      </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  514</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;      </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  515</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;        </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  516</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;       </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  517</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;     </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  518</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;     </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  519</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;      </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  520</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;       </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  521</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;       </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  522</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;       </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">  523</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">RESERVED12</a>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  524</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;      </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  525</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;      </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  526</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;      </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  527</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;      </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">  528</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">RESERVED17</a>;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  529</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;       </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  530</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;      </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  531</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;        </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html">  537</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>{</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  539</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  540</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;           </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  541</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;           </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  542</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;           </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a2eaed98d8be30aa1f577f65817e37b2d">  543</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#a2eaed98d8be30aa1f577f65817e37b2d">IOHCR</a>;         </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  544</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_s_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;     </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#aeff4f7701e46bc9c662eff485349df74">  545</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#aeff4f7701e46bc9c662eff485349df74">IOASCR</a>;        </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  546</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_s_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;     </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#af63334a3c8d2a8672fb7b603e4832817">  547</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#af63334a3c8d2a8672fb7b603e4832817">IOSCR</a>;         </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#af2b40c5e36a5e861490988275499e158">  548</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_s_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;     </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a86d0ebb96aba44d9cf4ca082924bd2e5">  549</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#a86d0ebb96aba44d9cf4ca082924bd2e5">IOCCR</a>;         </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  550</a></span>  uint32_t      <a class="code hl_variable" href="struct_t_s_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;     </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#a3e7f82c383f073dd71524bda07a7d76d">  551</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_t_s_c___type_def.html#a3e7f82c383f073dd71524bda07a7d76d">IOGCSR</a>;        </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="struct_t_s_c___type_def.html#aa02a8b94021a40dfcbfb70f6f8b78979">  552</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IOGXCR[8];     </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>} <a class="code hl_struct" href="struct_t_s_c___type_def.html">TSC_TypeDef</a>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  558</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>{</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  560</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;    </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  561</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;    </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  562</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;    </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  563</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;    </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  564</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;   </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">  565</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a>;   </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">  566</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a>;    </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  567</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;    </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  568</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;    </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">  569</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">RDR</a>;    </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">  570</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">TDR</a>;    </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  576</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  578</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  579</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  580</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html">  586</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">  588</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">EP0R</a>;            </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">  589</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">RESERVED0</a>;       </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">  590</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">EP1R</a>;            </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">  591</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">RESERVED1</a>;       </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">  592</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">EP2R</a>;            </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">  593</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">RESERVED2</a>;       </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">  594</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">EP3R</a>;            </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">  595</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">RESERVED3</a>;       </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">  596</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">EP4R</a>;            </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">  597</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">RESERVED4</a>;       </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">  598</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">EP5R</a>;            </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">  599</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">RESERVED5</a>;       </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">  600</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">EP6R</a>;            </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">  601</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">RESERVED6</a>;       </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">  602</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">EP7R</a>;            </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a56ede38a529e8da85e8ac7497a342486">  603</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RESERVED7[17];   </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">  604</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">CNTR</a>;            </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">  605</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">RESERVED8</a>;       </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">  606</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">ISTR</a>;            </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">  607</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">RESERVED9</a>;       </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">  608</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">FNR</a>;             </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">  609</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">RESERVEDA</a>;       </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">  610</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">DADDR</a>;           </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">  611</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">RESERVEDB</a>;       </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">  612</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">BTABLE</a>;          </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">  613</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">RESERVEDC</a>;       </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">  614</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">LPMCSR</a>;          </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">  615</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">RESERVEDD</a>;       </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">  616</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">BCDR</a>;            </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">  617</a></span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code hl_variable" href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">RESERVEDE</a>;       </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>} <a class="code hl_struct" href="struct_u_s_b___type_def.html">USB_TypeDef</a>;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  627</a></span><span class="preprocessor">#define FLASH_BASE             (0x08000000UL) </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabbaaec7f6da578031bcfcaba5ef21691">  629</a></span><span class="preprocessor">#define DATA_EEPROM_BASE       (0x08080000UL) </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9e2beae4904bb4efbed7c97b50870e38">  630</a></span><span class="preprocessor">#define DATA_EEPROM_BANK2_BASE (0x08080C00UL) </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae448ccb4685d878b345ce10d28676cda">  631</a></span><span class="preprocessor">#define DATA_EEPROM_BANK1_END  (0x08080BFFUL) </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70bc2ebcde7a17f66871fe37621059bb">  632</a></span><span class="preprocessor">#define DATA_EEPROM_BANK2_END  (0x080817FFUL) </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  633</a></span><span class="preprocessor">#define SRAM_BASE              (0x20000000UL) </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf90eb87ccfb6d49db632198f1c99d69e">  634</a></span><span class="preprocessor">#define SRAM_SIZE_MAX          (0x00005000UL) </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define PERIPH_BASE            (0x40000000UL) </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">  639</a></span><span class="preprocessor">#define APBPERIPH_BASE        PERIPH_BASE</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">  640</a></span><span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">  641</a></span><span class="preprocessor">#define IOPPERIPH_BASE        (PERIPH_BASE + 0x10000000UL)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">  643</a></span><span class="preprocessor">#define TIM2_BASE             (APBPERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">  644</a></span><span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">  645</a></span><span class="preprocessor">#define TIM6_BASE             (APBPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">  646</a></span><span class="preprocessor">#define TIM7_BASE             (APBPERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">  647</a></span><span class="preprocessor">#define LCD_BASE              (APBPERIPH_BASE + 0x00002400UL)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">  648</a></span><span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">  649</a></span><span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">  650</a></span><span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">  651</a></span><span class="preprocessor">#define SPI2_BASE             (APBPERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">  652</a></span><span class="preprocessor">#define USART2_BASE           (APBPERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34">  653</a></span><span class="preprocessor">#define LPUART1_BASE          (APBPERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">  654</a></span><span class="preprocessor">#define USART4_BASE           (APBPERIPH_BASE + 0x00004C00UL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab34de0b56d40b6895b53bb60ced2574f">  655</a></span><span class="preprocessor">#define USART5_BASE           (APBPERIPH_BASE + 0x00005000UL)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">  656</a></span><span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">  657</a></span><span class="preprocessor">#define I2C2_BASE             (APBPERIPH_BASE + 0x00005800UL)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">  658</a></span><span class="preprocessor">#define CRS_BASE              (APBPERIPH_BASE + 0x00006C00UL)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  659</a></span><span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000UL)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  660</a></span><span class="preprocessor">#define DAC_BASE              (APBPERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">  661</a></span><span class="preprocessor">#define LPTIM1_BASE           (APBPERIPH_BASE + 0x00007C00UL)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">  662</a></span><span class="preprocessor">#define I2C3_BASE             (APBPERIPH_BASE + 0x00007800UL)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">  664</a></span><span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">  665</a></span><span class="preprocessor">#define COMP1_BASE            (APBPERIPH_BASE + 0x00010018UL)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">  666</a></span><span class="preprocessor">#define COMP2_BASE            (APBPERIPH_BASE + 0x0001001CUL)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7c0dbc759386dc94597d1ab7b798e75f">  667</a></span><span class="preprocessor">#define COMP12_COMMON       ((COMP_Common_TypeDef *) COMP1_BASE)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">  668</a></span><span class="preprocessor">#define EXTI_BASE             (APBPERIPH_BASE + 0x00010400UL)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabb8671bd0cabe97a1264c6322ebf4dba">  669</a></span><span class="preprocessor">#define TIM21_BASE            (APBPERIPH_BASE + 0x00010800UL)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga381ba9efe855eb11ad1e30688fd6d333">  670</a></span><span class="preprocessor">#define TIM22_BASE            (APBPERIPH_BASE + 0x00011400UL)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga73cfb3af559849de4e1d7756dea474a0">  671</a></span><span class="preprocessor">#define FIREWALL_BASE         (APBPERIPH_BASE + 0x00011C00UL)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">  672</a></span><span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400UL)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">  673</a></span><span class="preprocessor">#define ADC_BASE              (APBPERIPH_BASE + 0x00012708UL)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">  674</a></span><span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000UL)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">  675</a></span><span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800UL)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  676</a></span><span class="preprocessor">#define DBGMCU_BASE           (APBPERIPH_BASE + 0x00015800UL)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">  678</a></span><span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">  679</a></span><span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008UL)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">  680</a></span><span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001CUL)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">  681</a></span><span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030UL)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">  682</a></span><span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044UL)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">  683</a></span><span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">  684</a></span><span class="preprocessor">#define DMA1_Channel6_BASE    (DMA1_BASE + 0x0000006CUL)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">  685</a></span><span class="preprocessor">#define DMA1_Channel7_BASE    (DMA1_BASE + 0x00000080UL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0adeabd8f0e3c66b76f66bafe9a5f51f">  686</a></span><span class="preprocessor">#define DMA1_CSELR_BASE       (DMA1_BASE + 0x000000A8UL)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">  689</a></span><span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  690</a></span><span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL) </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  691</a></span><span class="preprocessor">#define OB_BASE               (0x1FF80000UL)        </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  692</a></span><span class="preprocessor">#define FLASHSIZE_BASE        (0x1FF8007CUL)        </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  693</a></span><span class="preprocessor">#define UID_BASE              (0x1FF80050UL)        </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  694</a></span><span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">  695</a></span><span class="preprocessor">#define TSC_BASE              (AHBPERIPH_BASE + 0x00004000UL)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">  696</a></span><span class="preprocessor">#define RNG_BASE              (AHBPERIPH_BASE + 0x00005000UL)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">  698</a></span><span class="preprocessor">#define GPIOA_BASE            (IOPPERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">  699</a></span><span class="preprocessor">#define GPIOB_BASE            (IOPPERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">  700</a></span><span class="preprocessor">#define GPIOC_BASE            (IOPPERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">  701</a></span><span class="preprocessor">#define GPIOD_BASE            (IOPPERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">  702</a></span><span class="preprocessor">#define GPIOE_BASE            (IOPPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">  703</a></span><span class="preprocessor">#define GPIOH_BASE            (IOPPERIPH_BASE + 0x00001C00UL)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">  713</a></span><span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">  714</a></span><span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">  715</a></span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">  716</a></span><span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">  717</a></span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">  718</a></span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">  719</a></span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  720</a></span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">  721</a></span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">  722</a></span><span class="preprocessor">#define LPUART1             ((USART_TypeDef *) LPUART1_BASE)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">  723</a></span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">  724</a></span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">  725</a></span><span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">  726</a></span><span class="preprocessor">#define CRS                 ((CRS_TypeDef *) CRS_BASE)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">  727</a></span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">  728</a></span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">  729</a></span><span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">  730</a></span><span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">  731</a></span><span class="preprocessor">#define LCD                 ((LCD_TypeDef *) LCD_BASE)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c">  732</a></span><span class="preprocessor">#define USART4              ((USART_TypeDef *) USART4_BASE)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad50fb4c49d43b2144ee2f8cbdfb9a640">  733</a></span><span class="preprocessor">#define USART5              ((USART_TypeDef *) USART5_BASE)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">  735</a></span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">  736</a></span><span class="preprocessor">#define COMP1               ((COMP_TypeDef *) COMP1_BASE)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">  737</a></span><span class="preprocessor">#define COMP2               ((COMP_TypeDef *) COMP2_BASE)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">  738</a></span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga50d6db07348d55fced692dbe030720e9">  739</a></span><span class="preprocessor">#define TIM21               ((TIM_TypeDef *) TIM21_BASE)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac033c03b6da1def72a7c2201da1fe5b1">  740</a></span><span class="preprocessor">#define TIM22               ((TIM_TypeDef *) TIM22_BASE)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2bcd2e998365ba34c48cb21bd92373e6">  741</a></span><span class="preprocessor">#define FIREWALL            ((FIREWALL_TypeDef *) FIREWALL_BASE)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">  742</a></span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">  743</a></span><span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC_BASE)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">  745</a></span><span class="preprocessor">#define ADC                 ADC1_COMMON</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">  746</a></span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">  747</a></span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">  748</a></span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">  750</a></span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">  751</a></span><span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">  752</a></span><span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">  753</a></span><span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">  754</a></span><span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">  755</a></span><span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">  756</a></span><span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">  757</a></span><span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa9aec23907042cb42f768c85709509b4">  758</a></span><span class="preprocessor">#define DMA1_CSELR          ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">  761</a></span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">  762</a></span><span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">  763</a></span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">  764</a></span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">  765</a></span><span class="preprocessor">#define TSC                 ((TSC_TypeDef *) TSC_BASE)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">  766</a></span><span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">  768</a></span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">  769</a></span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">  770</a></span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">  771</a></span><span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  772</a></span><span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">  773</a></span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">  775</a></span><span class="preprocessor">#define USB                 ((USB_TypeDef *) USB_BASE)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  788</a></span><span class="preprocessor">#define LSI_STARTUP_TIME 200U </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">  807</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Pos          (11U)      </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">  808</a></span><span class="preprocessor">#define ADC_ISR_EOCAL_Msk          (0x1UL &lt;&lt; ADC_ISR_EOCAL_Pos)                 </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ef7277f6218ee3af4df1d57658031d">  809</a></span><span class="preprocessor">#define ADC_ISR_EOCAL              ADC_ISR_EOCAL_Msk                           </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee79c16317a72c9e7af0638b0840ef9">  810</a></span><span class="preprocessor">#define ADC_ISR_AWD_Pos            (7U)       </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa96dcfb9f880d2570b89932f4107dc7">  811</a></span><span class="preprocessor">#define ADC_ISR_AWD_Msk            (0x1UL &lt;&lt; ADC_ISR_AWD_Pos)                   </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461">  812</a></span><span class="preprocessor">#define ADC_ISR_AWD                ADC_ISR_AWD_Msk                             </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">  813</a></span><span class="preprocessor">#define ADC_ISR_OVR_Pos            (4U)       </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  814</a></span><span class="preprocessor">#define ADC_ISR_OVR_Msk            (0x1UL &lt;&lt; ADC_ISR_OVR_Pos)                   </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  815</a></span><span class="preprocessor">#define ADC_ISR_OVR                ADC_ISR_OVR_Msk                             </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6557fae5436cd2ed9b9a3bcfac201635">  816</a></span><span class="preprocessor">#define ADC_ISR_EOSEQ_Pos          (3U)       </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731556cedc18448b3294032b101db47">  817</a></span><span class="preprocessor">#define ADC_ISR_EOSEQ_Msk          (0x1UL &lt;&lt; ADC_ISR_EOSEQ_Pos)                 </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">  818</a></span><span class="preprocessor">#define ADC_ISR_EOSEQ              ADC_ISR_EOSEQ_Msk                           </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">  819</a></span><span class="preprocessor">#define ADC_ISR_EOC_Pos            (2U)       </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  820</a></span><span class="preprocessor">#define ADC_ISR_EOC_Msk            (0x1UL &lt;&lt; ADC_ISR_EOC_Pos)                   </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  821</a></span><span class="preprocessor">#define ADC_ISR_EOC                ADC_ISR_EOC_Msk                             </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">  822</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Pos          (1U)       </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  823</a></span><span class="preprocessor">#define ADC_ISR_EOSMP_Msk          (0x1UL &lt;&lt; ADC_ISR_EOSMP_Pos)                 </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  824</a></span><span class="preprocessor">#define ADC_ISR_EOSMP              ADC_ISR_EOSMP_Msk                           </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">  825</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Pos          (0U)       </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  826</a></span><span class="preprocessor">#define ADC_ISR_ADRDY_Msk          (0x1UL &lt;&lt; ADC_ISR_ADRDY_Pos)                 </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  827</a></span><span class="preprocessor">#define ADC_ISR_ADRDY              ADC_ISR_ADRDY_Msk                           </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/* Old EOSEQ bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  830</a></span><span class="preprocessor">#define ADC_ISR_EOS                          ADC_ISR_EOSEQ</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">  833</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Pos        (11U)      </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">  834</a></span><span class="preprocessor">#define ADC_IER_EOCALIE_Msk        (0x1UL &lt;&lt; ADC_IER_EOCALIE_Pos)               </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb">  835</a></span><span class="preprocessor">#define ADC_IER_EOCALIE            ADC_IER_EOCALIE_Msk                         </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc60a3a7097a2b00de4a4a4a8fd30dee">  836</a></span><span class="preprocessor">#define ADC_IER_AWDIE_Pos          (7U)       </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93a3c29e8647a4527f8d34e68837754">  837</a></span><span class="preprocessor">#define ADC_IER_AWDIE_Msk          (0x1UL &lt;&lt; ADC_IER_AWDIE_Pos)                 </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5e3e81e48728060a8815256bb7e555d">  838</a></span><span class="preprocessor">#define ADC_IER_AWDIE              ADC_IER_AWDIE_Msk                           </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">  839</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Pos          (4U)       </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  840</a></span><span class="preprocessor">#define ADC_IER_OVRIE_Msk          (0x1UL &lt;&lt; ADC_IER_OVRIE_Pos)                 </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  841</a></span><span class="preprocessor">#define ADC_IER_OVRIE              ADC_IER_OVRIE_Msk                           </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2e4d12b726e86f7a1d842f2226f434">  842</a></span><span class="preprocessor">#define ADC_IER_EOSEQIE_Pos        (3U)       </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad62ad3d887016638795bb9fad44f3ea7">  843</a></span><span class="preprocessor">#define ADC_IER_EOSEQIE_Msk        (0x1UL &lt;&lt; ADC_IER_EOSEQIE_Pos)               </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">  844</a></span><span class="preprocessor">#define ADC_IER_EOSEQIE            ADC_IER_EOSEQIE_Msk                         </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">  845</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Pos          (2U)       </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  846</a></span><span class="preprocessor">#define ADC_IER_EOCIE_Msk          (0x1UL &lt;&lt; ADC_IER_EOCIE_Pos)                 </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  847</a></span><span class="preprocessor">#define ADC_IER_EOCIE              ADC_IER_EOCIE_Msk                           </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">  848</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Pos        (1U)       </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  849</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE_Msk        (0x1UL &lt;&lt; ADC_IER_EOSMPIE_Pos)               </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  850</a></span><span class="preprocessor">#define ADC_IER_EOSMPIE            ADC_IER_EOSMPIE_Msk                         </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">  851</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Pos        (0U)       </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  852</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE_Msk        (0x1UL &lt;&lt; ADC_IER_ADRDYIE_Pos)               </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  853</a></span><span class="preprocessor">#define ADC_IER_ADRDYIE            ADC_IER_ADRDYIE_Msk                         </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* Old EOSEQIE bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  856</a></span><span class="preprocessor">#define ADC_IER_EOSIE                        ADC_IER_EOSEQIE</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">  859</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Pos           (31U)      </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  860</a></span><span class="preprocessor">#define ADC_CR_ADCAL_Msk           (0x1UL &lt;&lt; ADC_CR_ADCAL_Pos)                  </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  861</a></span><span class="preprocessor">#define ADC_CR_ADCAL               ADC_CR_ADCAL_Msk                            </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">  862</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Pos        (28U)      </span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">  863</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN_Msk        (0x1UL &lt;&lt; ADC_CR_ADVREGEN_Pos)               </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">  864</a></span><span class="preprocessor">#define ADC_CR_ADVREGEN            ADC_CR_ADVREGEN_Msk                         </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">  865</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Pos           (4U)       </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  866</a></span><span class="preprocessor">#define ADC_CR_ADSTP_Msk           (0x1UL &lt;&lt; ADC_CR_ADSTP_Pos)                  </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  867</a></span><span class="preprocessor">#define ADC_CR_ADSTP               ADC_CR_ADSTP_Msk                            </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">  868</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Pos         (2U)       </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">  869</a></span><span class="preprocessor">#define ADC_CR_ADSTART_Msk         (0x1UL &lt;&lt; ADC_CR_ADSTART_Pos)                </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  870</a></span><span class="preprocessor">#define ADC_CR_ADSTART             ADC_CR_ADSTART_Msk                          </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">  871</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Pos           (1U)       </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">  872</a></span><span class="preprocessor">#define ADC_CR_ADDIS_Msk           (0x1UL &lt;&lt; ADC_CR_ADDIS_Pos)                  </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  873</a></span><span class="preprocessor">#define ADC_CR_ADDIS               ADC_CR_ADDIS_Msk                            </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">  874</a></span><span class="preprocessor">#define ADC_CR_ADEN_Pos            (0U)       </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  875</a></span><span class="preprocessor">#define ADC_CR_ADEN_Msk            (0x1UL &lt;&lt; ADC_CR_ADEN_Pos)                   </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  876</a></span><span class="preprocessor">#define ADC_CR_ADEN                ADC_CR_ADEN_Msk                              </span><span class="comment">/*####   TBV  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">  879</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_Pos        (26U)      </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c902affae8067cf0c993373d7990cb">  880</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_Msk        (0x1FUL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">  881</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH            ADC_CFGR1_AWDCH_Msk                         </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">  882</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_0          (0x01UL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">  883</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_1          (0x02UL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509379e152bb99b3f2337e205b015b0c">  884</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_2          (0x04UL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7">  885</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_3          (0x08UL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373b490a8080d933fb8e0e77bd06d396">  886</a></span><span class="preprocessor">#define ADC_CFGR1_AWDCH_4          (0x10UL &lt;&lt; ADC_CFGR1_AWDCH_Pos)              </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea33a47e84a5b33f63c16b6ad62ee85">  887</a></span><span class="preprocessor">#define ADC_CFGR1_AWDEN_Pos        (23U)      </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92bc7a998342fd1bfb905aa824db7e6">  888</a></span><span class="preprocessor">#define ADC_CFGR1_AWDEN_Msk        (0x1UL &lt;&lt; ADC_CFGR1_AWDEN_Pos)               </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">  889</a></span><span class="preprocessor">#define ADC_CFGR1_AWDEN            ADC_CFGR1_AWDEN_Msk                         </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60370037e7f1fe6f4621a0aa90619a38">  890</a></span><span class="preprocessor">#define ADC_CFGR1_AWDSGL_Pos       (22U)      </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1371e06d8916ab0c14c93cca2c511d59">  891</a></span><span class="preprocessor">#define ADC_CFGR1_AWDSGL_Msk       (0x1UL &lt;&lt; ADC_CFGR1_AWDSGL_Pos)              </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">  892</a></span><span class="preprocessor">#define ADC_CFGR1_AWDSGL           ADC_CFGR1_AWDSGL_Msk                        </span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">  893</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos       (16U)      </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  894</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk       (0x1UL &lt;&lt; ADC_CFGR1_DISCEN_Pos)              </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">  895</a></span><span class="preprocessor">#define ADC_CFGR1_DISCEN           ADC_CFGR1_DISCEN_Msk                        </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">  896</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos       (15U)      </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">  897</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk       (0x1UL &lt;&lt; ADC_CFGR1_AUTOFF_Pos)              </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">  898</a></span><span class="preprocessor">#define ADC_CFGR1_AUTOFF           ADC_CFGR1_AUTOFF_Msk                        </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">  899</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Pos         (14U)      </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">  900</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT_Msk         (0x1UL &lt;&lt; ADC_CFGR1_WAIT_Pos)                </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">  901</a></span><span class="preprocessor">#define ADC_CFGR1_WAIT             ADC_CFGR1_WAIT_Msk                          </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">  902</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Pos         (13U)      </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">  903</a></span><span class="preprocessor">#define ADC_CFGR1_CONT_Msk         (0x1UL &lt;&lt; ADC_CFGR1_CONT_Pos)                </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  904</a></span><span class="preprocessor">#define ADC_CFGR1_CONT             ADC_CFGR1_CONT_Msk                          </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">  905</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos       (12U)      </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  906</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk       (0x1UL &lt;&lt; ADC_CFGR1_OVRMOD_Pos)              </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">  907</a></span><span class="preprocessor">#define ADC_CFGR1_OVRMOD           ADC_CFGR1_OVRMOD_Msk                        </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">  908</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos        (10U)      </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  909</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk        (0x3UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">  910</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN            ADC_CFGR1_EXTEN_Msk                         </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">  911</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_0          (0x1UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  912</a></span><span class="preprocessor">#define ADC_CFGR1_EXTEN_1          (0x2UL &lt;&lt; ADC_CFGR1_EXTEN_Pos)               </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">  913</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos       (6U)       </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  914</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk       (0x7UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">  915</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL           ADC_CFGR1_EXTSEL_Msk                        </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  916</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_0         (0x1UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  917</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_1         (0x2UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  918</a></span><span class="preprocessor">#define ADC_CFGR1_EXTSEL_2         (0x4UL &lt;&lt; ADC_CFGR1_EXTSEL_Pos)              </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">  919</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos        (5U)       </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  920</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk        (0x1UL &lt;&lt; ADC_CFGR1_ALIGN_Pos)               </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  921</a></span><span class="preprocessor">#define ADC_CFGR1_ALIGN            ADC_CFGR1_ALIGN_Msk                         </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">  922</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Pos          (3U)       </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">  923</a></span><span class="preprocessor">#define ADC_CFGR1_RES_Msk          (0x3UL &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">  924</a></span><span class="preprocessor">#define ADC_CFGR1_RES              ADC_CFGR1_RES_Msk                           </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  925</a></span><span class="preprocessor">#define ADC_CFGR1_RES_0            (0x1UL &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  926</a></span><span class="preprocessor">#define ADC_CFGR1_RES_1            (0x2UL &lt;&lt; ADC_CFGR1_RES_Pos)                 </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">  927</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos      (2U)       </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">  928</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk      (0x1UL &lt;&lt; ADC_CFGR1_SCANDIR_Pos)             </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  929</a></span><span class="preprocessor">#define ADC_CFGR1_SCANDIR          ADC_CFGR1_SCANDIR_Msk                       </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">  930</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos       (1U)       </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  931</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk       (0x1UL &lt;&lt; ADC_CFGR1_DMACFG_Pos)              </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">  932</a></span><span class="preprocessor">#define ADC_CFGR1_DMACFG           ADC_CFGR1_DMACFG_Msk                        </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">  933</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos        (0U)       </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  934</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk        (0x1UL &lt;&lt; ADC_CFGR1_DMAEN_Pos)               </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  935</a></span><span class="preprocessor">#define ADC_CFGR1_DMAEN            ADC_CFGR1_DMAEN_Msk                         </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/* Old WAIT bit definition, maintained for legacy purpose */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">  938</a></span><span class="preprocessor">#define ADC_CFGR1_AUTDLY                    ADC_CFGR1_WAIT</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">  941</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Pos         (9U)       </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">  942</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS_Msk         (0x1UL &lt;&lt; ADC_CFGR2_TOVS_Pos)                </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">  943</a></span><span class="preprocessor">#define ADC_CFGR2_TOVS             ADC_CFGR2_TOVS_Msk                          </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">  944</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Pos         (5U)       </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">  945</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_Msk         (0xFUL &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">  946</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS             ADC_CFGR2_OVSS_Msk                          </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">  947</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_0           (0x1UL &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">  948</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_1           (0x2UL &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">  949</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_2           (0x4UL &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">  950</a></span><span class="preprocessor">#define ADC_CFGR2_OVSS_3           (0x8UL &lt;&lt; ADC_CFGR2_OVSS_Pos)                </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">  951</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Pos         (2U)       </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">  952</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_Msk         (0x7UL &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">  953</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR             ADC_CFGR2_OVSR_Msk                          </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">  954</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_0           (0x1UL &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">  955</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_1           (0x2UL &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">  956</a></span><span class="preprocessor">#define ADC_CFGR2_OVSR_2           (0x4UL &lt;&lt; ADC_CFGR2_OVSR_Pos)                </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">  957</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Pos         (0U)       </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">  958</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE_Msk         (0x1UL &lt;&lt; ADC_CFGR2_OVSE_Pos)                </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">  959</a></span><span class="preprocessor">#define ADC_CFGR2_OVSE             ADC_CFGR2_OVSE_Msk                          </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">  960</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos       (30U)      </span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  961</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk       (0x3UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  962</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE           ADC_CFGR2_CKMODE_Msk                        </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  963</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_0         (0x1UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  964</a></span><span class="preprocessor">#define ADC_CFGR2_CKMODE_1         (0x2UL &lt;&lt; ADC_CFGR2_CKMODE_Pos)              </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">  968</a></span><span class="preprocessor">#define ADC_SMPR_SMP_Pos           (0U)       </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">  969</a></span><span class="preprocessor">#define ADC_SMPR_SMP_Msk           (0x7UL &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">  970</a></span><span class="preprocessor">#define ADC_SMPR_SMP               ADC_SMPR_SMP_Msk                            </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">  971</a></span><span class="preprocessor">#define ADC_SMPR_SMP_0             (0x1UL &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">  972</a></span><span class="preprocessor">#define ADC_SMPR_SMP_1             (0x2UL &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">  973</a></span><span class="preprocessor">#define ADC_SMPR_SMP_2             (0x4UL &lt;&lt; ADC_SMPR_SMP_Pos)                  </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f8af243e929aa0c8e516168b05d656">  976</a></span><span class="preprocessor">#define ADC_SMPR_SMPR                       ADC_SMPR_SMP</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7dd3496639d57bf88033a3820088bb">  977</a></span><span class="preprocessor">#define ADC_SMPR_SMPR_0                     ADC_SMPR_SMP_0</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ac89378725e16e2d24347afe7429d3">  978</a></span><span class="preprocessor">#define ADC_SMPR_SMPR_1                     ADC_SMPR_SMP_1</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9a6a6a97631a83e71f68c44828466a">  979</a></span><span class="preprocessor">#define ADC_SMPR_SMPR_2                     ADC_SMPR_SMP_2</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/*******************  Bit definition for ADC_TR register  ********************/</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab143714b3c8f145c141d2138d94befc0">  982</a></span><span class="preprocessor">#define ADC_TR_HT_Pos              (16U)      </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b2a5ba8e9985f7ec94314497844456">  983</a></span><span class="preprocessor">#define ADC_TR_HT_Msk              (0xFFFUL &lt;&lt; ADC_TR_HT_Pos)                   </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">  984</a></span><span class="preprocessor">#define ADC_TR_HT                  ADC_TR_HT_Msk                               </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2bc4ddf0ac5c60f1042695e8ee31ec1">  985</a></span><span class="preprocessor">#define ADC_TR_LT_Pos              (0U)       </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec014bf05356959fb041c359d30ae15">  986</a></span><span class="preprocessor">#define ADC_TR_LT_Msk              (0xFFFUL &lt;&lt; ADC_TR_LT_Pos)                   </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">  987</a></span><span class="preprocessor">#define ADC_TR_LT                  ADC_TR_LT_Msk                               </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4">  990</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos       (0U)       </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">  991</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk       (0x7FFFFUL &lt;&lt; ADC_CHSELR_CHSEL_Pos)          </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">  992</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL           ADC_CHSELR_CHSEL_Msk                        </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c">  993</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos     (18U)      </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">  994</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL18_Pos)            </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">  995</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL18         ADC_CHSELR_CHSEL18_Msk                      </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde">  996</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos     (17U)      </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">  997</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL17_Pos)            </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">  998</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL17         ADC_CHSELR_CHSEL17_Msk                      </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff">  999</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos     (16U)      </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162"> 1000</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL16_Pos)            </span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5"> 1001</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL16         ADC_CHSELR_CHSEL16_Msk                      </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f"> 1002</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos     (15U)      </span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06"> 1003</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL15_Pos)            </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa"> 1004</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL15         ADC_CHSELR_CHSEL15_Msk                      </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70"> 1005</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos     (14U)      </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf"> 1006</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL14_Pos)            </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f"> 1007</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL14         ADC_CHSELR_CHSEL14_Msk                      </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d"> 1008</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos     (13U)      </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5"> 1009</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL13_Pos)            </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274"> 1010</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL13         ADC_CHSELR_CHSEL13_Msk                      </span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94"> 1011</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos     (12U)      </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd"> 1012</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL12_Pos)            </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add"> 1013</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL12         ADC_CHSELR_CHSEL12_Msk                      </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07"> 1014</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos     (11U)      </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3"> 1015</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL11_Pos)            </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75"> 1016</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL11         ADC_CHSELR_CHSEL11_Msk                      </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a"> 1017</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos     (10U)      </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041"> 1018</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk     (0x1UL &lt;&lt; ADC_CHSELR_CHSEL10_Pos)            </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52"> 1019</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL10         ADC_CHSELR_CHSEL10_Msk                      </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e"> 1020</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos      (9U)       </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647"> 1021</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL9_Pos)             </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091"> 1022</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL9          ADC_CHSELR_CHSEL9_Msk                       </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586"> 1023</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos      (8U)       </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156"> 1024</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL8_Pos)             </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068"> 1025</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL8          ADC_CHSELR_CHSEL8_Msk                       </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c"> 1026</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos      (7U)       </span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8"> 1027</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL7_Pos)             </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b"> 1028</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL7          ADC_CHSELR_CHSEL7_Msk                       </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f"> 1029</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos      (6U)       </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b"> 1030</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL6_Pos)             </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"> 1031</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL6          ADC_CHSELR_CHSEL6_Msk                       </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423"> 1032</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos      (5U)       </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1"> 1033</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL5_Pos)             </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec"> 1034</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL5          ADC_CHSELR_CHSEL5_Msk                       </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d"> 1035</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos      (4U)       </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117"> 1036</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL4_Pos)             </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619"> 1037</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL4          ADC_CHSELR_CHSEL4_Msk                       </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972"> 1038</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos      (3U)       </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5"> 1039</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL3_Pos)             </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa"> 1040</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL3          ADC_CHSELR_CHSEL3_Msk                       </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5"> 1041</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos      (2U)       </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355"> 1042</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL2_Pos)             </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7"> 1043</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL2          ADC_CHSELR_CHSEL2_Msk                       </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261"> 1044</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos      (1U)       </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188"> 1045</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL1_Pos)             </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7"> 1046</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL1          ADC_CHSELR_CHSEL1_Msk                       </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3"> 1047</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos      (0U)       </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e"> 1048</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk      (0x1UL &lt;&lt; ADC_CHSELR_CHSEL0_Pos)             </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6"> 1049</a></span><span class="preprocessor">#define ADC_CHSELR_CHSEL0          ADC_CHSELR_CHSEL0_Msk                       </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06"> 1052</a></span><span class="preprocessor">#define ADC_DR_DATA_Pos            (0U)       </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1053</a></span><span class="preprocessor">#define ADC_DR_DATA_Msk            (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)                </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1054</a></span><span class="preprocessor">#define ADC_DR_DATA                ADC_DR_DATA_Msk                             </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">/********************  Bit definition for ADC_CALFACT register  ********************/</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b"> 1057</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Pos    (0U)       </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2"> 1058</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT_Msk    (0x7FUL &lt;&lt; ADC_CALFACT_CALFACT_Pos)          </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a"> 1059</a></span><span class="preprocessor">#define ADC_CALFACT_CALFACT        ADC_CALFACT_CALFACT_Msk                     </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd"> 1062</a></span><span class="preprocessor">#define ADC_CCR_LFMEN_Pos          (25U)      </span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58"> 1063</a></span><span class="preprocessor">#define ADC_CCR_LFMEN_Msk          (0x1UL &lt;&lt; ADC_CCR_LFMEN_Pos)                 </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d"> 1064</a></span><span class="preprocessor">#define ADC_CCR_LFMEN              ADC_CCR_LFMEN_Msk                           </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7535caaa46238f36f69e5308652b131a"> 1065</a></span><span class="preprocessor">#define ADC_CCR_VLCDEN_Pos         (24U)      </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac60dccd9f9717591b1b03883883890ca"> 1066</a></span><span class="preprocessor">#define ADC_CCR_VLCDEN_Msk         (0x1UL &lt;&lt; ADC_CCR_VLCDEN_Pos)                </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed"> 1067</a></span><span class="preprocessor">#define ADC_CCR_VLCDEN             ADC_CCR_VLCDEN_Msk                          </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a"> 1068</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Pos           (23U)      </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070"> 1069</a></span><span class="preprocessor">#define ADC_CCR_TSEN_Msk           (0x1UL &lt;&lt; ADC_CCR_TSEN_Pos)                  </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada"> 1070</a></span><span class="preprocessor">#define ADC_CCR_TSEN               ADC_CCR_TSEN_Msk                            </span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0"> 1071</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Pos         (22U)      </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9"> 1072</a></span><span class="preprocessor">#define ADC_CCR_VREFEN_Msk         (0x1UL &lt;&lt; ADC_CCR_VREFEN_Pos)                </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054"> 1073</a></span><span class="preprocessor">#define ADC_CCR_VREFEN             ADC_CCR_VREFEN_Msk                          </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376"> 1074</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Pos          (18U)      </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101"> 1075</a></span><span class="preprocessor">#define ADC_CCR_PRESC_Msk          (0xFUL &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f"> 1076</a></span><span class="preprocessor">#define ADC_CCR_PRESC              ADC_CCR_PRESC_Msk                           </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a"> 1077</a></span><span class="preprocessor">#define ADC_CCR_PRESC_0            (0x1UL &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1"> 1078</a></span><span class="preprocessor">#define ADC_CCR_PRESC_1            (0x2UL &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f"> 1079</a></span><span class="preprocessor">#define ADC_CCR_PRESC_2            (0x4UL &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461"> 1080</a></span><span class="preprocessor">#define ADC_CCR_PRESC_3            (0x8UL &lt;&lt; ADC_CCR_PRESC_Pos)                 </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">/*                      Analog Comparators (COMP)                             */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/*************  Bit definition for COMP_CSR register (COMP1 and COMP2)  **************/</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">/* COMP1 bits definition */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf866bc388f41005b03c16646801da27c"> 1089</a></span><span class="preprocessor">#define COMP_CSR_COMP1EN_Pos           (0U)   </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f"> 1090</a></span><span class="preprocessor">#define COMP_CSR_COMP1EN_Msk           (0x1UL &lt;&lt; COMP_CSR_COMP1EN_Pos)          </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga189a12739f9eb7eb29d96b62b2473c3c"> 1091</a></span><span class="preprocessor">#define COMP_CSR_COMP1EN               COMP_CSR_COMP1EN_Msk                    </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2afc507c4511d53569f4b0d6c40407"> 1092</a></span><span class="preprocessor">#define COMP_CSR_COMP1INNSEL_Pos       (4U)   </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ead835727f51285a7e8c3e761e10e4"> 1093</a></span><span class="preprocessor">#define COMP_CSR_COMP1INNSEL_Msk       (0x3UL &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28231037cce122928a19517c0cad4846"> 1094</a></span><span class="preprocessor">#define COMP_CSR_COMP1INNSEL           COMP_CSR_COMP1INNSEL_Msk                </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabe89ac15a6c60f5395bd938a7aec64"> 1095</a></span><span class="preprocessor">#define COMP_CSR_COMP1INNSEL_0         (0x1UL &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafab2f84f5632f8a461626d91f62f9a69"> 1096</a></span><span class="preprocessor">#define COMP_CSR_COMP1INNSEL_1         (0x2UL &lt;&lt; COMP_CSR_COMP1INNSEL_Pos)      </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78687ae1d24ce30a696cc4d14e317ead"> 1097</a></span><span class="preprocessor">#define COMP_CSR_COMP1WM_Pos           (8U)   </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9057bc16032c785223b5d7019438304"> 1098</a></span><span class="preprocessor">#define COMP_CSR_COMP1WM_Msk           (0x1UL &lt;&lt; COMP_CSR_COMP1WM_Pos)          </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e3e8b8f6e6126abaca1b7a073b52143"> 1099</a></span><span class="preprocessor">#define COMP_CSR_COMP1WM               COMP_CSR_COMP1WM_Msk                    </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga520884eb2f3b8fd959c148b9e4bd6197"> 1100</a></span><span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1_Pos    (12U)  </span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e51c379c52b617f515e9a9f46184602"> 1101</a></span><span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1_Msk    (0x1UL &lt;&lt; COMP_CSR_COMP1LPTIM1IN1_Pos)   </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga389a6d662d7945b3d4236a42d7111345"> 1102</a></span><span class="preprocessor">#define COMP_CSR_COMP1LPTIM1IN1        COMP_CSR_COMP1LPTIM1IN1_Msk             </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f5ba133fa50e5c23e486aae4fa2543"> 1103</a></span><span class="preprocessor">#define COMP_CSR_COMP1POLARITY_Pos     (15U)  </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b456b4666e67ddab737d065ea23bba"> 1104</a></span><span class="preprocessor">#define COMP_CSR_COMP1POLARITY_Msk     (0x1UL &lt;&lt; COMP_CSR_COMP1POLARITY_Pos)    </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6c459a87cd23851a6fe427a92fd188"> 1105</a></span><span class="preprocessor">#define COMP_CSR_COMP1POLARITY         COMP_CSR_COMP1POLARITY_Msk              </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga802f9ae505d1504ef70e6ac26a18200e"> 1106</a></span><span class="preprocessor">#define COMP_CSR_COMP1VALUE_Pos        (30U)  </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9156356b2fa5caeadc15e344ec860adc"> 1107</a></span><span class="preprocessor">#define COMP_CSR_COMP1VALUE_Msk        (0x1UL &lt;&lt; COMP_CSR_COMP1VALUE_Pos)       </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6898ae62c4b80c9cc9f4aae32340d4ed"> 1108</a></span><span class="preprocessor">#define COMP_CSR_COMP1VALUE            COMP_CSR_COMP1VALUE_Msk                 </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f07d7dd7c45d42167b3161e1a7ccec"> 1109</a></span><span class="preprocessor">#define COMP_CSR_COMP1LOCK_Pos         (31U)  </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fe325ce6c26f23bf002462ae373eab"> 1110</a></span><span class="preprocessor">#define COMP_CSR_COMP1LOCK_Msk         (0x1UL &lt;&lt; COMP_CSR_COMP1LOCK_Pos)        </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea194683429416dd8e2855567d90508"> 1111</a></span><span class="preprocessor">#define COMP_CSR_COMP1LOCK             COMP_CSR_COMP1LOCK_Msk                  </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">/* COMP2 bits definition */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aa0aad7822345728f624ee6701c2309"> 1113</a></span><span class="preprocessor">#define COMP_CSR_COMP2EN_Pos           (0U)   </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeca75451fcb9ded40740ca63d2d302b"> 1114</a></span><span class="preprocessor">#define COMP_CSR_COMP2EN_Msk           (0x1UL &lt;&lt; COMP_CSR_COMP2EN_Pos)          </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6c4a6c601e572cea18d4e14ede5651"> 1115</a></span><span class="preprocessor">#define COMP_CSR_COMP2EN               COMP_CSR_COMP2EN_Msk                    </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789b2504d6aa8cabb47cdaf396c94cb0"> 1116</a></span><span class="preprocessor">#define COMP_CSR_COMP2SPEED_Pos        (3U)   </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fad3d72d17d20b6da0716b98934d5e2"> 1117</a></span><span class="preprocessor">#define COMP_CSR_COMP2SPEED_Msk        (0x1UL &lt;&lt; COMP_CSR_COMP2SPEED_Pos)       </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03732d3a8e9154ea6bab73e81ceef859"> 1118</a></span><span class="preprocessor">#define COMP_CSR_COMP2SPEED            COMP_CSR_COMP2SPEED_Msk                 </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da"> 1119</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL_Pos       (4U)   </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7438b5b52016b2ae3ecb0c07de70794e"> 1120</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL_Msk       (0x7UL &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f347979422f4158f0754adad42a7b3"> 1121</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL           COMP_CSR_COMP2INNSEL_Msk                </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cba769207d82812273bc90b5c702210"> 1122</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL_0         (0x1UL &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3270c2e18f64f6ef34fa09253053aa8e"> 1123</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL_1         (0x2UL &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6668105b898acc5dfd75ede153352be4"> 1124</a></span><span class="preprocessor">#define COMP_CSR_COMP2INNSEL_2         (0x4UL &lt;&lt; COMP_CSR_COMP2INNSEL_Pos)      </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d"> 1125</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL_Pos       (8U)   </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbcbce86b2be2aeeac10b0585b024b"> 1126</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL_Msk       (0x7UL &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82fd246d16fc17b69814fc87cfc64048"> 1127</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL           COMP_CSR_COMP2INPSEL_Msk                </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e98b95258e7c0d8969974a0c0d0565"> 1128</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL_0         (0x1UL &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e759b3709d916e43ca998e29057c9e"> 1129</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL_1         (0x2UL &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f956f10b31b3eb7824a2d0cdf44d2de"> 1130</a></span><span class="preprocessor">#define COMP_CSR_COMP2INPSEL_2         (0x4UL &lt;&lt; COMP_CSR_COMP2INPSEL_Pos)      </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1801bb99700275c67cefe3ffecce23ee"> 1131</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2_Pos    (12U)  </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga324aab850b4413a87392babc08717f99"> 1132</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2_Msk    (0x1UL &lt;&lt; COMP_CSR_COMP2LPTIM1IN2_Pos)   </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa41937d8ab6744a81e7befbafb776e"> 1133</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN2        COMP_CSR_COMP2LPTIM1IN2_Msk             </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9dab9cd3a26fca1d5f4c65aeeb3cac5"> 1134</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1_Pos    (13U)  </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676a65cf103ed510844270aa6a0dbb18"> 1135</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1_Msk    (0x1UL &lt;&lt; COMP_CSR_COMP2LPTIM1IN1_Pos)   </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9baf86ec84c5bb99180b2415ed9f676"> 1136</a></span><span class="preprocessor">#define COMP_CSR_COMP2LPTIM1IN1        COMP_CSR_COMP2LPTIM1IN1_Msk             </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4970a0431f19d2ccfcf8edae25cf556"> 1137</a></span><span class="preprocessor">#define COMP_CSR_COMP2POLARITY_Pos     (15U)  </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284437d23bbbefdafce5ac4c0a52c85c"> 1138</a></span><span class="preprocessor">#define COMP_CSR_COMP2POLARITY_Msk     (0x1UL &lt;&lt; COMP_CSR_COMP2POLARITY_Pos)    </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e693c62613b5c02700151ac03c81757"> 1139</a></span><span class="preprocessor">#define COMP_CSR_COMP2POLARITY         COMP_CSR_COMP2POLARITY_Msk              </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf4183cb48ca71235c5c8ae4bb6e584"> 1140</a></span><span class="preprocessor">#define COMP_CSR_COMP2VALUE_Pos        (30U)  </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab848b4cd3ae59ccf96add99a11cb539d"> 1141</a></span><span class="preprocessor">#define COMP_CSR_COMP2VALUE_Msk        (0x1UL &lt;&lt; COMP_CSR_COMP2VALUE_Pos)       </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b202e322a264fa937bd715133dd9d4f"> 1142</a></span><span class="preprocessor">#define COMP_CSR_COMP2VALUE            COMP_CSR_COMP2VALUE_Msk                 </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1156bc2a5ba20b4589151ab89acf9436"> 1143</a></span><span class="preprocessor">#define COMP_CSR_COMP2LOCK_Pos         (31U)  </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d"> 1144</a></span><span class="preprocessor">#define COMP_CSR_COMP2LOCK_Msk         (0x1UL &lt;&lt; COMP_CSR_COMP2LOCK_Pos)        </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1334c5917d1da9f71ef8363a150fdb2b"> 1145</a></span><span class="preprocessor">#define COMP_CSR_COMP2LOCK             COMP_CSR_COMP2LOCK_Msk                  </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">/**********************  Bit definition for COMP_CSR register common  ****************/</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478f23ecf6f36eb55de11aca839501bd"> 1148</a></span><span class="preprocessor">#define COMP_CSR_COMPxEN_Pos           (0U)   </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a"> 1149</a></span><span class="preprocessor">#define COMP_CSR_COMPxEN_Msk           (0x1UL &lt;&lt; COMP_CSR_COMPxEN_Pos)          </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093"> 1150</a></span><span class="preprocessor">#define COMP_CSR_COMPxEN               COMP_CSR_COMPxEN_Msk                    </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43435e5654823a93899aab7b446d0612"> 1151</a></span><span class="preprocessor">#define COMP_CSR_COMPxPOLARITY_Pos     (15U)  </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc559fb2ca06c4eceab78b3f03157db7"> 1152</a></span><span class="preprocessor">#define COMP_CSR_COMPxPOLARITY_Msk     (0x1UL &lt;&lt; COMP_CSR_COMPxPOLARITY_Pos)    </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7e6ea1fb77a4d863c126c366cb446e2"> 1153</a></span><span class="preprocessor">#define COMP_CSR_COMPxPOLARITY         COMP_CSR_COMPxPOLARITY_Msk              </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac828d46d269bee4c41fb90bca3bb2b54"> 1154</a></span><span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE_Pos     (30U)  </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4066fecb0065c1e6d2e9121827499022"> 1155</a></span><span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE_Msk     (0x1UL &lt;&lt; COMP_CSR_COMPxOUTVALUE_Pos)    </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f25ce9cf30c0aa1c8e226b21d91643f"> 1156</a></span><span class="preprocessor">#define COMP_CSR_COMPxOUTVALUE         COMP_CSR_COMPxOUTVALUE_Msk              </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8db3669cfc8dcb6f7f25058154eae067"> 1157</a></span><span class="preprocessor">#define COMP_CSR_COMPxLOCK_Pos         (31U)  </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a"> 1158</a></span><span class="preprocessor">#define COMP_CSR_COMPxLOCK_Msk         (0x1UL &lt;&lt; COMP_CSR_COMPxLOCK_Pos)        </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1"> 1159</a></span><span class="preprocessor">#define COMP_CSR_COMPxLOCK             COMP_CSR_COMPxLOCK_Msk                  </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae82df5f413cb31966809bae67a827a1e"> 1162</a></span><span class="preprocessor">#define COMP_CSR_WINMODE   COMP_CSR_COMP1WM </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5"> 1170</a></span><span class="preprocessor">#define CRC_DR_DR_Pos            (0U)         </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1171</a></span><span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1172</a></span><span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1175</a></span><span class="preprocessor">#define CRC_IDR_IDR              (0xFFU)                                       </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1"> 1178</a></span><span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)         </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1179</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                    </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1180</a></span><span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841"> 1181</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Pos      (3U)         </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857"> 1182</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_Msk      (0x3UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03"> 1183</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE          CRC_CR_POLYSIZE_Msk                           </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce"> 1184</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_0        (0x1UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5"> 1185</a></span><span class="preprocessor">#define CRC_CR_POLYSIZE_1        (0x2UL &lt;&lt; CRC_CR_POLYSIZE_Pos)                 </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8"> 1186</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)         </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f"> 1187</a></span><span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a"> 1188</a></span><span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b"> 1189</a></span><span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef"> 1190</a></span><span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2UL &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22"> 1191</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)         </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959"> 1192</a></span><span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1UL &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7"> 1193</a></span><span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070"> 1196</a></span><span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)         </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542"> 1197</a></span><span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFUL &lt;&lt; CRC_INIT_INIT_Pos)            </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2"> 1198</a></span><span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">/*******************  Bit definition for CRC_POL register  ********************/</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0"> 1201</a></span><span class="preprocessor">#define CRC_POL_POL_Pos          (0U)         </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c"> 1202</a></span><span class="preprocessor">#define CRC_POL_POL_Msk          (0xFFFFFFFFUL &lt;&lt; CRC_POL_POL_Pos)              </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f"> 1203</a></span><span class="preprocessor">#define CRC_POL_POL              CRC_POL_POL_Msk                               </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">/*                          CRS Clock Recovery System                         */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/*******************  Bit definition for CRS_CR register  *********************/</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2602eee59b89c8d130bc24acbcae617e"> 1212</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Pos       (0U)        </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30"> 1213</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE_Msk       (0x1UL &lt;&lt; CRS_CR_SYNCOKIE_Pos)                </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297"> 1214</a></span><span class="preprocessor">#define CRS_CR_SYNCOKIE           CRS_CR_SYNCOKIE_Msk                          </span><span class="comment">/* SYNC event OK interrupt enable        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0205a3edb4071f11b12ad8e3909add29"> 1215</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Pos     (1U)        </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283"> 1216</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE_Msk     (0x1UL &lt;&lt; CRS_CR_SYNCWARNIE_Pos)              </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad"> 1217</a></span><span class="preprocessor">#define CRS_CR_SYNCWARNIE         CRS_CR_SYNCWARNIE_Msk                        </span><span class="comment">/* SYNC warning interrupt enable         */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe82fc749bd2c929d741dd3f19c6c833"> 1218</a></span><span class="preprocessor">#define CRS_CR_ERRIE_Pos          (2U)        </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8"> 1219</a></span><span class="preprocessor">#define CRS_CR_ERRIE_Msk          (0x1UL &lt;&lt; CRS_CR_ERRIE_Pos)                   </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5"> 1220</a></span><span class="preprocessor">#define CRS_CR_ERRIE              CRS_CR_ERRIE_Msk                             </span><span class="comment">/* SYNC error interrupt enable           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f29760d9ada8e7cb687968905c3ad5a"> 1221</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE_Pos        (3U)        </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f"> 1222</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE_Msk        (0x1UL &lt;&lt; CRS_CR_ESYNCIE_Pos)                 </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a"> 1223</a></span><span class="preprocessor">#define CRS_CR_ESYNCIE            CRS_CR_ESYNCIE_Msk                           </span><span class="comment">/* Expected SYNC(ESYNCF) interrupt Enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d0f8a9a99a1a98a1830480e99e2f4"> 1224</a></span><span class="preprocessor">#define CRS_CR_CEN_Pos            (5U)        </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1"> 1225</a></span><span class="preprocessor">#define CRS_CR_CEN_Msk            (0x1UL &lt;&lt; CRS_CR_CEN_Pos)                     </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699"> 1226</a></span><span class="preprocessor">#define CRS_CR_CEN                CRS_CR_CEN_Msk                               </span><span class="comment">/* Frequency error counter enable        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc58c855511f7dee3f38862400350951"> 1227</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Pos     (6U)        </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d"> 1228</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN_Msk     (0x1UL &lt;&lt; CRS_CR_AUTOTRIMEN_Pos)              </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd"> 1229</a></span><span class="preprocessor">#define CRS_CR_AUTOTRIMEN         CRS_CR_AUTOTRIMEN_Msk                        </span><span class="comment">/* Automatic trimming enable             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1aaab3255d1a601461b0af51ee2b71"> 1230</a></span><span class="preprocessor">#define CRS_CR_SWSYNC_Pos         (7U)        </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd"> 1231</a></span><span class="preprocessor">#define CRS_CR_SWSYNC_Msk         (0x1UL &lt;&lt; CRS_CR_SWSYNC_Pos)                  </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44"> 1232</a></span><span class="preprocessor">#define CRS_CR_SWSYNC             CRS_CR_SWSYNC_Msk                            </span><span class="comment">/* A Software SYNC event is generated    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe"> 1233</a></span><span class="preprocessor">#define CRS_CR_TRIM_Pos           (8U)        </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb"> 1234</a></span><span class="preprocessor">#define CRS_CR_TRIM_Msk           (0x3FUL &lt;&lt; CRS_CR_TRIM_Pos)                   </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13"> 1235</a></span><span class="preprocessor">#define CRS_CR_TRIM               CRS_CR_TRIM_Msk                              </span><span class="comment">/* HSI48 oscillator smooth trimming      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/*******************  Bit definition for CRS_CFGR register  *********************/</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga391a7b80ee20474bda366e0f915a4923"> 1238</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD_Pos       (0U)        </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735"> 1239</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD_Msk       (0xFFFFUL &lt;&lt; CRS_CFGR_RELOAD_Pos)             </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9"> 1240</a></span><span class="preprocessor">#define CRS_CFGR_RELOAD           CRS_CFGR_RELOAD_Msk                          </span><span class="comment">/* Counter reload value               */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b"> 1241</a></span><span class="preprocessor">#define CRS_CFGR_FELIM_Pos        (16U)       </span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9"> 1242</a></span><span class="preprocessor">#define CRS_CFGR_FELIM_Msk        (0xFFUL &lt;&lt; CRS_CFGR_FELIM_Pos)                </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c70ae21b6a35ed520a2b30df2c4852"> 1243</a></span><span class="preprocessor">#define CRS_CFGR_FELIM            CRS_CFGR_FELIM_Msk                           </span><span class="comment">/* Frequency error limit              */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6"> 1245</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Pos      (24U)       </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"> 1246</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_Msk      (0x7UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647"> 1247</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV          CRS_CFGR_SYNCDIV_Msk                         </span><span class="comment">/* SYNC divider                       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de"> 1248</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54"> 1249</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42"> 1250</a></span><span class="preprocessor">#define CRS_CFGR_SYNCDIV_2        (0x4UL &lt;&lt; CRS_CFGR_SYNCDIV_Pos)               </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb"> 1252</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Pos      (28U)       </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6"> 1253</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_Msk      (0x3UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441881d5e657b04236e440918fe63d20"> 1254</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC          CRS_CFGR_SYNCSRC_Msk                         </span><span class="comment">/* SYNC signal source selection       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20"> 1255</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_0        (0x1UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d"> 1256</a></span><span class="preprocessor">#define CRS_CFGR_SYNCSRC_1        (0x2UL &lt;&lt; CRS_CFGR_SYNCSRC_Pos)               </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17292cfc2b863a84285a128d7eaf625"> 1258</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Pos      (31U)       </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157"> 1259</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL_Msk      (0x1UL &lt;&lt; CRS_CFGR_SYNCPOL_Pos)               </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71"> 1260</a></span><span class="preprocessor">#define CRS_CFGR_SYNCPOL          CRS_CFGR_SYNCPOL_Msk                         </span><span class="comment">/* SYNC polarity selection            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">/*******************  Bit definition for CRS_ISR register  *********************/</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cad9f7318b877203879d5ec49015ab0"> 1263</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Pos       (0U)        </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4"> 1264</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCOKF_Pos)                </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419"> 1265</a></span><span class="preprocessor">#define CRS_ISR_SYNCOKF           CRS_ISR_SYNCOKF_Msk                          </span><span class="comment">/* SYNC event OK flag             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199cf60cb527d7747226b93207678a43"> 1266</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Pos     (1U)        </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065"> 1267</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF_Msk     (0x1UL &lt;&lt; CRS_ISR_SYNCWARNF_Pos)              </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5"> 1268</a></span><span class="preprocessor">#define CRS_ISR_SYNCWARNF         CRS_ISR_SYNCWARNF_Msk                        </span><span class="comment">/* SYNC warning                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6426c4c71ca35a66e20123850a8e9195"> 1269</a></span><span class="preprocessor">#define CRS_ISR_ERRF_Pos          (2U)        </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f"> 1270</a></span><span class="preprocessor">#define CRS_ISR_ERRF_Msk          (0x1UL &lt;&lt; CRS_ISR_ERRF_Pos)                   </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298"> 1271</a></span><span class="preprocessor">#define CRS_ISR_ERRF              CRS_ISR_ERRF_Msk                             </span><span class="comment">/* SYNC error flag                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398066ef15fc2c63e94950dc25e295e1"> 1272</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF_Pos        (3U)        </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747"> 1273</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF_Msk        (0x1UL &lt;&lt; CRS_ISR_ESYNCF_Pos)                 </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f"> 1274</a></span><span class="preprocessor">#define CRS_ISR_ESYNCF            CRS_ISR_ESYNCF_Msk                           </span><span class="comment">/* Expected SYNC flag             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e76bab664a3ad12739a614a080768d1"> 1275</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR_Pos       (8U)        </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de"> 1276</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR_Msk       (0x1UL &lt;&lt; CRS_ISR_SYNCERR_Pos)                </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb"> 1277</a></span><span class="preprocessor">#define CRS_ISR_SYNCERR           CRS_ISR_SYNCERR_Msk                          </span><span class="comment">/* SYNC error                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657799c36d5058daa82a73ccfd56b521"> 1278</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Pos      (9U)        </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98"> 1279</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS_Msk      (0x1UL &lt;&lt; CRS_ISR_SYNCMISS_Pos)               </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5"> 1280</a></span><span class="preprocessor">#define CRS_ISR_SYNCMISS          CRS_ISR_SYNCMISS_Msk                         </span><span class="comment">/* SYNC missed                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67931e35e54d02c3e363383fb8cfb06e"> 1281</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Pos       (10U)       </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98"> 1282</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF_Msk       (0x1UL &lt;&lt; CRS_ISR_TRIMOVF_Pos)                </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b"> 1283</a></span><span class="preprocessor">#define CRS_ISR_TRIMOVF           CRS_ISR_TRIMOVF_Msk                          </span><span class="comment">/* Trimming overflow or underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcb80aba05f7db27d4b5436f6b4b4ba"> 1284</a></span><span class="preprocessor">#define CRS_ISR_FEDIR_Pos         (15U)       </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80"> 1285</a></span><span class="preprocessor">#define CRS_ISR_FEDIR_Msk         (0x1UL &lt;&lt; CRS_ISR_FEDIR_Pos)                  </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a"> 1286</a></span><span class="preprocessor">#define CRS_ISR_FEDIR             CRS_ISR_FEDIR_Msk                            </span><span class="comment">/* Frequency error direction      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764"> 1287</a></span><span class="preprocessor">#define CRS_ISR_FECAP_Pos         (16U)       </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73"> 1288</a></span><span class="preprocessor">#define CRS_ISR_FECAP_Msk         (0xFFFFUL &lt;&lt; CRS_ISR_FECAP_Pos)               </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2"> 1289</a></span><span class="preprocessor">#define CRS_ISR_FECAP             CRS_ISR_FECAP_Msk                            </span><span class="comment">/* Frequency error capture        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*******************  Bit definition for CRS_ICR register  *********************/</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5606f68fdf973bcd6ab87113c65d89"> 1292</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Pos       (0U)        </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff"> 1293</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC_Msk       (0x1UL &lt;&lt; CRS_ICR_SYNCOKC_Pos)                </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6"> 1294</a></span><span class="preprocessor">#define CRS_ICR_SYNCOKC           CRS_ICR_SYNCOKC_Msk                          </span><span class="comment">/* SYNC event OK clear flag     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551f8858ee99dc8d6bc12da5fd9df91c"> 1295</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Pos     (1U)        </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5"> 1296</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC_Msk     (0x1UL &lt;&lt; CRS_ICR_SYNCWARNC_Pos)              </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce"> 1297</a></span><span class="preprocessor">#define CRS_ICR_SYNCWARNC         CRS_ICR_SYNCWARNC_Msk                        </span><span class="comment">/* SYNC warning clear flag      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8710e0e3b549ad47e6c7a6d545e67ece"> 1298</a></span><span class="preprocessor">#define CRS_ICR_ERRC_Pos          (2U)        </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021"> 1299</a></span><span class="preprocessor">#define CRS_ICR_ERRC_Msk          (0x1UL &lt;&lt; CRS_ICR_ERRC_Pos)                   </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793"> 1300</a></span><span class="preprocessor">#define CRS_ICR_ERRC              CRS_ICR_ERRC_Msk                             </span><span class="comment">/* Error clear flag             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d6c51e3f9a13ed71aed2083d5059a0"> 1301</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC_Pos        (3U)        </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5"> 1302</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC_Msk        (0x1UL &lt;&lt; CRS_ICR_ESYNCC_Pos)                 </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf"> 1303</a></span><span class="preprocessor">#define CRS_ICR_ESYNCC            CRS_ICR_ESYNCC_Msk                           </span><span class="comment">/* Expected SYNC clear flag     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">/*                 Digital to Analog Converter (DAC)                          */</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/*</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838"> 1314</a></span><span class="preprocessor">#define DAC_CHANNEL2_SUPPORT                       </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf"> 1317</a></span><span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)      </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 1318</a></span><span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                   </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1319</a></span><span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902"> 1320</a></span><span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)      </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 1321</a></span><span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1322</a></span><span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd"> 1323</a></span><span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)      </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 1324</a></span><span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1325</a></span><span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b"> 1327</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)      </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 1328</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1329</a></span><span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1330</a></span><span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1331</a></span><span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1332</a></span><span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1"> 1334</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)      </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 1335</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 1336</a></span><span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 1337</a></span><span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1338</a></span><span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015"> 1340</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)      </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 1341</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1342</a></span><span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 1343</a></span><span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 1344</a></span><span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1345</a></span><span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1346</a></span><span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6"> 1348</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)     </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 1349</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1350</a></span><span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf"> 1351</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)     </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 1352</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 1353</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4"> 1355</a></span><span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)     </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 1356</a></span><span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1UL &lt;&lt; DAC_CR_EN2_Pos)                   </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 1357</a></span><span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75"> 1358</a></span><span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)     </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 1359</a></span><span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 1360</a></span><span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e"> 1361</a></span><span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)     </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 1362</a></span><span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 1363</a></span><span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277"> 1365</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)     </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 1366</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 1367</a></span><span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 1368</a></span><span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 1369</a></span><span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 1370</a></span><span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9"> 1372</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)     </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 1373</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 1374</a></span><span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 1375</a></span><span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 1376</a></span><span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50"> 1378</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)     </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 1379</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 1380</a></span><span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 1381</a></span><span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 1382</a></span><span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 1383</a></span><span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 1384</a></span><span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb"> 1386</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)     </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 1387</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 1388</a></span><span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412"> 1389</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)     </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 1390</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 1391</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1"> 1394</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)      </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 1395</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1396</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5"> 1397</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)      </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 1398</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 1399</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f"> 1402</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)      </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 1403</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 1404</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951"> 1407</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)      </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 1408</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 1409</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e"> 1412</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)      </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 1413</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 1414</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e"> 1417</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)      </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 1418</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 1419</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b"> 1422</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)      </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 1423</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 1424</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b"> 1427</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)      </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 1428</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 1429</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d"> 1432</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)      </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 1433</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1434</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3"> 1435</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)     </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 1436</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 1437</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468"> 1440</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)      </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 1441</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1442</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0"> 1443</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)     </span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 1444</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 1445</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57"> 1448</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)      </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 1449</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1450</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224"> 1451</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)      </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 1452</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 1453</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d"> 1456</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)      </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 1457</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)          </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 1458</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1"> 1461</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)      </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 1462</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 1463</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83"> 1466</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)     </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 1467</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 1468</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e"> 1469</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)     </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 1470</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 1471</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54"> 1480</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos               (0U)                            </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 1481</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk               (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 1482</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                   DBGMCU_IDCODE_DEV_ID_Msk        </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8e62f62dd55f4ce16b973aacc13bc3"> 1484</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID_Pos               (12U)                           </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664d8d76ec1f9e764254382d50e3d57c"> 1485</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID_Msk               (0xFUL &lt;&lt; DBGMCU_IDCODE_DIV_ID_Pos) </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6977fb89aa0fff4a2f4f81055ba5cc1a"> 1486</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DIV_ID                   DBGMCU_IDCODE_DIV_ID_Msk        </span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82ba1784023fc336f11480ed026416f"> 1487</a></span><span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID_Pos           (13U)                           </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eddca6b03c44a715e4815abd53f97bb"> 1488</a></span><span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID_Msk           (0x3UL &lt;&lt; DBGMCU_IDCODE_MCD_DIV_ID_Pos) </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450db92fedffcd46886521bbaca5f001"> 1489</a></span><span class="preprocessor">#define DBGMCU_IDCODE_MCD_DIV_ID               DBGMCU_IDCODE_MCD_DIV_ID_Msk    </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170"> 1490</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos               (16U)                           </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 1491</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk               (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 1492</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                   DBGMCU_IDCODE_REV_ID_Msk        </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 1493</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0                 (0x0001UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 1494</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1                 (0x0002UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 1495</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2                 (0x0004UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 1496</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3                 (0x0008UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 1497</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4                 (0x0010UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 1498</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5                 (0x0020UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 1499</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6                 (0x0040UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 1500</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7                 (0x0080UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 1501</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8                 (0x0100UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 1502</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9                 (0x0200UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 1503</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10                (0x0400UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 1504</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11                (0x0800UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 1505</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12                (0x1000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 1506</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13                (0x2000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 1507</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14                (0x4000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 1508</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15                (0x8000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3bc5b3acaac6ab05f179dfbd179d5a"> 1511</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_Pos                      (0U)                            </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8947189bba6436daecf6db7305c0645"> 1512</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_Msk                      (0x7UL &lt;&lt; DBGMCU_CR_DBG_Pos)     </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e494a8df4fa1e661b95660a62cf53f2"> 1513</a></span><span class="preprocessor">#define DBGMCU_CR_DBG                          DBGMCU_CR_DBG_Msk               </span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044"> 1514</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                (0U)                            </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 1515</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 1516</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                    DBGMCU_CR_DBG_SLEEP_Msk         </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9"> 1517</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                 (1U)                            </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 1518</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                 (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 1519</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                     DBGMCU_CR_DBG_STOP_Msk          </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19"> 1520</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos              (2U)                            </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 1521</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk              (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 1522</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                  DBGMCU_CR_DBG_STANDBY_Msk       </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2"> 1525</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos       (0U)                            </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be"> 1526</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef"> 1527</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM2_STOP           DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1"> 1528</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos       (1U)                            </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8"> 1529</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec"> 1530</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP           DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736"> 1531</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos       (4U)                            </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1"> 1532</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7"> 1533</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP           DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8568c72922b902663a7ade0e9d6cb88"> 1534</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos       (5U)                            </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd"> 1535</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) </span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b"> 1536</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM7_STOP           DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec"> 1537</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos        (10U)                           </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 1538</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d"> 1539</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP            DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b"> 1540</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos       (11U)                           </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 1541</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88"> 1542</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP           DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c"> 1543</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos       (12U)                           </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 1544</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a"> 1545</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d11c4092cd6279b444105ebd1be8e5e"> 1546</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos       (21U)                           </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987d425ea12fd5b2982da7878280ed1a"> 1547</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3bac8e9556e2fb5e61daa6c0c5b0f75"> 1548</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_STOP           DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43cef3a364bdbecc26ee551cb6fcdae9"> 1549</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos       (22U)                           </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7437836776cf52390c6a55cd4f710b39"> 1550</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0739bf06c365c554a74c1209cc007db6"> 1551</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_STOP           DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk </span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b407e0727589a3c7560253882b2578"> 1552</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos       (23U)                           </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f3cefc050e599e135f4e9927981c6a"> 1553</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk       (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos) </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea86ed5ce1517b4fcc0d90190b9534c5"> 1554</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C3_STOP           DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk </span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf4f51cbc1cdedd905ebf46eafea876e"> 1555</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos    (31U)                           </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaee5047aa81cb80b45995131aac659f"> 1556</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ae2ebd4560792337d1027a90178c17"> 1557</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP        DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk </span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af76b88e1038c43146a155ee82dc5af"> 1559</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos      (5U)                            </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38e10da7281a34209602f8f8aa2d363"> 1560</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2a510450965a8ccc9775a9a298e2cc"> 1561</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM22_STOP          DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fcd5207d80ca0de530a34ff973d8a94"> 1562</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos      (2U)                            </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7494961d9c2e9402c5fff0a0fb412928"> 1563</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk      (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc442761f33dc3ce7b6fa594099c701"> 1564</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM21_STOP          DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52"> 1573</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)           </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 1574</a></span><span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                      </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 1575</a></span><span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281"> 1576</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)           </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 1577</a></span><span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                     </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 1578</a></span><span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b"> 1579</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)           </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 1580</a></span><span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                     </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 1581</a></span><span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464"> 1582</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)           </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 1583</a></span><span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                     </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 1584</a></span><span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed"> 1585</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)           </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 1586</a></span><span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                      </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 1587</a></span><span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a"> 1588</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)           </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 1589</a></span><span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                     </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 1590</a></span><span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4"> 1591</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)           </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 1592</a></span><span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                     </span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 1593</a></span><span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6"> 1594</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)           </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 1595</a></span><span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                     </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 1596</a></span><span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335"> 1597</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)           </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 1598</a></span><span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                      </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 1599</a></span><span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d"> 1600</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)           </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 1601</a></span><span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                     </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1602</a></span><span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d"> 1603</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)          </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 1604</a></span><span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                     </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1605</a></span><span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516"> 1606</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)          </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 1607</a></span><span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                     </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 1608</a></span><span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073"> 1609</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)          </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 1610</a></span><span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                      </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1611</a></span><span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e"> 1612</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)          </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 1613</a></span><span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                     </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1614</a></span><span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8"> 1615</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)          </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 1616</a></span><span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                     </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1617</a></span><span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0"> 1618</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)          </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 1619</a></span><span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                     </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1620</a></span><span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad"> 1621</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)          </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 1622</a></span><span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                      </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1623</a></span><span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521"> 1624</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)          </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 1625</a></span><span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                     </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1626</a></span><span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1"> 1627</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)          </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 1628</a></span><span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                     </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1629</a></span><span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d"> 1630</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)          </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 1631</a></span><span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                     </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1632</a></span><span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67"> 1633</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)          </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 1634</a></span><span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                      </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 1635</a></span><span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1"> 1636</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)          </span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 1637</a></span><span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                     </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 1638</a></span><span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523"> 1639</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)          </span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 1640</a></span><span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                     </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 1641</a></span><span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6"> 1642</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)          </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 1643</a></span><span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                     </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 1644</a></span><span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407"> 1645</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)          </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 1646</a></span><span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                      </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 1647</a></span><span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350"> 1648</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)          </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 1649</a></span><span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                     </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 1650</a></span><span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2"> 1651</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)          </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 1652</a></span><span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                     </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 1653</a></span><span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812"> 1654</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)          </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 1655</a></span><span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                     </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 1656</a></span><span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777"> 1659</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)           </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 1660</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                    </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1661</a></span><span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2"> 1662</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)           </span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 1663</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                   </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1664</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2"> 1665</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)           </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 1666</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                   </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1667</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03"> 1668</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)           </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 1669</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)                   </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 1670</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802"> 1671</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)           </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 1672</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)                    </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1673</a></span><span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8"> 1674</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)           </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 1675</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)                   </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 1676</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094"> 1677</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)           </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 1678</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)                   </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1679</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78"> 1680</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)           </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 1681</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)                   </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1682</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2"> 1683</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)           </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 1684</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)                    </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1685</a></span><span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21"> 1686</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)           </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 1687</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)                   </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1688</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6"> 1689</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)          </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 1690</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)                   </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1691</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a"> 1692</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)          </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 1693</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)                   </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1694</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273"> 1695</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)          </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 1696</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)                    </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 1697</a></span><span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95"> 1698</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)          </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 1699</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)                   </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 1700</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872"> 1701</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)          </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 1702</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)                   </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 1703</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7"> 1704</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)          </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 1705</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)                   </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1706</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70"> 1707</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)          </span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 1708</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)                    </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 1709</a></span><span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7"> 1710</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)          </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 1711</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)                   </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1712</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a"> 1713</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)          </span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 1714</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)                   </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 1715</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a"> 1716</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)          </span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 1717</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)                   </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 1718</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069"> 1719</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Pos     (20U)          </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 1720</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)                    </span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 1721</a></span><span class="preprocessor">#define DMA_IFCR_CGIF6         DMA_IFCR_CGIF6_Msk                              </span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e"> 1722</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos    (21U)          </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 1723</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)                   </span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 1724</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF6        DMA_IFCR_CTCIF6_Msk                             </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476"> 1725</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos    (22U)          </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 1726</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)                   </span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 1727</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF6        DMA_IFCR_CHTIF6_Msk                             </span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02"> 1728</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos    (23U)          </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 1729</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)                   </span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 1730</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF6        DMA_IFCR_CTEIF6_Msk                             </span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726"> 1731</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Pos     (24U)          </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 1732</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)                    </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 1733</a></span><span class="preprocessor">#define DMA_IFCR_CGIF7         DMA_IFCR_CGIF7_Msk                              </span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b"> 1734</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos    (25U)          </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 1735</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)                   </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 1736</a></span><span class="preprocessor">#define DMA_IFCR_CTCIF7        DMA_IFCR_CTCIF7_Msk                             </span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818"> 1737</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos    (26U)          </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 1738</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)                   </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 1739</a></span><span class="preprocessor">#define DMA_IFCR_CHTIF7        DMA_IFCR_CHTIF7_Msk                             </span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87"> 1740</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos    (27U)          </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 1741</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)                   </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 1742</a></span><span class="preprocessor">#define DMA_IFCR_CTEIF7        DMA_IFCR_CTEIF7_Msk                             </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c"> 1745</a></span><span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)           </span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 1746</a></span><span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1UL &lt;&lt; DMA_CCR_EN_Pos)                        </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 1747</a></span><span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a"> 1748</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)           </span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 1749</a></span><span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)                      </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1750</a></span><span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e"> 1751</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)           </span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 1752</a></span><span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)                      </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1753</a></span><span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19"> 1754</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)           </span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 1755</a></span><span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)                      </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 1756</a></span><span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e"> 1757</a></span><span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)           </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 1758</a></span><span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)                       </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1759</a></span><span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4"> 1760</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)           </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 1761</a></span><span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)                      </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 1762</a></span><span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9"> 1763</a></span><span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)           </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 1764</a></span><span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)                      </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 1765</a></span><span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2"> 1766</a></span><span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)           </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 1767</a></span><span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)                      </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 1768</a></span><span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83"> 1770</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)           </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 1771</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 1772</a></span><span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1773</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 1774</a></span><span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36"> 1776</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)          </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 1777</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1778</a></span><span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1779</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 1780</a></span><span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b"> 1782</a></span><span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)          </span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 1783</a></span><span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 1784</a></span><span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 1785</a></span><span class="preprocessor">#define DMA_CCR_PL_0           (0x1UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 1786</a></span><span class="preprocessor">#define DMA_CCR_PL_1           (0x2UL &lt;&lt; DMA_CCR_PL_Pos)                        </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2"> 1788</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)          </span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 1789</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)                   </span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 1790</a></span><span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52"> 1793</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)           </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 1794</a></span><span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)                  </span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 1795</a></span><span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0"> 1798</a></span><span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)           </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 1799</a></span><span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)                </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 1800</a></span><span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b"> 1803</a></span><span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)           </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 1804</a></span><span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)                </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 1805</a></span><span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">/*******************  Bit definition for DMA_CSELR register  *******************/</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704c75ec3547eae7c8fd167fa5532157"> 1809</a></span><span class="preprocessor">#define DMA_CSELR_C1S_Pos      (0U)           </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd53db80746c6060aba454e4db7af03"> 1810</a></span><span class="preprocessor">#define DMA_CSELR_C1S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C1S_Pos)                     </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c"> 1811</a></span><span class="preprocessor">#define DMA_CSELR_C1S          DMA_CSELR_C1S_Msk                               </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae65397c79b27b69bb93a98835b3ee3ca"> 1812</a></span><span class="preprocessor">#define DMA_CSELR_C2S_Pos      (4U)           </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5"> 1813</a></span><span class="preprocessor">#define DMA_CSELR_C2S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C2S_Pos)                     </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9360427bc45cbe8b5d821b0b08344e32"> 1814</a></span><span class="preprocessor">#define DMA_CSELR_C2S          DMA_CSELR_C2S_Msk                               </span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9f538b42dc07b970c2f065262298e"> 1815</a></span><span class="preprocessor">#define DMA_CSELR_C3S_Pos      (8U)           </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace242dfd00b84c920fb33172ecb01dfb"> 1816</a></span><span class="preprocessor">#define DMA_CSELR_C3S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C3S_Pos)                     </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2fdf6c3f7cb1a4e73f4b832263806"> 1817</a></span><span class="preprocessor">#define DMA_CSELR_C3S          DMA_CSELR_C3S_Msk                               </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1238e3621e64e5062c44e977d43eef7"> 1818</a></span><span class="preprocessor">#define DMA_CSELR_C4S_Pos      (12U)          </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7309d87144e86335daf2c3dc7e296c7"> 1819</a></span><span class="preprocessor">#define DMA_CSELR_C4S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C4S_Pos)                     </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de39e3828fd46a91674b5eaa3c93a68"> 1820</a></span><span class="preprocessor">#define DMA_CSELR_C4S          DMA_CSELR_C4S_Msk                               </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a89860d50105452ef4113a86512f77e"> 1821</a></span><span class="preprocessor">#define DMA_CSELR_C5S_Pos      (16U)          </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c492256daf1208d514d346af38e7599"> 1822</a></span><span class="preprocessor">#define DMA_CSELR_C5S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C5S_Pos)                     </span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72157f1b7ffd73b62c931ee18b18ee63"> 1823</a></span><span class="preprocessor">#define DMA_CSELR_C5S          DMA_CSELR_C5S_Msk                               </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2982eea2ee976e24d1067d7e54eccb25"> 1824</a></span><span class="preprocessor">#define DMA_CSELR_C6S_Pos      (20U)          </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06db7a3a6447c5c68092c4d85d05e190"> 1825</a></span><span class="preprocessor">#define DMA_CSELR_C6S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C6S_Pos)                     </span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8ba99f8996370b4fe2e410a3d512a3"> 1826</a></span><span class="preprocessor">#define DMA_CSELR_C6S          DMA_CSELR_C6S_Msk                               </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc95b4056d6bfd26d32e411c9e0d7602"> 1827</a></span><span class="preprocessor">#define DMA_CSELR_C7S_Pos      (24U)          </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917910bf2ce4a15696b5eb38bb45ab11"> 1828</a></span><span class="preprocessor">#define DMA_CSELR_C7S_Msk      (0xFUL &lt;&lt; DMA_CSELR_C7S_Pos)                     </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1fa46ea50b120c90999cb32e59d6d9a"> 1829</a></span><span class="preprocessor">#define DMA_CSELR_C7S          DMA_CSELR_C7S_Msk                               </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span> </div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a46e5da9771cc8c5bdd8d9626be10b7"> 1838</a></span><span class="preprocessor">#define EXTI_IMR_IM0_Pos        (0U)          </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac44858e732b609040f034afd627b9b75"> 1839</a></span><span class="preprocessor">#define EXTI_IMR_IM0_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM0_Pos)                     </span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3"> 1840</a></span><span class="preprocessor">#define EXTI_IMR_IM0            EXTI_IMR_IM0_Msk                               </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16463a37ec003f09797b55feb9bdb1ee"> 1841</a></span><span class="preprocessor">#define EXTI_IMR_IM1_Pos        (1U)          </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd6f132d5837a8303ae46804f42701"> 1842</a></span><span class="preprocessor">#define EXTI_IMR_IM1_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM1_Pos)                     </span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d"> 1843</a></span><span class="preprocessor">#define EXTI_IMR_IM1            EXTI_IMR_IM1_Msk                               </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1f83cfc5c36beeeb876ffc53e54f52"> 1844</a></span><span class="preprocessor">#define EXTI_IMR_IM2_Pos        (2U)          </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5602551f09e979efb24df0aa35df13"> 1845</a></span><span class="preprocessor">#define EXTI_IMR_IM2_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM2_Pos)                     </span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5"> 1846</a></span><span class="preprocessor">#define EXTI_IMR_IM2            EXTI_IMR_IM2_Msk                               </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0825ce942bfa443b1e6b4f861b44dc6f"> 1847</a></span><span class="preprocessor">#define EXTI_IMR_IM3_Pos        (3U)          </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5817fb6003f528ed52373721ea71ad9d"> 1848</a></span><span class="preprocessor">#define EXTI_IMR_IM3_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM3_Pos)                     </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09"> 1849</a></span><span class="preprocessor">#define EXTI_IMR_IM3            EXTI_IMR_IM3_Msk                               </span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbee2d3af39111d3070ec8f5e28b119"> 1850</a></span><span class="preprocessor">#define EXTI_IMR_IM4_Pos        (4U)          </span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe472825cea741bfb18398b7c2418ef8"> 1851</a></span><span class="preprocessor">#define EXTI_IMR_IM4_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM4_Pos)                     </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348"> 1852</a></span><span class="preprocessor">#define EXTI_IMR_IM4            EXTI_IMR_IM4_Msk                               </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad39fbd6c610ce7bb21ffdcc4cd06b04e"> 1853</a></span><span class="preprocessor">#define EXTI_IMR_IM5_Pos        (5U)          </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4a214438c764e754fbd43a76cc0fab"> 1854</a></span><span class="preprocessor">#define EXTI_IMR_IM5_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM5_Pos)                     </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5"> 1855</a></span><span class="preprocessor">#define EXTI_IMR_IM5            EXTI_IMR_IM5_Msk                               </span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c82a7f0857b5e5a37e87949af084bc1"> 1856</a></span><span class="preprocessor">#define EXTI_IMR_IM6_Pos        (6U)          </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga539fbfe9cb40d41cb4b720d3800c46d4"> 1857</a></span><span class="preprocessor">#define EXTI_IMR_IM6_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM6_Pos)                     </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3"> 1858</a></span><span class="preprocessor">#define EXTI_IMR_IM6            EXTI_IMR_IM6_Msk                               </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0863aae8a17bb5222e17d58d9072f5"> 1859</a></span><span class="preprocessor">#define EXTI_IMR_IM7_Pos        (7U)          </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33a83e3e5190641bf260d327902be488"> 1860</a></span><span class="preprocessor">#define EXTI_IMR_IM7_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM7_Pos)                     </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4"> 1861</a></span><span class="preprocessor">#define EXTI_IMR_IM7            EXTI_IMR_IM7_Msk                               </span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8541588af012016252cb85de4cb2d26"> 1862</a></span><span class="preprocessor">#define EXTI_IMR_IM8_Pos        (8U)          </span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6aa25dc41517cc29ebf6aa22fe24ea"> 1863</a></span><span class="preprocessor">#define EXTI_IMR_IM8_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM8_Pos)                     </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4"> 1864</a></span><span class="preprocessor">#define EXTI_IMR_IM8            EXTI_IMR_IM8_Msk                               </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016fbd8711f50cb7a0122584de15fb55"> 1865</a></span><span class="preprocessor">#define EXTI_IMR_IM9_Pos        (9U)          </span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf499149b99a60d4159e9788f288bfa2d"> 1866</a></span><span class="preprocessor">#define EXTI_IMR_IM9_Msk        (0x1UL &lt;&lt; EXTI_IMR_IM9_Pos)                     </span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"> 1867</a></span><span class="preprocessor">#define EXTI_IMR_IM9            EXTI_IMR_IM9_Msk                               </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38490b5dc42cb16dea2b5a832d3159e7"> 1868</a></span><span class="preprocessor">#define EXTI_IMR_IM10_Pos       (10U)         </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad130fe44e1a380810374c3baecac8dd7"> 1869</a></span><span class="preprocessor">#define EXTI_IMR_IM10_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM10_Pos)                    </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9"> 1870</a></span><span class="preprocessor">#define EXTI_IMR_IM10           EXTI_IMR_IM10_Msk                              </span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56ea04d4b433d92f3a1218f8d0ff49d1"> 1871</a></span><span class="preprocessor">#define EXTI_IMR_IM11_Pos       (11U)         </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe34c6c5333466ce99f10997f23c5009"> 1872</a></span><span class="preprocessor">#define EXTI_IMR_IM11_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM11_Pos)                    </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0"> 1873</a></span><span class="preprocessor">#define EXTI_IMR_IM11           EXTI_IMR_IM11_Msk                              </span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5bde1f44cab1b9ca138dbb502c7a28d"> 1874</a></span><span class="preprocessor">#define EXTI_IMR_IM12_Pos       (12U)         </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb02ba1d8eb1e43231c6f7703fd9e2cf"> 1875</a></span><span class="preprocessor">#define EXTI_IMR_IM12_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM12_Pos)                    </span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d"> 1876</a></span><span class="preprocessor">#define EXTI_IMR_IM12           EXTI_IMR_IM12_Msk                              </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e5e0d670eaa764712fcc077004b37a"> 1877</a></span><span class="preprocessor">#define EXTI_IMR_IM13_Pos       (13U)         </span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade858a28ad55b4f2d41c630566b86512"> 1878</a></span><span class="preprocessor">#define EXTI_IMR_IM13_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM13_Pos)                    </span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca"> 1879</a></span><span class="preprocessor">#define EXTI_IMR_IM13           EXTI_IMR_IM13_Msk                              </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b769db4fa40804759a9e0d69003f8da"> 1880</a></span><span class="preprocessor">#define EXTI_IMR_IM14_Pos       (14U)         </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7743373c70c45ac197c649f08a2a5b"> 1881</a></span><span class="preprocessor">#define EXTI_IMR_IM14_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM14_Pos)                    </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6"> 1882</a></span><span class="preprocessor">#define EXTI_IMR_IM14           EXTI_IMR_IM14_Msk                              </span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017c2e0fb2114d74421e8ee8af659c22"> 1883</a></span><span class="preprocessor">#define EXTI_IMR_IM15_Pos       (15U)         </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ecb2ac683f9f0301931182f525890f"> 1884</a></span><span class="preprocessor">#define EXTI_IMR_IM15_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM15_Pos)                    </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1"> 1885</a></span><span class="preprocessor">#define EXTI_IMR_IM15           EXTI_IMR_IM15_Msk                              </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac50dbd89dc2413d47a3caf9587d61620"> 1886</a></span><span class="preprocessor">#define EXTI_IMR_IM16_Pos       (16U)         </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58cea469190cb25dbe342ebcb6e9ecf0"> 1887</a></span><span class="preprocessor">#define EXTI_IMR_IM16_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM16_Pos)                    </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398"> 1888</a></span><span class="preprocessor">#define EXTI_IMR_IM16           EXTI_IMR_IM16_Msk                              </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d256000a864f0b9ce0c6f3114e91a61"> 1889</a></span><span class="preprocessor">#define EXTI_IMR_IM17_Pos       (17U)         </span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6171514d0d180b9d4580ffbe8c289726"> 1890</a></span><span class="preprocessor">#define EXTI_IMR_IM17_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM17_Pos)                    </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434"> 1891</a></span><span class="preprocessor">#define EXTI_IMR_IM17           EXTI_IMR_IM17_Msk                              </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72c58b39109a4b5a843199803a1e2f96"> 1892</a></span><span class="preprocessor">#define EXTI_IMR_IM18_Pos       (18U)         </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga251768daa8b1cd692a3ad76b113e029f"> 1893</a></span><span class="preprocessor">#define EXTI_IMR_IM18_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM18_Pos)                    </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745"> 1894</a></span><span class="preprocessor">#define EXTI_IMR_IM18           EXTI_IMR_IM18_Msk                              </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga382af14b50877051a5b7a70d173c497a"> 1895</a></span><span class="preprocessor">#define EXTI_IMR_IM19_Pos       (19U)         </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac636a6b02cc7800e9b44a9e1e615ca70"> 1896</a></span><span class="preprocessor">#define EXTI_IMR_IM19_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM19_Pos)                    </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c"> 1897</a></span><span class="preprocessor">#define EXTI_IMR_IM19           EXTI_IMR_IM19_Msk                              </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658a062c3075f221fefc420b9bd4975b"> 1898</a></span><span class="preprocessor">#define EXTI_IMR_IM20_Pos       (20U)         </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90973bc8d3fd74196eac14a5c42888fb"> 1899</a></span><span class="preprocessor">#define EXTI_IMR_IM20_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM20_Pos)                    </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808"> 1900</a></span><span class="preprocessor">#define EXTI_IMR_IM20           EXTI_IMR_IM20_Msk                              </span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b1f69fa968750101f8324db627d64ad"> 1901</a></span><span class="preprocessor">#define EXTI_IMR_IM21_Pos       (21U)         </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7b79fc150d7f1e8a65dc6fb4b6814d"> 1902</a></span><span class="preprocessor">#define EXTI_IMR_IM21_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM21_Pos)                    </span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca"> 1903</a></span><span class="preprocessor">#define EXTI_IMR_IM21           EXTI_IMR_IM21_Msk                              </span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cf4812d70bd80d53076c21eb4c2252"> 1904</a></span><span class="preprocessor">#define EXTI_IMR_IM22_Pos       (22U)         </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eabed13bb795b0bccd3a239d86d0189"> 1905</a></span><span class="preprocessor">#define EXTI_IMR_IM22_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM22_Pos)                    </span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5"> 1906</a></span><span class="preprocessor">#define EXTI_IMR_IM22           EXTI_IMR_IM22_Msk                              </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad495c6c088412e7e5e66c6780ca1a0be"> 1907</a></span><span class="preprocessor">#define EXTI_IMR_IM23_Pos       (23U)         </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d68b7b290d206282f696ea5ed92af95"> 1908</a></span><span class="preprocessor">#define EXTI_IMR_IM23_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM23_Pos)                    </span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12"> 1909</a></span><span class="preprocessor">#define EXTI_IMR_IM23           EXTI_IMR_IM23_Msk                              </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f751609c44f5842876bb983415a1a28"> 1910</a></span><span class="preprocessor">#define EXTI_IMR_IM24_Pos       (24U)         </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f64170ae407f9d69915619ba83e6f"> 1911</a></span><span class="preprocessor">#define EXTI_IMR_IM24_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM24_Pos)                    </span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb97eaf259ac17b52a8543a03c13299d"> 1912</a></span><span class="preprocessor">#define EXTI_IMR_IM24           EXTI_IMR_IM24_Msk                              </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ae8e6be301590f6d3d113c47c47019"> 1913</a></span><span class="preprocessor">#define EXTI_IMR_IM25_Pos       (25U)         </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb2195d2d62eb7e647ba9cb191761dd"> 1914</a></span><span class="preprocessor">#define EXTI_IMR_IM25_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM25_Pos)                    </span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ba549f00cb724c50e9aa9864080cf4"> 1915</a></span><span class="preprocessor">#define EXTI_IMR_IM25           EXTI_IMR_IM25_Msk                              </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8626f3e6d0cac4a330b81d657ca418bf"> 1916</a></span><span class="preprocessor">#define EXTI_IMR_IM26_Pos       (26U)         </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f453756c486ca01b4db5787604e1fc0"> 1917</a></span><span class="preprocessor">#define EXTI_IMR_IM26_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM26_Pos)                    </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc7b10722c23e7e4283404d849a8bb4"> 1918</a></span><span class="preprocessor">#define EXTI_IMR_IM26           EXTI_IMR_IM26_Msk                              </span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11461ce8480a602f2eb16d7a61710b6"> 1919</a></span><span class="preprocessor">#define EXTI_IMR_IM28_Pos       (28U)         </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ceef0aaf5297ff0de6a7e1be662884d"> 1920</a></span><span class="preprocessor">#define EXTI_IMR_IM28_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM28_Pos)                    </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0dc27c5554f6c5edd7c6d738dab0d49"> 1921</a></span><span class="preprocessor">#define EXTI_IMR_IM28           EXTI_IMR_IM28_Msk                              </span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ed304f8d04a572aaea7f4cd70e91e"> 1922</a></span><span class="preprocessor">#define EXTI_IMR_IM29_Pos       (29U)         </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f13ba69a8440f57404cc8437f1985ea"> 1923</a></span><span class="preprocessor">#define EXTI_IMR_IM29_Msk       (0x1UL &lt;&lt; EXTI_IMR_IM29_Pos)                    </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4bed911df6b73b03f766abd3ccffaae"> 1924</a></span><span class="preprocessor">#define EXTI_IMR_IM29           EXTI_IMR_IM29_Msk                              </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c"> 1926</a></span><span class="preprocessor">#define EXTI_IMR_IM_Pos         (0U)          </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1927</a></span><span class="preprocessor">#define EXTI_IMR_IM_Msk         (0x37FFFFFFUL &lt;&lt; EXTI_IMR_IM_Pos)               </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1928</a></span><span class="preprocessor">#define EXTI_IMR_IM             EXTI_IMR_IM_Msk                                </span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b85436a006b616ec848e54d8aae914"> 1931</a></span><span class="preprocessor">#define EXTI_EMR_EM0_Pos        (0U)          </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1fb434d9c1ae70a7d25855d1b3a2cc"> 1932</a></span><span class="preprocessor">#define EXTI_EMR_EM0_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM0_Pos)                     </span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348"> 1933</a></span><span class="preprocessor">#define EXTI_EMR_EM0            EXTI_EMR_EM0_Msk                               </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc8c16f06df16f8c07e0376151099b2e"> 1934</a></span><span class="preprocessor">#define EXTI_EMR_EM1_Pos        (1U)          </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12df812ebe1ac5b57e55043b80658702"> 1935</a></span><span class="preprocessor">#define EXTI_EMR_EM1_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM1_Pos)                     </span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93"> 1936</a></span><span class="preprocessor">#define EXTI_EMR_EM1            EXTI_EMR_EM1_Msk                               </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe5e9d5ed10dcfab028540c1bd0155b5"> 1937</a></span><span class="preprocessor">#define EXTI_EMR_EM2_Pos        (2U)          </span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afb376ee0ec13faeaa07ea7a734ff2f"> 1938</a></span><span class="preprocessor">#define EXTI_EMR_EM2_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM2_Pos)                     </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168"> 1939</a></span><span class="preprocessor">#define EXTI_EMR_EM2            EXTI_EMR_EM2_Msk                               </span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaa1dc521b215483fc0e4600009aa02"> 1940</a></span><span class="preprocessor">#define EXTI_EMR_EM3_Pos        (3U)          </span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa361b26f255ecb271395a08a371d434b"> 1941</a></span><span class="preprocessor">#define EXTI_EMR_EM3_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM3_Pos)                     </span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344"> 1942</a></span><span class="preprocessor">#define EXTI_EMR_EM3            EXTI_EMR_EM3_Msk                               </span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1f29cd63bf3fb1bd2b7c87407c6fa4"> 1943</a></span><span class="preprocessor">#define EXTI_EMR_EM4_Pos        (4U)          </span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac506edf97ec5915bf1d0e2f93e25fc35"> 1944</a></span><span class="preprocessor">#define EXTI_EMR_EM4_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM4_Pos)                     </span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a"> 1945</a></span><span class="preprocessor">#define EXTI_EMR_EM4            EXTI_EMR_EM4_Msk                               </span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0112fc9c7b4a1c7d2ff3eb7354240a4d"> 1946</a></span><span class="preprocessor">#define EXTI_EMR_EM5_Pos        (5U)          </span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad233bfaffccaf78919239856a40f5a6e"> 1947</a></span><span class="preprocessor">#define EXTI_EMR_EM5_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM5_Pos)                     </span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe"> 1948</a></span><span class="preprocessor">#define EXTI_EMR_EM5            EXTI_EMR_EM5_Msk                               </span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c2a43e7b9411da830a8297427207e7"> 1949</a></span><span class="preprocessor">#define EXTI_EMR_EM6_Pos        (6U)          </span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d03d1058bc07dd5d1d6727618ecd9b0"> 1950</a></span><span class="preprocessor">#define EXTI_EMR_EM6_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM6_Pos)                     </span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8"> 1951</a></span><span class="preprocessor">#define EXTI_EMR_EM6            EXTI_EMR_EM6_Msk                               </span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0e149b97611c81c06d970be0f9b7de"> 1952</a></span><span class="preprocessor">#define EXTI_EMR_EM7_Pos        (7U)          </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450a67cd5b762232af1c6049bf3c5b50"> 1953</a></span><span class="preprocessor">#define EXTI_EMR_EM7_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM7_Pos)                     </span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72"> 1954</a></span><span class="preprocessor">#define EXTI_EMR_EM7            EXTI_EMR_EM7_Msk                               </span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd2760d28941cd85adf33499d6694bc"> 1955</a></span><span class="preprocessor">#define EXTI_EMR_EM8_Pos        (8U)          </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab24e4961436f5c85e89940438484a6d3"> 1956</a></span><span class="preprocessor">#define EXTI_EMR_EM8_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM8_Pos)                     </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991"> 1957</a></span><span class="preprocessor">#define EXTI_EMR_EM8            EXTI_EMR_EM8_Msk                               </span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17399004e6cb2c1fa38d858b51a96ceb"> 1958</a></span><span class="preprocessor">#define EXTI_EMR_EM9_Pos        (9U)          </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d3cc09ad011dce77a04c11b7cdd3fe8"> 1959</a></span><span class="preprocessor">#define EXTI_EMR_EM9_Msk        (0x1UL &lt;&lt; EXTI_EMR_EM9_Pos)                     </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7"> 1960</a></span><span class="preprocessor">#define EXTI_EMR_EM9            EXTI_EMR_EM9_Msk                               </span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe1ce750f11986aa03b84ff4276f898"> 1961</a></span><span class="preprocessor">#define EXTI_EMR_EM10_Pos       (10U)         </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965293cb642bca48ac9e12e73f6e7f28"> 1962</a></span><span class="preprocessor">#define EXTI_EMR_EM10_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM10_Pos)                    </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112"> 1963</a></span><span class="preprocessor">#define EXTI_EMR_EM10           EXTI_EMR_EM10_Msk                              </span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eebdb1420eb684a56abb3a2f1136bf1"> 1964</a></span><span class="preprocessor">#define EXTI_EMR_EM11_Pos       (11U)         </span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga228d6d6032cfdc8f246cc6e886377a27"> 1965</a></span><span class="preprocessor">#define EXTI_EMR_EM11_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM11_Pos)                    </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b"> 1966</a></span><span class="preprocessor">#define EXTI_EMR_EM11           EXTI_EMR_EM11_Msk                              </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d0037b41c68b0e5269ed73f2f177fc"> 1967</a></span><span class="preprocessor">#define EXTI_EMR_EM12_Pos       (12U)         </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga147e2bb03bc2c1508403b62c2494749e"> 1968</a></span><span class="preprocessor">#define EXTI_EMR_EM12_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM12_Pos)                    </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f"> 1969</a></span><span class="preprocessor">#define EXTI_EMR_EM12           EXTI_EMR_EM12_Msk                              </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa23ac5171c11fea6a4093370a59f447e"> 1970</a></span><span class="preprocessor">#define EXTI_EMR_EM13_Pos       (13U)         </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139d9505cb122cfb08256e8a93c6aaa"> 1971</a></span><span class="preprocessor">#define EXTI_EMR_EM13_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM13_Pos)                    </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50"> 1972</a></span><span class="preprocessor">#define EXTI_EMR_EM13           EXTI_EMR_EM13_Msk                              </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4c694558e156123f87f5cb80ac475c"> 1973</a></span><span class="preprocessor">#define EXTI_EMR_EM14_Pos       (14U)         </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046e9ccb4f8030b5174cee5c0cee6206"> 1974</a></span><span class="preprocessor">#define EXTI_EMR_EM14_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM14_Pos)                    </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98"> 1975</a></span><span class="preprocessor">#define EXTI_EMR_EM14           EXTI_EMR_EM14_Msk                              </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f1ce0b879c524f5d6fab9a20eaeeaf"> 1976</a></span><span class="preprocessor">#define EXTI_EMR_EM15_Pos       (15U)         </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805edc438e007127c88811fbeace6de1"> 1977</a></span><span class="preprocessor">#define EXTI_EMR_EM15_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM15_Pos)                    </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83"> 1978</a></span><span class="preprocessor">#define EXTI_EMR_EM15           EXTI_EMR_EM15_Msk                              </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2648c5718c0c134afb7337d22c488190"> 1979</a></span><span class="preprocessor">#define EXTI_EMR_EM16_Pos       (16U)         </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58ece816a7b2ce35728cdb7f74edbe3"> 1980</a></span><span class="preprocessor">#define EXTI_EMR_EM16_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM16_Pos)                    </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c"> 1981</a></span><span class="preprocessor">#define EXTI_EMR_EM16           EXTI_EMR_EM16_Msk                              </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7cde77d626a61084f866d8883cad19b"> 1982</a></span><span class="preprocessor">#define EXTI_EMR_EM17_Pos       (17U)         </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f31ba14d6160659a9b21ea9e8db7518"> 1983</a></span><span class="preprocessor">#define EXTI_EMR_EM17_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM17_Pos)                    </span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e"> 1984</a></span><span class="preprocessor">#define EXTI_EMR_EM17           EXTI_EMR_EM17_Msk                              </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafab50a8232c08134eb763b001754684"> 1985</a></span><span class="preprocessor">#define EXTI_EMR_EM18_Pos       (18U)         </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bcf71fbdec6320213ff3fcf3cbe78c3"> 1986</a></span><span class="preprocessor">#define EXTI_EMR_EM18_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM18_Pos)                    </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb"> 1987</a></span><span class="preprocessor">#define EXTI_EMR_EM18           EXTI_EMR_EM18_Msk                              </span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87209f9914ff7b826ac8657f32ead400"> 1988</a></span><span class="preprocessor">#define EXTI_EMR_EM19_Pos       (19U)         </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e6cd612c23dad9b1a6b9df207c69805"> 1989</a></span><span class="preprocessor">#define EXTI_EMR_EM19_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM19_Pos)                    </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3"> 1990</a></span><span class="preprocessor">#define EXTI_EMR_EM19           EXTI_EMR_EM19_Msk                              </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611656c6e617de4e47ef89e1b4ae2b42"> 1991</a></span><span class="preprocessor">#define EXTI_EMR_EM20_Pos       (20U)         </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43ca64d011a5436352360f1a881b7792"> 1992</a></span><span class="preprocessor">#define EXTI_EMR_EM20_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM20_Pos)                    </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2"> 1993</a></span><span class="preprocessor">#define EXTI_EMR_EM20           EXTI_EMR_EM20_Msk                              </span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1286e1c67b9a3ecbd16697a80c26cb47"> 1994</a></span><span class="preprocessor">#define EXTI_EMR_EM21_Pos       (21U)         </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09e3cd46d3cac25d413923605b6eda4"> 1995</a></span><span class="preprocessor">#define EXTI_EMR_EM21_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM21_Pos)                    </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500"> 1996</a></span><span class="preprocessor">#define EXTI_EMR_EM21           EXTI_EMR_EM21_Msk                              </span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b2d95437d965c8502f48c012bfed3d"> 1997</a></span><span class="preprocessor">#define EXTI_EMR_EM22_Pos       (22U)         </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf598c1527c1015bab4b78a7d1dbfabeb"> 1998</a></span><span class="preprocessor">#define EXTI_EMR_EM22_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM22_Pos)                    </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf"> 1999</a></span><span class="preprocessor">#define EXTI_EMR_EM22           EXTI_EMR_EM22_Msk                              </span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c81ad5725e74401c0d71bac3a7fc5e"> 2000</a></span><span class="preprocessor">#define EXTI_EMR_EM23_Pos       (23U)         </span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556780432e2c74343dfd710b84fdbe77"> 2001</a></span><span class="preprocessor">#define EXTI_EMR_EM23_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM23_Pos)                    </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe"> 2002</a></span><span class="preprocessor">#define EXTI_EMR_EM23           EXTI_EMR_EM23_Msk                              </span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299f04f2bf23af58907bf524a820cb68"> 2003</a></span><span class="preprocessor">#define EXTI_EMR_EM24_Pos       (24U)         </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfec04b9d8ccab80278b77f26245d0e2"> 2004</a></span><span class="preprocessor">#define EXTI_EMR_EM24_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM24_Pos)                    </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b30173725c89d90366dc473b5e41d5"> 2005</a></span><span class="preprocessor">#define EXTI_EMR_EM24           EXTI_EMR_EM24_Msk                              </span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096a3e900eb9b8172ca149c27dff29d5"> 2006</a></span><span class="preprocessor">#define EXTI_EMR_EM25_Pos       (25U)         </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff5ac5038209539778cb80179a3093ec"> 2007</a></span><span class="preprocessor">#define EXTI_EMR_EM25_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM25_Pos)                    </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261313c62cb56c3f35049660a2683ba9"> 2008</a></span><span class="preprocessor">#define EXTI_EMR_EM25           EXTI_EMR_EM25_Msk                              </span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1dc47f8451561414a008bec697b1f93"> 2009</a></span><span class="preprocessor">#define EXTI_EMR_EM26_Pos       (26U)         </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4cef0ee39f150911a19f813fa01c478"> 2010</a></span><span class="preprocessor">#define EXTI_EMR_EM26_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM26_Pos)                    </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935f84867397731b6d88a9d1fbdb71a8"> 2011</a></span><span class="preprocessor">#define EXTI_EMR_EM26           EXTI_EMR_EM26_Msk                              </span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c663fe4d0fe1070a7c6a55da9ae2151"> 2012</a></span><span class="preprocessor">#define EXTI_EMR_EM28_Pos       (28U)         </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa903c043117b17d19ae0574ba8974f10"> 2013</a></span><span class="preprocessor">#define EXTI_EMR_EM28_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM28_Pos)                    </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2e2d5db444515174e5cc8aab36dc302"> 2014</a></span><span class="preprocessor">#define EXTI_EMR_EM28           EXTI_EMR_EM28_Msk                              </span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2a471a9ec77554a7556432a43797e8"> 2015</a></span><span class="preprocessor">#define EXTI_EMR_EM29_Pos       (29U)         </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee407305e45db0f4cc753cbc3fa1768b"> 2016</a></span><span class="preprocessor">#define EXTI_EMR_EM29_Msk       (0x1UL &lt;&lt; EXTI_EMR_EM29_Pos)                    </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f525799451b941d29ade6005357c9dc"> 2017</a></span><span class="preprocessor">#define EXTI_EMR_EM29           EXTI_EMR_EM29_Msk                              </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b7aa6e8269e748debe70d9692873e0d"> 2020</a></span><span class="preprocessor">#define EXTI_RTSR_RT0_Pos       (0U)          </span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2ace49bae9fcdbc8748ee877227ac4e"> 2021</a></span><span class="preprocessor">#define EXTI_RTSR_RT0_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT0_Pos)                    </span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2"> 2022</a></span><span class="preprocessor">#define EXTI_RTSR_RT0           EXTI_RTSR_RT0_Msk                              </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae887f101b52d28f96bb96534c5c387f8"> 2023</a></span><span class="preprocessor">#define EXTI_RTSR_RT1_Pos       (1U)          </span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae167430fa30e7265d08c8cfe1549c6cc"> 2024</a></span><span class="preprocessor">#define EXTI_RTSR_RT1_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT1_Pos)                    </span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6"> 2025</a></span><span class="preprocessor">#define EXTI_RTSR_RT1           EXTI_RTSR_RT1_Msk                              </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b7cb10c651548f04048eaa3e1e67025"> 2026</a></span><span class="preprocessor">#define EXTI_RTSR_RT2_Pos       (2U)          </span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a60faa037d96698276a96ed21f19a2c"> 2027</a></span><span class="preprocessor">#define EXTI_RTSR_RT2_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT2_Pos)                    </span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b"> 2028</a></span><span class="preprocessor">#define EXTI_RTSR_RT2           EXTI_RTSR_RT2_Msk                              </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0401b2521d035375b14a98595ce6a9"> 2029</a></span><span class="preprocessor">#define EXTI_RTSR_RT3_Pos       (3U)          </span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f870019a2ea3731639d6ffb419216"> 2030</a></span><span class="preprocessor">#define EXTI_RTSR_RT3_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT3_Pos)                    </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae"> 2031</a></span><span class="preprocessor">#define EXTI_RTSR_RT3           EXTI_RTSR_RT3_Msk                              </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga696ec42ad6198ff4208f6ca6acb7e85a"> 2032</a></span><span class="preprocessor">#define EXTI_RTSR_RT4_Pos       (4U)          </span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2cd60cd7d9e95cc5e991e48c744c5e5"> 2033</a></span><span class="preprocessor">#define EXTI_RTSR_RT4_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT4_Pos)                    </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824"> 2034</a></span><span class="preprocessor">#define EXTI_RTSR_RT4           EXTI_RTSR_RT4_Msk                              </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8504b02898d1876b028c01a65b6a20"> 2035</a></span><span class="preprocessor">#define EXTI_RTSR_RT5_Pos       (5U)          </span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b35fd5835a9d5fdb0da60d1b65222a"> 2036</a></span><span class="preprocessor">#define EXTI_RTSR_RT5_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT5_Pos)                    </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256"> 2037</a></span><span class="preprocessor">#define EXTI_RTSR_RT5           EXTI_RTSR_RT5_Msk                              </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5487584cafbb44d838f1799ceea6c41a"> 2038</a></span><span class="preprocessor">#define EXTI_RTSR_RT6_Pos       (6U)          </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6668a7eb863813b06387386880e2280f"> 2039</a></span><span class="preprocessor">#define EXTI_RTSR_RT6_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT6_Pos)                    </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9"> 2040</a></span><span class="preprocessor">#define EXTI_RTSR_RT6           EXTI_RTSR_RT6_Msk                              </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67aec9ed4511cdc63e72b459d9fd2a2"> 2041</a></span><span class="preprocessor">#define EXTI_RTSR_RT7_Pos       (7U)          </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42ab49cb737bc2e744e72206a931031b"> 2042</a></span><span class="preprocessor">#define EXTI_RTSR_RT7_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT7_Pos)                    </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac"> 2043</a></span><span class="preprocessor">#define EXTI_RTSR_RT7           EXTI_RTSR_RT7_Msk                              </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9345e6b9cd9862973d54dae01cd54ac2"> 2044</a></span><span class="preprocessor">#define EXTI_RTSR_RT8_Pos       (8U)          </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92a2c173ed66e3170b82b7e2c09f2230"> 2045</a></span><span class="preprocessor">#define EXTI_RTSR_RT8_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT8_Pos)                    </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3"> 2046</a></span><span class="preprocessor">#define EXTI_RTSR_RT8           EXTI_RTSR_RT8_Msk                              </span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4364a5f46d46cc4badf5355b97acec"> 2047</a></span><span class="preprocessor">#define EXTI_RTSR_RT9_Pos       (9U)          </span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10bef27d234295fa950cd4de236cd15a"> 2048</a></span><span class="preprocessor">#define EXTI_RTSR_RT9_Msk       (0x1UL &lt;&lt; EXTI_RTSR_RT9_Pos)                    </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68"> 2049</a></span><span class="preprocessor">#define EXTI_RTSR_RT9           EXTI_RTSR_RT9_Msk                              </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb9c873043ee4f8535d28a233cfb8a3"> 2050</a></span><span class="preprocessor">#define EXTI_RTSR_RT10_Pos      (10U)         </span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa3faef234a23b01ebe7b1222429002"> 2051</a></span><span class="preprocessor">#define EXTI_RTSR_RT10_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT10_Pos)                   </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91"> 2052</a></span><span class="preprocessor">#define EXTI_RTSR_RT10          EXTI_RTSR_RT10_Msk                             </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63adbecfad2c7f181ae0117cc14ea5c6"> 2053</a></span><span class="preprocessor">#define EXTI_RTSR_RT11_Pos      (11U)         </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6376d2328a64e97e0b3d3f3d1199a8da"> 2054</a></span><span class="preprocessor">#define EXTI_RTSR_RT11_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT11_Pos)                   </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5"> 2055</a></span><span class="preprocessor">#define EXTI_RTSR_RT11          EXTI_RTSR_RT11_Msk                             </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1ed0137551dae507f9d4bc2b83b2712"> 2056</a></span><span class="preprocessor">#define EXTI_RTSR_RT12_Pos      (12U)         </span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c3453a7e4a62de7b985fcc4cecd0c92"> 2057</a></span><span class="preprocessor">#define EXTI_RTSR_RT12_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT12_Pos)                   </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0"> 2058</a></span><span class="preprocessor">#define EXTI_RTSR_RT12          EXTI_RTSR_RT12_Msk                             </span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9de6fa4fa65db29ff314d79df5f296b"> 2059</a></span><span class="preprocessor">#define EXTI_RTSR_RT13_Pos      (13U)         </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59144ee0b1156be2e7c991d0089cbb71"> 2060</a></span><span class="preprocessor">#define EXTI_RTSR_RT13_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT13_Pos)                   </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642"> 2061</a></span><span class="preprocessor">#define EXTI_RTSR_RT13          EXTI_RTSR_RT13_Msk                             </span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa74e203f7a534b2244fa6e0023b86c"> 2062</a></span><span class="preprocessor">#define EXTI_RTSR_RT14_Pos      (14U)         </span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0733b8672c58e87d20b69cbc6a514743"> 2063</a></span><span class="preprocessor">#define EXTI_RTSR_RT14_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT14_Pos)                   </span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f"> 2064</a></span><span class="preprocessor">#define EXTI_RTSR_RT14          EXTI_RTSR_RT14_Msk                             </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga092a7b6169a85559b944c7c0a2096d7a"> 2065</a></span><span class="preprocessor">#define EXTI_RTSR_RT15_Pos      (15U)         </span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6415a05173473b7e58bbee2871446d76"> 2066</a></span><span class="preprocessor">#define EXTI_RTSR_RT15_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT15_Pos)                   </span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf"> 2067</a></span><span class="preprocessor">#define EXTI_RTSR_RT15          EXTI_RTSR_RT15_Msk                             </span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217716c5b3dd8b23538a0664048d0aa2"> 2068</a></span><span class="preprocessor">#define EXTI_RTSR_RT16_Pos      (16U)         </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga189dbe6e3c2d8c02ff601e38c66791e2"> 2069</a></span><span class="preprocessor">#define EXTI_RTSR_RT16_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT16_Pos)                   </span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df"> 2070</a></span><span class="preprocessor">#define EXTI_RTSR_RT16          EXTI_RTSR_RT16_Msk                             </span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd0dc1455f548a72c7febabd4df8d97"> 2071</a></span><span class="preprocessor">#define EXTI_RTSR_RT17_Pos      (17U)         </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e30a175fd78ed82acbeb6a7ddaa3fb"> 2072</a></span><span class="preprocessor">#define EXTI_RTSR_RT17_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT17_Pos)                   </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8"> 2073</a></span><span class="preprocessor">#define EXTI_RTSR_RT17          EXTI_RTSR_RT17_Msk                             </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9bbedf569c26ce34321208c4ca5a407"> 2074</a></span><span class="preprocessor">#define EXTI_RTSR_RT19_Pos      (19U)         </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cd25255f75af4aee44a0cd87dea2f"> 2075</a></span><span class="preprocessor">#define EXTI_RTSR_RT19_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT19_Pos)                   </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0"> 2076</a></span><span class="preprocessor">#define EXTI_RTSR_RT19          EXTI_RTSR_RT19_Msk                             </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffa5307d440057ff1948329894654c3"> 2077</a></span><span class="preprocessor">#define EXTI_RTSR_RT20_Pos      (20U)         </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b47d9d8751b46fd9a0132b240d5d61"> 2078</a></span><span class="preprocessor">#define EXTI_RTSR_RT20_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT20_Pos)                   </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3"> 2079</a></span><span class="preprocessor">#define EXTI_RTSR_RT20          EXTI_RTSR_RT20_Msk                             </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fb0869feb9e3d3d79974acc18add13"> 2080</a></span><span class="preprocessor">#define EXTI_RTSR_RT21_Pos      (21U)         </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a75255317499f996a4f9f200035e1ce"> 2081</a></span><span class="preprocessor">#define EXTI_RTSR_RT21_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT21_Pos)                   </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee"> 2082</a></span><span class="preprocessor">#define EXTI_RTSR_RT21          EXTI_RTSR_RT21_Msk                             </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2859e60761f621a02a8dd3eceb094fc0"> 2083</a></span><span class="preprocessor">#define EXTI_RTSR_RT22_Pos      (22U)         </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5a2b6f22ba65cba0f8bc71374f8d0d"> 2084</a></span><span class="preprocessor">#define EXTI_RTSR_RT22_Msk      (0x1UL &lt;&lt; EXTI_RTSR_RT22_Pos)                   </span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6"> 2085</a></span><span class="preprocessor">#define EXTI_RTSR_RT22          EXTI_RTSR_RT22_Msk                             </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2088</a></span><span class="preprocessor">#define EXTI_RTSR_TR0                       EXTI_RTSR_RT0</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2089</a></span><span class="preprocessor">#define EXTI_RTSR_TR1                       EXTI_RTSR_RT1</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2090</a></span><span class="preprocessor">#define EXTI_RTSR_TR2                       EXTI_RTSR_RT2</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2091</a></span><span class="preprocessor">#define EXTI_RTSR_TR3                       EXTI_RTSR_RT3</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2092</a></span><span class="preprocessor">#define EXTI_RTSR_TR4                       EXTI_RTSR_RT4</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2093</a></span><span class="preprocessor">#define EXTI_RTSR_TR5                       EXTI_RTSR_RT5</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2094</a></span><span class="preprocessor">#define EXTI_RTSR_TR6                       EXTI_RTSR_RT6</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2095</a></span><span class="preprocessor">#define EXTI_RTSR_TR7                       EXTI_RTSR_RT7</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2096</a></span><span class="preprocessor">#define EXTI_RTSR_TR8                       EXTI_RTSR_RT8</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2097</a></span><span class="preprocessor">#define EXTI_RTSR_TR9                       EXTI_RTSR_RT9</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2098</a></span><span class="preprocessor">#define EXTI_RTSR_TR10                      EXTI_RTSR_RT10</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2099</a></span><span class="preprocessor">#define EXTI_RTSR_TR11                      EXTI_RTSR_RT11</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2100</a></span><span class="preprocessor">#define EXTI_RTSR_TR12                      EXTI_RTSR_RT12</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2101</a></span><span class="preprocessor">#define EXTI_RTSR_TR13                      EXTI_RTSR_RT13</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2102</a></span><span class="preprocessor">#define EXTI_RTSR_TR14                      EXTI_RTSR_RT14</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2103</a></span><span class="preprocessor">#define EXTI_RTSR_TR15                      EXTI_RTSR_RT15</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2104</a></span><span class="preprocessor">#define EXTI_RTSR_TR16                      EXTI_RTSR_RT16</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2105</a></span><span class="preprocessor">#define EXTI_RTSR_TR17                      EXTI_RTSR_RT17</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2106</a></span><span class="preprocessor">#define EXTI_RTSR_TR19                      EXTI_RTSR_RT19</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 2107</a></span><span class="preprocessor">#define EXTI_RTSR_TR20                      EXTI_RTSR_RT20</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2108</a></span><span class="preprocessor">#define EXTI_RTSR_TR21                      EXTI_RTSR_RT21</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2109</a></span><span class="preprocessor">#define EXTI_RTSR_TR22                      EXTI_RTSR_RT22</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span> </div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dcf4d40624296f2bf1a28abd178894"> 2112</a></span><span class="preprocessor">#define EXTI_FTSR_FT0_Pos       (0U)          </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48af22d85707ef9b1f5637826f5bceb0"> 2113</a></span><span class="preprocessor">#define EXTI_FTSR_FT0_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT0_Pos)                    </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507"> 2114</a></span><span class="preprocessor">#define EXTI_FTSR_FT0           EXTI_FTSR_FT0_Msk                              </span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d72b7e76fe344539df5553192a17b75"> 2115</a></span><span class="preprocessor">#define EXTI_FTSR_FT1_Pos       (1U)          </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e19f60a941f923338d66b120aae79b7"> 2116</a></span><span class="preprocessor">#define EXTI_FTSR_FT1_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT1_Pos)                    </span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762"> 2117</a></span><span class="preprocessor">#define EXTI_FTSR_FT1           EXTI_FTSR_FT1_Msk                              </span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cad91159196dae8d7ad04e757170e4f"> 2118</a></span><span class="preprocessor">#define EXTI_FTSR_FT2_Pos       (2U)          </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bcf06762c7c3a25ed5b9e157e61e0d"> 2119</a></span><span class="preprocessor">#define EXTI_FTSR_FT2_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT2_Pos)                    </span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd"> 2120</a></span><span class="preprocessor">#define EXTI_FTSR_FT2           EXTI_FTSR_FT2_Msk                              </span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3867168e6539ba409c018e3feebcdc2"> 2121</a></span><span class="preprocessor">#define EXTI_FTSR_FT3_Pos       (3U)          </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78de55df5e0f9f7b8a056b3d5b1c88d"> 2122</a></span><span class="preprocessor">#define EXTI_FTSR_FT3_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT3_Pos)                    </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84"> 2123</a></span><span class="preprocessor">#define EXTI_FTSR_FT3           EXTI_FTSR_FT3_Msk                              </span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7ca959acbef034ecfa793b2cc9230"> 2124</a></span><span class="preprocessor">#define EXTI_FTSR_FT4_Pos       (4U)          </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9189098ff0714ac82f0c49b858e6e712"> 2125</a></span><span class="preprocessor">#define EXTI_FTSR_FT4_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT4_Pos)                    </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789"> 2126</a></span><span class="preprocessor">#define EXTI_FTSR_FT4           EXTI_FTSR_FT4_Msk                              </span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga909ef1688c04d374efb0ff201a58ba06"> 2127</a></span><span class="preprocessor">#define EXTI_FTSR_FT5_Pos       (5U)          </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga189222818311277089842a38da4ae603"> 2128</a></span><span class="preprocessor">#define EXTI_FTSR_FT5_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT5_Pos)                    </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe"> 2129</a></span><span class="preprocessor">#define EXTI_FTSR_FT5           EXTI_FTSR_FT5_Msk                              </span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7c8fee4a89f6dd1f2a93227d3e1773"> 2130</a></span><span class="preprocessor">#define EXTI_FTSR_FT6_Pos       (6U)          </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a4265366491820132dfc59e6a7c5d5"> 2131</a></span><span class="preprocessor">#define EXTI_FTSR_FT6_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT6_Pos)                    </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3"> 2132</a></span><span class="preprocessor">#define EXTI_FTSR_FT6           EXTI_FTSR_FT6_Msk                              </span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae77ded42090053a1ae6cf64b1277d2"> 2133</a></span><span class="preprocessor">#define EXTI_FTSR_FT7_Pos       (7U)          </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9e6180f91744653f0dd8b0add044a1"> 2134</a></span><span class="preprocessor">#define EXTI_FTSR_FT7_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT7_Pos)                    </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801"> 2135</a></span><span class="preprocessor">#define EXTI_FTSR_FT7           EXTI_FTSR_FT7_Msk                              </span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac844037bcee647ddaff1b3e76646ea78"> 2136</a></span><span class="preprocessor">#define EXTI_FTSR_FT8_Pos       (8U)          </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a6b1cff0f34aea46af9929182f60e"> 2137</a></span><span class="preprocessor">#define EXTI_FTSR_FT8_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT8_Pos)                    </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756"> 2138</a></span><span class="preprocessor">#define EXTI_FTSR_FT8           EXTI_FTSR_FT8_Msk                              </span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f11e05c3b8a11f0fcbf615ef1f9943"> 2139</a></span><span class="preprocessor">#define EXTI_FTSR_FT9_Pos       (9U)          </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18313907b6e8665cb8827577946155f1"> 2140</a></span><span class="preprocessor">#define EXTI_FTSR_FT9_Msk       (0x1UL &lt;&lt; EXTI_FTSR_FT9_Pos)                    </span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7"> 2141</a></span><span class="preprocessor">#define EXTI_FTSR_FT9           EXTI_FTSR_FT9_Msk                              </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae95cc1bf3c1b6539015ccf39d00b45d0"> 2142</a></span><span class="preprocessor">#define EXTI_FTSR_FT10_Pos      (10U)         </span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38fc3d9322c1756ab578932c9caeaf0d"> 2143</a></span><span class="preprocessor">#define EXTI_FTSR_FT10_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT10_Pos)                   </span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6"> 2144</a></span><span class="preprocessor">#define EXTI_FTSR_FT10          EXTI_FTSR_FT10_Msk                             </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f073daa3ffbe9355ba1f275739c971"> 2145</a></span><span class="preprocessor">#define EXTI_FTSR_FT11_Pos      (11U)         </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a1d2940fc52b0a3a61ae68f1bdd9c67"> 2146</a></span><span class="preprocessor">#define EXTI_FTSR_FT11_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT11_Pos)                   </span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4"> 2147</a></span><span class="preprocessor">#define EXTI_FTSR_FT11          EXTI_FTSR_FT11_Msk                             </span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa4fc496f53431ec55937d362ef3e1e0"> 2148</a></span><span class="preprocessor">#define EXTI_FTSR_FT12_Pos      (12U)         </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5923dddc7f62d9e44d010e7d08315202"> 2149</a></span><span class="preprocessor">#define EXTI_FTSR_FT12_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT12_Pos)                   </span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6"> 2150</a></span><span class="preprocessor">#define EXTI_FTSR_FT12          EXTI_FTSR_FT12_Msk                             </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5815bb002316cb95fa2519b7e2a4b094"> 2151</a></span><span class="preprocessor">#define EXTI_FTSR_FT13_Pos      (13U)         </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423ffce4d2452cc1e70c476bba44c0f6"> 2152</a></span><span class="preprocessor">#define EXTI_FTSR_FT13_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT13_Pos)                   </span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb"> 2153</a></span><span class="preprocessor">#define EXTI_FTSR_FT13          EXTI_FTSR_FT13_Msk                             </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273ed1cf779c1397cf9e06ba55e754e0"> 2154</a></span><span class="preprocessor">#define EXTI_FTSR_FT14_Pos      (14U)         </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803a1cc18edde6eacc2268cd5b4aedb2"> 2155</a></span><span class="preprocessor">#define EXTI_FTSR_FT14_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT14_Pos)                   </span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35"> 2156</a></span><span class="preprocessor">#define EXTI_FTSR_FT14          EXTI_FTSR_FT14_Msk                             </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2745395a86f7b40b0497277ef6ffa5"> 2157</a></span><span class="preprocessor">#define EXTI_FTSR_FT15_Pos      (15U)         </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8be512897232c04e51de60612ee43881"> 2158</a></span><span class="preprocessor">#define EXTI_FTSR_FT15_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT15_Pos)                   </span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53"> 2159</a></span><span class="preprocessor">#define EXTI_FTSR_FT15          EXTI_FTSR_FT15_Msk                             </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bdbbabae5eb6debc31ec68d56645b3"> 2160</a></span><span class="preprocessor">#define EXTI_FTSR_FT16_Pos      (16U)         </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7de049f0163c70003f1713ce29f2804"> 2161</a></span><span class="preprocessor">#define EXTI_FTSR_FT16_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT16_Pos)                   </span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613"> 2162</a></span><span class="preprocessor">#define EXTI_FTSR_FT16          EXTI_FTSR_FT16_Msk                             </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274ef8358657f6826568ab3dfeefe134"> 2163</a></span><span class="preprocessor">#define EXTI_FTSR_FT17_Pos      (17U)         </span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a20748e751ddce92b87feb53add3e4"> 2164</a></span><span class="preprocessor">#define EXTI_FTSR_FT17_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT17_Pos)                   </span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811"> 2165</a></span><span class="preprocessor">#define EXTI_FTSR_FT17          EXTI_FTSR_FT17_Msk                             </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a835b0d426ca72412090b88770279e"> 2166</a></span><span class="preprocessor">#define EXTI_FTSR_FT19_Pos      (19U)         </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e6e1d8fb131bfb4731b65c11f3b87"> 2167</a></span><span class="preprocessor">#define EXTI_FTSR_FT19_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT19_Pos)                   </span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce"> 2168</a></span><span class="preprocessor">#define EXTI_FTSR_FT19          EXTI_FTSR_FT19_Msk                             </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8793aa419405b2dda91f6b9802d6d2ca"> 2169</a></span><span class="preprocessor">#define EXTI_FTSR_FT20_Pos      (20U)         </span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565d86c2ed4c482862faa82c7c9fbf98"> 2170</a></span><span class="preprocessor">#define EXTI_FTSR_FT20_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT20_Pos)                   </span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991"> 2171</a></span><span class="preprocessor">#define EXTI_FTSR_FT20          EXTI_FTSR_FT20_Msk                             </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190ca0737a165dc6d60b29f5b8d44e3"> 2172</a></span><span class="preprocessor">#define EXTI_FTSR_FT21_Pos      (21U)         </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db2332b4a703369409634381504fe02"> 2173</a></span><span class="preprocessor">#define EXTI_FTSR_FT21_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT21_Pos)                   </span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75"> 2174</a></span><span class="preprocessor">#define EXTI_FTSR_FT21          EXTI_FTSR_FT21_Msk                             </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87324d4e38eb1410c54b2d9a8c106a95"> 2175</a></span><span class="preprocessor">#define EXTI_FTSR_FT22_Pos      (22U)         </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35124dc0bc791355077af1b9e06795"> 2176</a></span><span class="preprocessor">#define EXTI_FTSR_FT22_Msk      (0x1UL &lt;&lt; EXTI_FTSR_FT22_Pos)                   </span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d"> 2177</a></span><span class="preprocessor">#define EXTI_FTSR_FT22          EXTI_FTSR_FT22_Msk                             </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2180</a></span><span class="preprocessor">#define EXTI_FTSR_TR0                       EXTI_FTSR_FT0</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2181</a></span><span class="preprocessor">#define EXTI_FTSR_TR1                       EXTI_FTSR_FT1</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2182</a></span><span class="preprocessor">#define EXTI_FTSR_TR2                       EXTI_FTSR_FT2</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2183</a></span><span class="preprocessor">#define EXTI_FTSR_TR3                       EXTI_FTSR_FT3</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2184</a></span><span class="preprocessor">#define EXTI_FTSR_TR4                       EXTI_FTSR_FT4</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2185</a></span><span class="preprocessor">#define EXTI_FTSR_TR5                       EXTI_FTSR_FT5</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2186</a></span><span class="preprocessor">#define EXTI_FTSR_TR6                       EXTI_FTSR_FT6</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2187</a></span><span class="preprocessor">#define EXTI_FTSR_TR7                       EXTI_FTSR_FT7</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2188</a></span><span class="preprocessor">#define EXTI_FTSR_TR8                       EXTI_FTSR_FT8</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2189</a></span><span class="preprocessor">#define EXTI_FTSR_TR9                       EXTI_FTSR_FT9</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2190</a></span><span class="preprocessor">#define EXTI_FTSR_TR10                      EXTI_FTSR_FT10</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2191</a></span><span class="preprocessor">#define EXTI_FTSR_TR11                      EXTI_FTSR_FT11</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2192</a></span><span class="preprocessor">#define EXTI_FTSR_TR12                      EXTI_FTSR_FT12</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2193</a></span><span class="preprocessor">#define EXTI_FTSR_TR13                      EXTI_FTSR_FT13</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2194</a></span><span class="preprocessor">#define EXTI_FTSR_TR14                      EXTI_FTSR_FT14</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2195</a></span><span class="preprocessor">#define EXTI_FTSR_TR15                      EXTI_FTSR_FT15</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2196</a></span><span class="preprocessor">#define EXTI_FTSR_TR16                      EXTI_FTSR_FT16</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2197</a></span><span class="preprocessor">#define EXTI_FTSR_TR17                      EXTI_FTSR_FT17</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2198</a></span><span class="preprocessor">#define EXTI_FTSR_TR19                      EXTI_FTSR_FT19</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 2199</a></span><span class="preprocessor">#define EXTI_FTSR_TR20                      EXTI_FTSR_FT20</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2200</a></span><span class="preprocessor">#define EXTI_FTSR_TR21                      EXTI_FTSR_FT21</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2201</a></span><span class="preprocessor">#define EXTI_FTSR_TR22                      EXTI_FTSR_FT22</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54347c2215420b5c80498171b8621157"> 2204</a></span><span class="preprocessor">#define EXTI_SWIER_SWI0_Pos     (0U)          </span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dd5c70026cccf2c5a0f2ec056faddb"> 2205</a></span><span class="preprocessor">#define EXTI_SWIER_SWI0_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI0_Pos)                  </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e"> 2206</a></span><span class="preprocessor">#define EXTI_SWIER_SWI0         EXTI_SWIER_SWI0_Msk                            </span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83163aa32b6bd2ca084976f14c22da92"> 2207</a></span><span class="preprocessor">#define EXTI_SWIER_SWI1_Pos     (1U)          </span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738ed0cd1fb86434b03f9e035a6d63da"> 2208</a></span><span class="preprocessor">#define EXTI_SWIER_SWI1_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI1_Pos)                  </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8"> 2209</a></span><span class="preprocessor">#define EXTI_SWIER_SWI1         EXTI_SWIER_SWI1_Msk                            </span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31bbdc39e91514e937a92b9c4771f2b6"> 2210</a></span><span class="preprocessor">#define EXTI_SWIER_SWI2_Pos     (2U)          </span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad15f918c465eaac90d1a29d7b4f1b9ad"> 2211</a></span><span class="preprocessor">#define EXTI_SWIER_SWI2_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI2_Pos)                  </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45"> 2212</a></span><span class="preprocessor">#define EXTI_SWIER_SWI2         EXTI_SWIER_SWI2_Msk                            </span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79e065b94191f6637c41b7b848c71f6"> 2213</a></span><span class="preprocessor">#define EXTI_SWIER_SWI3_Pos     (3U)          </span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cde163a97cc7515be66dd8f06446a4"> 2214</a></span><span class="preprocessor">#define EXTI_SWIER_SWI3_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI3_Pos)                  </span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752"> 2215</a></span><span class="preprocessor">#define EXTI_SWIER_SWI3         EXTI_SWIER_SWI3_Msk                            </span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b95d3b803c7d945c48c1a04756950"> 2216</a></span><span class="preprocessor">#define EXTI_SWIER_SWI4_Pos     (4U)          </span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca637f0b6cce1e791a451c1ea3892c50"> 2217</a></span><span class="preprocessor">#define EXTI_SWIER_SWI4_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI4_Pos)                  </span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b"> 2218</a></span><span class="preprocessor">#define EXTI_SWIER_SWI4         EXTI_SWIER_SWI4_Msk                            </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec97b49caf156cd349cb2bfb723ab59"> 2219</a></span><span class="preprocessor">#define EXTI_SWIER_SWI5_Pos     (5U)          </span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9d91da24408bb6e3a27643697b19a6"> 2220</a></span><span class="preprocessor">#define EXTI_SWIER_SWI5_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI5_Pos)                  </span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302"> 2221</a></span><span class="preprocessor">#define EXTI_SWIER_SWI5         EXTI_SWIER_SWI5_Msk                            </span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac646d47afdcff4456057f6c5a9959337"> 2222</a></span><span class="preprocessor">#define EXTI_SWIER_SWI6_Pos     (6U)          </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cab36a21a3ea5afd7681e4f3dbc03eb"> 2223</a></span><span class="preprocessor">#define EXTI_SWIER_SWI6_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI6_Pos)                  </span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89"> 2224</a></span><span class="preprocessor">#define EXTI_SWIER_SWI6         EXTI_SWIER_SWI6_Msk                            </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c8386bf16c252f8426b8c0a411f4c0"> 2225</a></span><span class="preprocessor">#define EXTI_SWIER_SWI7_Pos     (7U)          </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b3e7c1878b1fb5de65f912a3c11946"> 2226</a></span><span class="preprocessor">#define EXTI_SWIER_SWI7_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI7_Pos)                  </span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d"> 2227</a></span><span class="preprocessor">#define EXTI_SWIER_SWI7         EXTI_SWIER_SWI7_Msk                            </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537b0d62b40d668a74c31f5075f38833"> 2228</a></span><span class="preprocessor">#define EXTI_SWIER_SWI8_Pos     (8U)          </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafed5d2f05e102fd8eac05f2a2dee4df4"> 2229</a></span><span class="preprocessor">#define EXTI_SWIER_SWI8_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI8_Pos)                  </span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2"> 2230</a></span><span class="preprocessor">#define EXTI_SWIER_SWI8         EXTI_SWIER_SWI8_Msk                            </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddca451446f04c54196fe32dd8ee3a6"> 2231</a></span><span class="preprocessor">#define EXTI_SWIER_SWI9_Pos     (9U)          </span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff8fea187cf6fb1bd1bcec0877d66be"> 2232</a></span><span class="preprocessor">#define EXTI_SWIER_SWI9_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWI9_Pos)                  </span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a"> 2233</a></span><span class="preprocessor">#define EXTI_SWIER_SWI9         EXTI_SWIER_SWI9_Msk                            </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9002646a1897bce37aa6030d7eb85d7"> 2234</a></span><span class="preprocessor">#define EXTI_SWIER_SWI10_Pos    (10U)         </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60b3744415c7e2913c7c407dd54d43"> 2235</a></span><span class="preprocessor">#define EXTI_SWIER_SWI10_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI10_Pos)                 </span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd"> 2236</a></span><span class="preprocessor">#define EXTI_SWIER_SWI10        EXTI_SWIER_SWI10_Msk                           </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc97083a7590e887d886a22f025c3842"> 2237</a></span><span class="preprocessor">#define EXTI_SWIER_SWI11_Pos    (11U)         </span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa53543009ffea489e300460b42770a3e"> 2238</a></span><span class="preprocessor">#define EXTI_SWIER_SWI11_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI11_Pos)                 </span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1"> 2239</a></span><span class="preprocessor">#define EXTI_SWIER_SWI11        EXTI_SWIER_SWI11_Msk                           </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c42f1fc06a8bf64d0e25670a801ccc5"> 2240</a></span><span class="preprocessor">#define EXTI_SWIER_SWI12_Pos    (12U)         </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8568310e2d0ae0831d5a0b90578f724c"> 2241</a></span><span class="preprocessor">#define EXTI_SWIER_SWI12_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI12_Pos)                 </span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003"> 2242</a></span><span class="preprocessor">#define EXTI_SWIER_SWI12        EXTI_SWIER_SWI12_Msk                           </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ddd1c43f9f59b1f83aeff9e9f1c8f2"> 2243</a></span><span class="preprocessor">#define EXTI_SWIER_SWI13_Pos    (13U)         </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a06da8257172e73bfdc56da0293b19d"> 2244</a></span><span class="preprocessor">#define EXTI_SWIER_SWI13_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI13_Pos)                 </span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137"> 2245</a></span><span class="preprocessor">#define EXTI_SWIER_SWI13        EXTI_SWIER_SWI13_Msk                           </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3463acf7c439f453e4d22bc12b85c52b"> 2246</a></span><span class="preprocessor">#define EXTI_SWIER_SWI14_Pos    (14U)         </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dbf111f599895c865fd26df9d698da3"> 2247</a></span><span class="preprocessor">#define EXTI_SWIER_SWI14_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI14_Pos)                 </span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac"> 2248</a></span><span class="preprocessor">#define EXTI_SWIER_SWI14        EXTI_SWIER_SWI14_Msk                           </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f6faa08719b7e3f9fa20dbd369d18e1"> 2249</a></span><span class="preprocessor">#define EXTI_SWIER_SWI15_Pos    (15U)         </span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab295036379ecb9c611ece436277c8a82"> 2250</a></span><span class="preprocessor">#define EXTI_SWIER_SWI15_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI15_Pos)                 </span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00"> 2251</a></span><span class="preprocessor">#define EXTI_SWIER_SWI15        EXTI_SWIER_SWI15_Msk                           </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1f5c6a6e821d78250e7121db0c4bd4"> 2252</a></span><span class="preprocessor">#define EXTI_SWIER_SWI16_Pos    (16U)         </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63dae0515ce629640bbf0a002e0c886e"> 2253</a></span><span class="preprocessor">#define EXTI_SWIER_SWI16_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI16_Pos)                 </span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036"> 2254</a></span><span class="preprocessor">#define EXTI_SWIER_SWI16        EXTI_SWIER_SWI16_Msk                           </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae30def313f3f4198eef3badcbab78b80"> 2255</a></span><span class="preprocessor">#define EXTI_SWIER_SWI17_Pos    (17U)         </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d35b3dc2d30f184d7ce324a2ddf52b"> 2256</a></span><span class="preprocessor">#define EXTI_SWIER_SWI17_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI17_Pos)                 </span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1"> 2257</a></span><span class="preprocessor">#define EXTI_SWIER_SWI17        EXTI_SWIER_SWI17_Msk                           </span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64abce127eec0685ad9c79dd64d70e29"> 2258</a></span><span class="preprocessor">#define EXTI_SWIER_SWI19_Pos    (19U)         </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44bbba8e0e7046cb39270f9a718e64f"> 2259</a></span><span class="preprocessor">#define EXTI_SWIER_SWI19_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI19_Pos)                 </span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82"> 2260</a></span><span class="preprocessor">#define EXTI_SWIER_SWI19        EXTI_SWIER_SWI19_Msk                           </span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13ecd58423501be2c88ddbc5ff2e5204"> 2261</a></span><span class="preprocessor">#define EXTI_SWIER_SWI20_Pos    (20U)         </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc035c662dcfe44e1e15d2b912d4e531"> 2262</a></span><span class="preprocessor">#define EXTI_SWIER_SWI20_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI20_Pos)                 </span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a"> 2263</a></span><span class="preprocessor">#define EXTI_SWIER_SWI20        EXTI_SWIER_SWI20_Msk                           </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad351e2f5cd9f15082096be1a802141d8"> 2264</a></span><span class="preprocessor">#define EXTI_SWIER_SWI21_Pos    (21U)         </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga968d012c66389bcaf70d6ff8f5b81fec"> 2265</a></span><span class="preprocessor">#define EXTI_SWIER_SWI21_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI21_Pos)                 </span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112"> 2266</a></span><span class="preprocessor">#define EXTI_SWIER_SWI21        EXTI_SWIER_SWI21_Msk                           </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d1d91482022c439290b0772eef9d2"> 2267</a></span><span class="preprocessor">#define EXTI_SWIER_SWI22_Pos    (22U)         </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1ef14fe51a0dadaf5545f0e761e91c"> 2268</a></span><span class="preprocessor">#define EXTI_SWIER_SWI22_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWI22_Pos)                 </span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47"> 2269</a></span><span class="preprocessor">#define EXTI_SWIER_SWI22        EXTI_SWIER_SWI22_Msk                           </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2272</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWI0</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2273</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWI1</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2274</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWI2</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2275</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWI3</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2276</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWI4</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2277</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWI5</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2278</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWI6</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2279</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWI7</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2280</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWI8</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2281</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWI9</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2282</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWI10</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2283</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWI11</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2284</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWI12</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2285</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWI13</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2286</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWI14</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2287</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWI15</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2288</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWI16</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2289</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWI17</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2290</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER19                  EXTI_SWIER_SWI19</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 2291</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER20                  EXTI_SWIER_SWI20</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2292</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER21                  EXTI_SWIER_SWI21</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2293</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER22                  EXTI_SWIER_SWI22</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span> </div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fcc9a8ee42c68657efde2fea78663ef"> 2296</a></span><span class="preprocessor">#define EXTI_PR_PIF0_Pos        (0U)          </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee3fc8a61411fc357747b2528ad15af"> 2297</a></span><span class="preprocessor">#define EXTI_PR_PIF0_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF0_Pos)                     </span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5"> 2298</a></span><span class="preprocessor">#define EXTI_PR_PIF0            EXTI_PR_PIF0_Msk                               </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c6f893e5eb4918b0811fa12814836a"> 2299</a></span><span class="preprocessor">#define EXTI_PR_PIF1_Pos        (1U)          </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41575ab19b1dba9689b01df4f4dcf322"> 2300</a></span><span class="preprocessor">#define EXTI_PR_PIF1_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF1_Pos)                     </span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1"> 2301</a></span><span class="preprocessor">#define EXTI_PR_PIF1            EXTI_PR_PIF1_Msk                               </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b90463b29b8dde03ee73db74f6ca37e"> 2302</a></span><span class="preprocessor">#define EXTI_PR_PIF2_Pos        (2U)          </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dcfe53212fcd253dc1ee02867cb4c8f"> 2303</a></span><span class="preprocessor">#define EXTI_PR_PIF2_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF2_Pos)                     </span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719"> 2304</a></span><span class="preprocessor">#define EXTI_PR_PIF2            EXTI_PR_PIF2_Msk                               </span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36577d3467f5fd3dc5f860eb1fe2c8fb"> 2305</a></span><span class="preprocessor">#define EXTI_PR_PIF3_Pos        (3U)          </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga999f5059bd2c023b85499b3692acdd39"> 2306</a></span><span class="preprocessor">#define EXTI_PR_PIF3_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF3_Pos)                     </span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5"> 2307</a></span><span class="preprocessor">#define EXTI_PR_PIF3            EXTI_PR_PIF3_Msk                               </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f881e8105f126833738a6489a4fa06"> 2308</a></span><span class="preprocessor">#define EXTI_PR_PIF4_Pos        (4U)          </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac8af2b3a97fe4985e4c98f03153a311"> 2309</a></span><span class="preprocessor">#define EXTI_PR_PIF4_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF4_Pos)                     </span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1"> 2310</a></span><span class="preprocessor">#define EXTI_PR_PIF4            EXTI_PR_PIF4_Msk                               </span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31abe3e799d3149b3148c576257568e2"> 2311</a></span><span class="preprocessor">#define EXTI_PR_PIF5_Pos        (5U)          </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09d8c8a2580885d11a80ec531c8a171"> 2312</a></span><span class="preprocessor">#define EXTI_PR_PIF5_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF5_Pos)                     </span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853"> 2313</a></span><span class="preprocessor">#define EXTI_PR_PIF5            EXTI_PR_PIF5_Msk                               </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab30f6b22e02924533f2f729c6e306649"> 2314</a></span><span class="preprocessor">#define EXTI_PR_PIF6_Pos        (6U)          </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02df8c12dc290501544b64fecf438fcd"> 2315</a></span><span class="preprocessor">#define EXTI_PR_PIF6_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF6_Pos)                     </span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722"> 2316</a></span><span class="preprocessor">#define EXTI_PR_PIF6            EXTI_PR_PIF6_Msk                               </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6f4cbe154a0b7433dc3af65360701d"> 2317</a></span><span class="preprocessor">#define EXTI_PR_PIF7_Pos        (7U)          </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858ee699c84441a1cdb1fd4135a23794"> 2318</a></span><span class="preprocessor">#define EXTI_PR_PIF7_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF7_Pos)                     </span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b"> 2319</a></span><span class="preprocessor">#define EXTI_PR_PIF7            EXTI_PR_PIF7_Msk                               </span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf149e3768633548f78d92d20eb99acbd"> 2320</a></span><span class="preprocessor">#define EXTI_PR_PIF8_Pos        (8U)          </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae019d8a2759ee268073250831f18955e"> 2321</a></span><span class="preprocessor">#define EXTI_PR_PIF8_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF8_Pos)                     </span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316"> 2322</a></span><span class="preprocessor">#define EXTI_PR_PIF8            EXTI_PR_PIF8_Msk                               </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac931e3c10c719155a7aeb08abd2d755c"> 2323</a></span><span class="preprocessor">#define EXTI_PR_PIF9_Pos        (9U)          </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd368219b442a5d6803422bad2a2e982"> 2324</a></span><span class="preprocessor">#define EXTI_PR_PIF9_Msk        (0x1UL &lt;&lt; EXTI_PR_PIF9_Pos)                     </span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0"> 2325</a></span><span class="preprocessor">#define EXTI_PR_PIF9            EXTI_PR_PIF9_Msk                               </span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff32af2168ef375384dc53cc2cb1a984"> 2326</a></span><span class="preprocessor">#define EXTI_PR_PIF10_Pos       (10U)         </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885e8003bec24f30636db1d5a2a5ae48"> 2327</a></span><span class="preprocessor">#define EXTI_PR_PIF10_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF10_Pos)                    </span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150"> 2328</a></span><span class="preprocessor">#define EXTI_PR_PIF10           EXTI_PR_PIF10_Msk                              </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1136b56cb26118a47692f060f41ece3"> 2329</a></span><span class="preprocessor">#define EXTI_PR_PIF11_Pos       (11U)         </span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfe8e00d3f3ef4f8ca269efce28dbf08"> 2330</a></span><span class="preprocessor">#define EXTI_PR_PIF11_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF11_Pos)                    </span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392"> 2331</a></span><span class="preprocessor">#define EXTI_PR_PIF11           EXTI_PR_PIF11_Msk                              </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ceaf7e2c2ab0e57174016e07ea9805"> 2332</a></span><span class="preprocessor">#define EXTI_PR_PIF12_Pos       (12U)         </span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbaf6cfbe542f4c6c1f630afe1029d14"> 2333</a></span><span class="preprocessor">#define EXTI_PR_PIF12_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF12_Pos)                    </span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc"> 2334</a></span><span class="preprocessor">#define EXTI_PR_PIF12           EXTI_PR_PIF12_Msk                              </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a8be5b825267e90b6c76c14cb20022"> 2335</a></span><span class="preprocessor">#define EXTI_PR_PIF13_Pos       (13U)         </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150386d49cf1e7354bbf644486db0ab6"> 2336</a></span><span class="preprocessor">#define EXTI_PR_PIF13_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF13_Pos)                    </span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50"> 2337</a></span><span class="preprocessor">#define EXTI_PR_PIF13           EXTI_PR_PIF13_Msk                              </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a63479e23dba19cf8b563f9e6cf68a5"> 2338</a></span><span class="preprocessor">#define EXTI_PR_PIF14_Pos       (14U)         </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac17511643ba1064eb406f073aa23a1fd"> 2339</a></span><span class="preprocessor">#define EXTI_PR_PIF14_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF14_Pos)                    </span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04"> 2340</a></span><span class="preprocessor">#define EXTI_PR_PIF14           EXTI_PR_PIF14_Msk                              </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2c6359b7b126ce9820bd961893cf38"> 2341</a></span><span class="preprocessor">#define EXTI_PR_PIF15_Pos       (15U)         </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e9cb90b36d7d77fdc1406a1b63f4c9"> 2342</a></span><span class="preprocessor">#define EXTI_PR_PIF15_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF15_Pos)                    </span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb"> 2343</a></span><span class="preprocessor">#define EXTI_PR_PIF15           EXTI_PR_PIF15_Msk                              </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd3c1d31387e98e0f86c5c596694951"> 2344</a></span><span class="preprocessor">#define EXTI_PR_PIF16_Pos       (16U)         </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551ba90c8d908c523548b9fbda1ed3d7"> 2345</a></span><span class="preprocessor">#define EXTI_PR_PIF16_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF16_Pos)                    </span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193"> 2346</a></span><span class="preprocessor">#define EXTI_PR_PIF16           EXTI_PR_PIF16_Msk                              </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd53668f67fef8d59022594c8113b6"> 2347</a></span><span class="preprocessor">#define EXTI_PR_PIF17_Pos       (17U)         </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfa08c8888d3362597f92339149e883"> 2348</a></span><span class="preprocessor">#define EXTI_PR_PIF17_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF17_Pos)                    </span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580"> 2349</a></span><span class="preprocessor">#define EXTI_PR_PIF17           EXTI_PR_PIF17_Msk                              </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613f13348794d0551409cc8bb2dbb81d"> 2350</a></span><span class="preprocessor">#define EXTI_PR_PIF19_Pos       (19U)         </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada21f50e1ec4db2b7ba17282741eed9f"> 2351</a></span><span class="preprocessor">#define EXTI_PR_PIF19_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF19_Pos)                    </span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de"> 2352</a></span><span class="preprocessor">#define EXTI_PR_PIF19           EXTI_PR_PIF19_Msk                              </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa94136d6fc5c60996c4455c24965b94c"> 2353</a></span><span class="preprocessor">#define EXTI_PR_PIF20_Pos       (20U)         </span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf39692d337b0c49536b4f967718343"> 2354</a></span><span class="preprocessor">#define EXTI_PR_PIF20_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF20_Pos)                    </span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364"> 2355</a></span><span class="preprocessor">#define EXTI_PR_PIF20           EXTI_PR_PIF20_Msk                              </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2a53e780c91a21e5453838a1fde7af"> 2356</a></span><span class="preprocessor">#define EXTI_PR_PIF21_Pos       (21U)         </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28089e17a47abeb5b1ac70c990f618b7"> 2357</a></span><span class="preprocessor">#define EXTI_PR_PIF21_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF21_Pos)                    </span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790"> 2358</a></span><span class="preprocessor">#define EXTI_PR_PIF21           EXTI_PR_PIF21_Msk                              </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c52530246f98fd8ccb5b661e5862ae"> 2359</a></span><span class="preprocessor">#define EXTI_PR_PIF22_Pos       (22U)         </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6cb5d903ea1c121ca9cb54fb4570df"> 2360</a></span><span class="preprocessor">#define EXTI_PR_PIF22_Msk       (0x1UL &lt;&lt; EXTI_PR_PIF22_Pos)                    </span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3"> 2361</a></span><span class="preprocessor">#define EXTI_PR_PIF22           EXTI_PR_PIF22_Msk                              </span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2364</a></span><span class="preprocessor">#define EXTI_PR_PR0                         EXTI_PR_PIF0</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2365</a></span><span class="preprocessor">#define EXTI_PR_PR1                         EXTI_PR_PIF1</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2366</a></span><span class="preprocessor">#define EXTI_PR_PR2                         EXTI_PR_PIF2</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2367</a></span><span class="preprocessor">#define EXTI_PR_PR3                         EXTI_PR_PIF3</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2368</a></span><span class="preprocessor">#define EXTI_PR_PR4                         EXTI_PR_PIF4</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2369</a></span><span class="preprocessor">#define EXTI_PR_PR5                         EXTI_PR_PIF5</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2370</a></span><span class="preprocessor">#define EXTI_PR_PR6                         EXTI_PR_PIF6</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2371</a></span><span class="preprocessor">#define EXTI_PR_PR7                         EXTI_PR_PIF7</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2372</a></span><span class="preprocessor">#define EXTI_PR_PR8                         EXTI_PR_PIF8</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2373</a></span><span class="preprocessor">#define EXTI_PR_PR9                         EXTI_PR_PIF9</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2374</a></span><span class="preprocessor">#define EXTI_PR_PR10                        EXTI_PR_PIF10</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2375</a></span><span class="preprocessor">#define EXTI_PR_PR11                        EXTI_PR_PIF11</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2376</a></span><span class="preprocessor">#define EXTI_PR_PR12                        EXTI_PR_PIF12</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2377</a></span><span class="preprocessor">#define EXTI_PR_PR13                        EXTI_PR_PIF13</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2378</a></span><span class="preprocessor">#define EXTI_PR_PR14                        EXTI_PR_PIF14</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2379</a></span><span class="preprocessor">#define EXTI_PR_PR15                        EXTI_PR_PIF15</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2380</a></span><span class="preprocessor">#define EXTI_PR_PR16                        EXTI_PR_PIF16</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2381</a></span><span class="preprocessor">#define EXTI_PR_PR17                        EXTI_PR_PIF17</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2382</a></span><span class="preprocessor">#define EXTI_PR_PR19                        EXTI_PR_PIF19</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 2383</a></span><span class="preprocessor">#define EXTI_PR_PR20                        EXTI_PR_PIF20</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 2384</a></span><span class="preprocessor">#define EXTI_PR_PR21                        EXTI_PR_PIF21</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 2385</a></span><span class="preprocessor">#define EXTI_PR_PR22                        EXTI_PR_PIF22</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span> </div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4"> 2394</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos        (0U)     </span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2395</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk        (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)           </span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 2396</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY            FLASH_ACR_LATENCY_Msk                     </span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b"> 2397</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos         (1U)     </span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 2398</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk         (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)            </span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0"> 2399</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN             FLASH_ACR_PRFTEN_Msk                      </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90"> 2400</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Pos       (3U)     </span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8"> 2401</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD_Msk       (0x1UL &lt;&lt; FLASH_ACR_SLEEP_PD_Pos)          </span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4"> 2402</a></span><span class="preprocessor">#define FLASH_ACR_SLEEP_PD           FLASH_ACR_SLEEP_PD_Msk                    </span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891"> 2403</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Pos         (4U)     </span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1"> 2404</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD_Msk         (0x1UL &lt;&lt; FLASH_ACR_RUN_PD_Pos)            </span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda"> 2405</a></span><span class="preprocessor">#define FLASH_ACR_RUN_PD             FLASH_ACR_RUN_PD_Msk                      </span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4f5652bbc4f2e7e3a9d2d7fae0f1d4"> 2406</a></span><span class="preprocessor">#define FLASH_ACR_DISAB_BUF_Pos      (5U)     </span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d028b6592be0472f3d62f4c48df4063"> 2407</a></span><span class="preprocessor">#define FLASH_ACR_DISAB_BUF_Msk      (0x1UL &lt;&lt; FLASH_ACR_DISAB_BUF_Pos)         </span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43891031589cb77273ba72e0b589aa69"> 2408</a></span><span class="preprocessor">#define FLASH_ACR_DISAB_BUF          FLASH_ACR_DISAB_BUF_Msk                   </span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87dad1a069cc6373cbd3c383af2b4d70"> 2409</a></span><span class="preprocessor">#define FLASH_ACR_PRE_READ_Pos       (6U)     </span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bcea8091d24d63186cdefe33cc1c91a"> 2410</a></span><span class="preprocessor">#define FLASH_ACR_PRE_READ_Msk       (0x1UL &lt;&lt; FLASH_ACR_PRE_READ_Pos)          </span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0571102ad659511fe6741de852ade420"> 2411</a></span><span class="preprocessor">#define FLASH_ACR_PRE_READ           FLASH_ACR_PRE_READ_Msk                    </span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">/*******************  Bit definition for FLASH_PECR register  ******************/</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a08adb2f03654d45bbb4d68fed9986"> 2414</a></span><span class="preprocessor">#define FLASH_PECR_PELOCK_Pos        (0U)     </span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582"> 2415</a></span><span class="preprocessor">#define FLASH_PECR_PELOCK_Msk        (0x1UL &lt;&lt; FLASH_PECR_PELOCK_Pos)           </span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128"> 2416</a></span><span class="preprocessor">#define FLASH_PECR_PELOCK            FLASH_PECR_PELOCK_Msk                     </span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13675cc770214d5e80181fd9c36a379"> 2417</a></span><span class="preprocessor">#define FLASH_PECR_PRGLOCK_Pos       (1U)     </span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836"> 2418</a></span><span class="preprocessor">#define FLASH_PECR_PRGLOCK_Msk       (0x1UL &lt;&lt; FLASH_PECR_PRGLOCK_Pos)          </span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a"> 2419</a></span><span class="preprocessor">#define FLASH_PECR_PRGLOCK           FLASH_PECR_PRGLOCK_Msk                    </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef5dc418c8f39bb67090f67bf62a3c6"> 2420</a></span><span class="preprocessor">#define FLASH_PECR_OPTLOCK_Pos       (2U)     </span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210"> 2421</a></span><span class="preprocessor">#define FLASH_PECR_OPTLOCK_Msk       (0x1UL &lt;&lt; FLASH_PECR_OPTLOCK_Pos)          </span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b"> 2422</a></span><span class="preprocessor">#define FLASH_PECR_OPTLOCK           FLASH_PECR_OPTLOCK_Msk                    </span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed73c344864ad61acae37af26507d60"> 2423</a></span><span class="preprocessor">#define FLASH_PECR_PROG_Pos          (3U)     </span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249"> 2424</a></span><span class="preprocessor">#define FLASH_PECR_PROG_Msk          (0x1UL &lt;&lt; FLASH_PECR_PROG_Pos)             </span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b"> 2425</a></span><span class="preprocessor">#define FLASH_PECR_PROG              FLASH_PECR_PROG_Msk                       </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace44ce66e74342ca777fda04f72ddcac"> 2426</a></span><span class="preprocessor">#define FLASH_PECR_DATA_Pos          (4U)     </span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379"> 2427</a></span><span class="preprocessor">#define FLASH_PECR_DATA_Msk          (0x1UL &lt;&lt; FLASH_PECR_DATA_Pos)             </span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130"> 2428</a></span><span class="preprocessor">#define FLASH_PECR_DATA              FLASH_PECR_DATA_Msk                       </span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70238958397c64fe56fccfadedad35f4"> 2429</a></span><span class="preprocessor">#define FLASH_PECR_FIX_Pos           (8U)     </span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80fabaaf0874223f434883a5541bcb86"> 2430</a></span><span class="preprocessor">#define FLASH_PECR_FIX_Msk           (0x1UL &lt;&lt; FLASH_PECR_FIX_Pos)              </span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87abdd41a01a4b2ad28728fd1ba10d10"> 2431</a></span><span class="preprocessor">#define FLASH_PECR_FIX               FLASH_PECR_FIX_Msk                        </span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a10c9268223e7dba34e8af0f06155db"> 2432</a></span><span class="preprocessor">#define FLASH_PECR_ERASE_Pos         (9U)     </span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638"> 2433</a></span><span class="preprocessor">#define FLASH_PECR_ERASE_Msk         (0x1UL &lt;&lt; FLASH_PECR_ERASE_Pos)            </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e"> 2434</a></span><span class="preprocessor">#define FLASH_PECR_ERASE             FLASH_PECR_ERASE_Msk                      </span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1cb2205308e50e3fc06673cfa81910"> 2435</a></span><span class="preprocessor">#define FLASH_PECR_FPRG_Pos          (10U)    </span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd"> 2436</a></span><span class="preprocessor">#define FLASH_PECR_FPRG_Msk          (0x1UL &lt;&lt; FLASH_PECR_FPRG_Pos)             </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383"> 2437</a></span><span class="preprocessor">#define FLASH_PECR_FPRG              FLASH_PECR_FPRG_Msk                       </span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a175040655ba130ea996d9609faa7f"> 2438</a></span><span class="preprocessor">#define FLASH_PECR_PARALLBANK_Pos    (15U)    </span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680"> 2439</a></span><span class="preprocessor">#define FLASH_PECR_PARALLBANK_Msk    (0x1UL &lt;&lt; FLASH_PECR_PARALLBANK_Pos)       </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257"> 2440</a></span><span class="preprocessor">#define FLASH_PECR_PARALLBANK        FLASH_PECR_PARALLBANK_Msk                 </span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe34733590712433cdc4457c430e71c6"> 2441</a></span><span class="preprocessor">#define FLASH_PECR_EOPIE_Pos         (16U)    </span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb"> 2442</a></span><span class="preprocessor">#define FLASH_PECR_EOPIE_Msk         (0x1UL &lt;&lt; FLASH_PECR_EOPIE_Pos)            </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2"> 2443</a></span><span class="preprocessor">#define FLASH_PECR_EOPIE             FLASH_PECR_EOPIE_Msk                      </span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7f27d377b721151abd3403096630857"> 2444</a></span><span class="preprocessor">#define FLASH_PECR_ERRIE_Pos         (17U)    </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020"> 2445</a></span><span class="preprocessor">#define FLASH_PECR_ERRIE_Msk         (0x1UL &lt;&lt; FLASH_PECR_ERRIE_Pos)            </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1"> 2446</a></span><span class="preprocessor">#define FLASH_PECR_ERRIE             FLASH_PECR_ERRIE_Msk                      </span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af00a47ebf1f2a5c99e8fcfc8941c9e"> 2447</a></span><span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Pos    (18U)    </span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06"> 2448</a></span><span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH_Msk    (0x1UL &lt;&lt; FLASH_PECR_OBL_LAUNCH_Pos)       </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b"> 2449</a></span><span class="preprocessor">#define FLASH_PECR_OBL_LAUNCH        FLASH_PECR_OBL_LAUNCH_Msk                 </span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ba526481b386f11d1299016f697f3e"> 2450</a></span><span class="preprocessor">#define FLASH_PECR_HALF_ARRAY_Pos    (19U)    </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d3651dcb3fcfd74953a44f8b44152b"> 2451</a></span><span class="preprocessor">#define FLASH_PECR_HALF_ARRAY_Msk    (0x1UL &lt;&lt; FLASH_PECR_HALF_ARRAY_Pos)       </span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga589cb6fab2f06cc9a5c55fa6dfbebe5a"> 2452</a></span><span class="preprocessor">#define FLASH_PECR_HALF_ARRAY        FLASH_PECR_HALF_ARRAY_Msk                 </span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31c242ff52e52813dcf0df453f80b8d"> 2453</a></span><span class="preprocessor">#define FLASH_PECR_NZDISABLE_Pos     (22U)    </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c3b5c4569291258f0a32789f7428d3"> 2454</a></span><span class="preprocessor">#define FLASH_PECR_NZDISABLE_Msk     (0x1UL &lt;&lt; FLASH_PECR_NZDISABLE_Pos)        </span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364de6d3006558e44a4bb29e6f65d30e"> 2455</a></span><span class="preprocessor">#define FLASH_PECR_NZDISABLE         FLASH_PECR_NZDISABLE_Msk                  </span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/******************  Bit definition for FLASH_PDKEYR register  ******************/</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95583566d8627df9f26f2712bca7712a"> 2458</a></span><span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Pos      (0U)     </span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de"> 2459</a></span><span class="preprocessor">#define FLASH_PDKEYR_PDKEYR_Msk      (0xFFFFFFFFUL &lt;&lt; FLASH_PDKEYR_PDKEYR_Pos)  </span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff"> 2460</a></span><span class="preprocessor">#define FLASH_PDKEYR_PDKEYR          FLASH_PDKEYR_PDKEYR_Msk                   </span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">/******************  Bit definition for FLASH_PEKEYR register  ******************/</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663c294e4d9e99248715ab3feb7d0ae6"> 2463</a></span><span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Pos      (0U)     </span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079"> 2464</a></span><span class="preprocessor">#define FLASH_PEKEYR_PEKEYR_Msk      (0xFFFFFFFFUL &lt;&lt; FLASH_PEKEYR_PEKEYR_Pos)  </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd"> 2465</a></span><span class="preprocessor">#define FLASH_PEKEYR_PEKEYR          FLASH_PEKEYR_PEKEYR_Msk                   </span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">/******************  Bit definition for FLASH_PRGKEYR register  ******************/</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36269c3ff5e93f29b9ab0fed371858a5"> 2468</a></span><span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Pos    (0U)     </span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112"> 2469</a></span><span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR_Msk    (0xFFFFFFFFUL &lt;&lt; FLASH_PRGKEYR_PRGKEYR_Pos) </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e"> 2470</a></span><span class="preprocessor">#define FLASH_PRGKEYR_PRGKEYR        FLASH_PRGKEYR_PRGKEYR_Msk                 </span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment">/******************  Bit definition for FLASH_OPTKEYR register  ******************/</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64748d2e0929700cbc6bf0ae619e72c4"> 2473</a></span><span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos    (0U)     </span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 2474</a></span><span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk    (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 2475</a></span><span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR        FLASH_OPTKEYR_OPTKEYR_Msk                 </span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0"> 2478</a></span><span class="preprocessor">#define FLASH_SR_BSY_Pos             (0U)     </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2479</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk             (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)                </span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 2480</a></span><span class="preprocessor">#define FLASH_SR_BSY                 FLASH_SR_BSY_Msk                          </span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1"> 2481</a></span><span class="preprocessor">#define FLASH_SR_EOP_Pos             (1U)     </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2482</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk             (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)                </span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 2483</a></span><span class="preprocessor">#define FLASH_SR_EOP                 FLASH_SR_EOP_Msk                          </span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab205d87e0f1f4578584e82c1bb503103"> 2484</a></span><span class="preprocessor">#define FLASH_SR_HVOFF_Pos           (2U)     </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac68fd1fb3a417b2e65939c50f1aecde3"> 2485</a></span><span class="preprocessor">#define FLASH_SR_HVOFF_Msk           (0x1UL &lt;&lt; FLASH_SR_HVOFF_Pos)              </span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1b9800a45b1587eb27e3be8292c6ae"> 2486</a></span><span class="preprocessor">#define FLASH_SR_HVOFF               FLASH_SR_HVOFF_Msk                        </span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebf995148905ca009fc9512ae35551"> 2487</a></span><span class="preprocessor">#define FLASH_SR_READY_Pos           (3U)     </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5"> 2488</a></span><span class="preprocessor">#define FLASH_SR_READY_Msk           (0x1UL &lt;&lt; FLASH_SR_READY_Pos)              </span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f"> 2489</a></span><span class="preprocessor">#define FLASH_SR_READY               FLASH_SR_READY_Msk                        </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80"> 2491</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos          (8U)     </span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2492</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk          (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)             </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 2493</a></span><span class="preprocessor">#define FLASH_SR_WRPERR              FLASH_SR_WRPERR_Msk                       </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f"> 2494</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos          (9U)     </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2495</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk          (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)             </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0"> 2496</a></span><span class="preprocessor">#define FLASH_SR_PGAERR              FLASH_SR_PGAERR_Msk                       </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5"> 2497</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Pos          (10U)    </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7"> 2498</a></span><span class="preprocessor">#define FLASH_SR_SIZERR_Msk          (0x1UL &lt;&lt; FLASH_SR_SIZERR_Pos)             </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387"> 2499</a></span><span class="preprocessor">#define FLASH_SR_SIZERR              FLASH_SR_SIZERR_Msk                       </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484"> 2500</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Pos         (11U)    </span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7"> 2501</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR_Msk         (0x1UL &lt;&lt; FLASH_SR_OPTVERR_Pos)            </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d"> 2502</a></span><span class="preprocessor">#define FLASH_SR_OPTVERR             FLASH_SR_OPTVERR_Msk                      </span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7"> 2503</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Pos           (13U)    </span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 2504</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk           (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)              </span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01"> 2505</a></span><span class="preprocessor">#define FLASH_SR_RDERR               FLASH_SR_RDERR_Msk                        </span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773f46a980a873e4acae70a02891b4a3"> 2506</a></span><span class="preprocessor">#define FLASH_SR_NOTZEROERR_Pos      (16U)    </span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015bb93ae24a448cf20d2fac6292cc78"> 2507</a></span><span class="preprocessor">#define FLASH_SR_NOTZEROERR_Msk      (0x1UL &lt;&lt; FLASH_SR_NOTZEROERR_Pos)         </span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb33b088a5143b8fdedcc4ecd53cbce"> 2508</a></span><span class="preprocessor">#define FLASH_SR_NOTZEROERR          FLASH_SR_NOTZEROERR_Msk                   </span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c9a0afd684dd14967a8e335c5ae696e"> 2509</a></span><span class="preprocessor">#define FLASH_SR_FWWERR_Pos          (17U)    </span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede8aefdca32d657c61322ba885ebb59"> 2510</a></span><span class="preprocessor">#define FLASH_SR_FWWERR_Msk          (0x1UL &lt;&lt; FLASH_SR_FWWERR_Pos)             </span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94d78cb4f0a0b5a3d8c2349f161dc23"> 2511</a></span><span class="preprocessor">#define FLASH_SR_FWWERR              FLASH_SR_FWWERR_Msk                       </span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f5d1d612b9f17b59ffa2ef9a0f95b1b"> 2514</a></span><span class="preprocessor">#define FLASH_SR_FWWER                      FLASH_SR_FWWERR</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a"> 2515</a></span><span class="preprocessor">#define FLASH_SR_ENHV                       FLASH_SR_HVOFF</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade09361da52e9b32f204c29b9127ccef"> 2516</a></span><span class="preprocessor">#define FLASH_SR_ENDHV                      FLASH_SR_HVOFF</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span> </div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment">/******************  Bit definition for FLASH_OPTR register  *******************/</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d55fa4f26d12a94de022559ccfb0b"> 2519</a></span><span class="preprocessor">#define FLASH_OPTR_RDPROT_Pos        (0U)     </span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c54dadb4f3054a1b910287ca3fb1e1c"> 2520</a></span><span class="preprocessor">#define FLASH_OPTR_RDPROT_Msk        (0xFFUL &lt;&lt; FLASH_OPTR_RDPROT_Pos)          </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b5d3caa368d3ae3b1c949d8911347c"> 2521</a></span><span class="preprocessor">#define FLASH_OPTR_RDPROT            FLASH_OPTR_RDPROT_Msk                     </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27782689ab6b93a18b79cb3e9713b0b9"> 2522</a></span><span class="preprocessor">#define FLASH_OPTR_WPRMOD_Pos        (8U)     </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dba78371dead04e8a6e71f316e53b55"> 2523</a></span><span class="preprocessor">#define FLASH_OPTR_WPRMOD_Msk        (0x1UL &lt;&lt; FLASH_OPTR_WPRMOD_Pos)           </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75f1295d0835aa25d5d1f5cfc1761508"> 2524</a></span><span class="preprocessor">#define FLASH_OPTR_WPRMOD            FLASH_OPTR_WPRMOD_Msk                     </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bdd84a314467e93f9127d8011ff7109"> 2525</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Pos       (16U)    </span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1bf0815f5a0ac875792a80d00d6b728"> 2526</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV_Msk       (0xFUL &lt;&lt; FLASH_OPTR_BOR_LEV_Pos)          </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a47af57fca3d6e4ec02ce1501c51860"> 2527</a></span><span class="preprocessor">#define FLASH_OPTR_BOR_LEV           FLASH_OPTR_BOR_LEV_Msk                    </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1"> 2528</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Pos       (20U)    </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696"> 2529</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW_Msk       (0x1UL &lt;&lt; FLASH_OPTR_IWDG_SW_Pos)          </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c393c989958d4839a5085f93e9611dd"> 2530</a></span><span class="preprocessor">#define FLASH_OPTR_IWDG_SW           FLASH_OPTR_IWDG_SW_Msk                    </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca"> 2531</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Pos     (21U)    </span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330"> 2532</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP_Msk     (0x1UL &lt;&lt; FLASH_OPTR_nRST_STOP_Pos)        </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a"> 2533</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STOP         FLASH_OPTR_nRST_STOP_Msk                  </span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9"> 2534</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Pos    (22U)    </span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87"> 2535</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY_Msk    (0x1UL &lt;&lt; FLASH_OPTR_nRST_STDBY_Pos)       </span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f"> 2536</a></span><span class="preprocessor">#define FLASH_OPTR_nRST_STDBY        FLASH_OPTR_nRST_STDBY_Msk                 </span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa81fc9f4f6037b27be91ce52ece9f00"> 2537</a></span><span class="preprocessor">#define FLASH_OPTR_BFB2_Pos          (23U)    </span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3cf5c49bb2fac95de4638b92cdeb1a"> 2538</a></span><span class="preprocessor">#define FLASH_OPTR_BFB2_Msk          (0x1UL &lt;&lt; FLASH_OPTR_BFB2_Pos)             </span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad87813ee000af262a343915927fbb422"> 2539</a></span><span class="preprocessor">#define FLASH_OPTR_BFB2              FLASH_OPTR_BFB2_Msk                       </span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab166de6192c4129991a1a36f0667c8"> 2540</a></span><span class="preprocessor">#define FLASH_OPTR_USER_Pos          (20U)    </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0663e223d0cb395e5933f4edf69adc"> 2541</a></span><span class="preprocessor">#define FLASH_OPTR_USER_Msk          (0x7UL &lt;&lt; FLASH_OPTR_USER_Pos)             </span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fad7200d32b6c0836816cc19e0b4561"> 2542</a></span><span class="preprocessor">#define FLASH_OPTR_USER              FLASH_OPTR_USER_Msk                       </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8255eea429763fc20e3d3f836b5536"> 2543</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT1_Pos         (31U)    </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4617251d75c563232fa437a3080d599"> 2544</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT1_Msk         (0x1UL &lt;&lt; FLASH_OPTR_BOOT1_Pos)            </span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb47551810f75cfbfadc4c63d0441893"> 2545</a></span><span class="preprocessor">#define FLASH_OPTR_BOOT1             FLASH_OPTR_BOOT1_Msk                      </span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cba593e56feed77b6c08f544fd327b"> 2548</a></span><span class="preprocessor">#define FLASH_WRPR_WRP_Pos           (0U)     </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2"> 2549</a></span><span class="preprocessor">#define FLASH_WRPR_WRP_Msk           (0xFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos)           </span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 2550</a></span><span class="preprocessor">#define FLASH_WRPR_WRP               FLASH_WRPR_WRP_Msk                        </span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f"> 2558</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos            (0U)  </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953"> 2559</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33"> 2560</a></span><span class="preprocessor">#define GPIO_MODER_MODE0                GPIO_MODER_MODE0_Msk                   </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16"> 2561</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_0              (0x1UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc"> 2562</a></span><span class="preprocessor">#define GPIO_MODER_MODE0_1              (0x2UL &lt;&lt; GPIO_MODER_MODE0_Pos)         </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8"> 2563</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos            (2U)  </span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f"> 2564</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb"> 2565</a></span><span class="preprocessor">#define GPIO_MODER_MODE1                GPIO_MODER_MODE1_Msk                   </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95"> 2566</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_0              (0x1UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9"> 2567</a></span><span class="preprocessor">#define GPIO_MODER_MODE1_1              (0x2UL &lt;&lt; GPIO_MODER_MODE1_Pos)         </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f"> 2568</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos            (4U)  </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf"> 2569</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d"> 2570</a></span><span class="preprocessor">#define GPIO_MODER_MODE2                GPIO_MODER_MODE2_Msk                   </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b"> 2571</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_0              (0x1UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e"> 2572</a></span><span class="preprocessor">#define GPIO_MODER_MODE2_1              (0x2UL &lt;&lt; GPIO_MODER_MODE2_Pos)         </span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422"> 2573</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos            (6U)  </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94"> 2574</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96"> 2575</a></span><span class="preprocessor">#define GPIO_MODER_MODE3                GPIO_MODER_MODE3_Msk                   </span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d"> 2576</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_0              (0x1UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98"> 2577</a></span><span class="preprocessor">#define GPIO_MODER_MODE3_1              (0x2UL &lt;&lt; GPIO_MODER_MODE3_Pos)         </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6"> 2578</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos            (8U)  </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47"> 2579</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6"> 2580</a></span><span class="preprocessor">#define GPIO_MODER_MODE4                GPIO_MODER_MODE4_Msk                   </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875"> 2581</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_0              (0x1UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62"> 2582</a></span><span class="preprocessor">#define GPIO_MODER_MODE4_1              (0x2UL &lt;&lt; GPIO_MODER_MODE4_Pos)         </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9"> 2583</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos            (10U) </span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3"> 2584</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425"> 2585</a></span><span class="preprocessor">#define GPIO_MODER_MODE5                GPIO_MODER_MODE5_Msk                   </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9"> 2586</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_0              (0x1UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55"> 2587</a></span><span class="preprocessor">#define GPIO_MODER_MODE5_1              (0x2UL &lt;&lt; GPIO_MODER_MODE5_Pos)         </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74"> 2588</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos            (12U) </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b"> 2589</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c"> 2590</a></span><span class="preprocessor">#define GPIO_MODER_MODE6                GPIO_MODER_MODE6_Msk                   </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678"> 2591</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_0              (0x1UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f"> 2592</a></span><span class="preprocessor">#define GPIO_MODER_MODE6_1              (0x2UL &lt;&lt; GPIO_MODER_MODE6_Pos)         </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db"> 2593</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos            (14U) </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee"> 2594</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b"> 2595</a></span><span class="preprocessor">#define GPIO_MODER_MODE7                GPIO_MODER_MODE7_Msk                   </span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178"> 2596</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_0              (0x1UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee"> 2597</a></span><span class="preprocessor">#define GPIO_MODER_MODE7_1              (0x2UL &lt;&lt; GPIO_MODER_MODE7_Pos)         </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c"> 2598</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos            (16U) </span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5"> 2599</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26"> 2600</a></span><span class="preprocessor">#define GPIO_MODER_MODE8                GPIO_MODER_MODE8_Msk                   </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b"> 2601</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_0              (0x1UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd"> 2602</a></span><span class="preprocessor">#define GPIO_MODER_MODE8_1              (0x2UL &lt;&lt; GPIO_MODER_MODE8_Pos)         </span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0"> 2603</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos            (18U) </span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74"> 2604</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572"> 2605</a></span><span class="preprocessor">#define GPIO_MODER_MODE9                GPIO_MODER_MODE9_Msk                   </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91"> 2606</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_0              (0x1UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb"> 2607</a></span><span class="preprocessor">#define GPIO_MODER_MODE9_1              (0x2UL &lt;&lt; GPIO_MODER_MODE9_Pos)         </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197"> 2608</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos           (20U) </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4"> 2609</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20"> 2610</a></span><span class="preprocessor">#define GPIO_MODER_MODE10               GPIO_MODER_MODE10_Msk                  </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47"> 2611</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_0             (0x1UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1"> 2612</a></span><span class="preprocessor">#define GPIO_MODER_MODE10_1             (0x2UL &lt;&lt; GPIO_MODER_MODE10_Pos)        </span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530"> 2613</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos           (22U) </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d"> 2614</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c"> 2615</a></span><span class="preprocessor">#define GPIO_MODER_MODE11               GPIO_MODER_MODE11_Msk                  </span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d"> 2616</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_0             (0x1UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4"> 2617</a></span><span class="preprocessor">#define GPIO_MODER_MODE11_1             (0x2UL &lt;&lt; GPIO_MODER_MODE11_Pos)        </span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05"> 2618</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos           (24U) </span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008"> 2619</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578"> 2620</a></span><span class="preprocessor">#define GPIO_MODER_MODE12               GPIO_MODER_MODE12_Msk                  </span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6"> 2621</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_0             (0x1UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe"> 2622</a></span><span class="preprocessor">#define GPIO_MODER_MODE12_1             (0x2UL &lt;&lt; GPIO_MODER_MODE12_Pos)        </span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66"> 2623</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos           (26U) </span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217"> 2624</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be"> 2625</a></span><span class="preprocessor">#define GPIO_MODER_MODE13               GPIO_MODER_MODE13_Msk                  </span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f"> 2626</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_0             (0x1UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136"> 2627</a></span><span class="preprocessor">#define GPIO_MODER_MODE13_1             (0x2UL &lt;&lt; GPIO_MODER_MODE13_Pos)        </span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705"> 2628</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos           (28U) </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25"> 2629</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811"> 2630</a></span><span class="preprocessor">#define GPIO_MODER_MODE14               GPIO_MODER_MODE14_Msk                  </span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b"> 2631</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_0             (0x1UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730"> 2632</a></span><span class="preprocessor">#define GPIO_MODER_MODE14_1             (0x2UL &lt;&lt; GPIO_MODER_MODE14_Pos)        </span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7"> 2633</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos           (30U) </span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b"> 2634</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77"> 2635</a></span><span class="preprocessor">#define GPIO_MODER_MODE15               GPIO_MODER_MODE15_Msk                  </span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332"> 2636</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_0             (0x1UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4"> 2637</a></span><span class="preprocessor">#define GPIO_MODER_MODE15_1             (0x2UL &lt;&lt; GPIO_MODER_MODE15_Pos)        </span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305"> 2640</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_0                (0x00000001U)                          </span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 2641</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_1                (0x00000002U)                          </span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 2642</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_2                (0x00000004U)                          </span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 2643</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_3                (0x00000008U)                          </span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 2644</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_4                (0x00000010U)                          </span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 2645</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_5                (0x00000020U)                          </span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 2646</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_6                (0x00000040U)                          </span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e"> 2647</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_7                (0x00000080U)                          </span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 2648</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_8                (0x00000100U)                          </span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 2649</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_9                (0x00000200U)                          </span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 2650</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_10               (0x00000400U)                          </span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 2651</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_11               (0x00000800U)                          </span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 2652</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_12               (0x00001000U)                          </span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 2653</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_13               (0x00002000U)                          </span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 2654</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_14               (0x00004000U)                          </span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 2655</a></span><span class="preprocessor">#define GPIO_OTYPER_OT_15               (0x00008000U)                          </span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span> </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41"> 2658</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_Pos       (0U)  </span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad17cbaccbf7a5c014b2005d02e33f603"> 2659</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299d40bf9fd9060addf7aba55722e635"> 2660</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0           GPIO_OSPEEDER_OSPEED0_Msk              </span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93dffeba98de86ea18fe7c9e6570b6f7"> 2661</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd30bc31355333492626df0a8e059c6d"> 2662</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED0_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7"> 2663</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_Pos       (2U)  </span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccaad48273b2aecce795c3c6c97f6f9"> 2664</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275400985c66b822656adbf6bda7371a"> 2665</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1           GPIO_OSPEEDER_OSPEED1_Msk              </span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824b16a99110dff74d2ba881cf91df65"> 2666</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29a92e022b721cb7df75e00ec11a24b"> 2667</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED1_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c"> 2668</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_Pos       (4U)  </span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae05994ec0f94ccf3a9c2c3021fc525cb"> 2669</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a25d744b8317d6a10880328aa77b1ad"> 2670</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2           GPIO_OSPEEDER_OSPEED2_Msk              </span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02293c14ff0f444187d41cc26f4ef85c"> 2671</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ed5ea98d2d98f9ad1ae2ef6defd359"> 2672</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED2_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e"> 2673</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_Pos       (6U)  </span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac296d74cdbf144914791a59256125a9e"> 2674</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57f64c5527564f235ecac18cc7167989"> 2675</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3           GPIO_OSPEEDER_OSPEED3_Msk              </span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada962913e3eea19ecc7ff60e9865cb86"> 2676</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd806c6311d17486d17c70a5f993f8e1"> 2677</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED3_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951"> 2678</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_Pos       (8U)  </span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64d9e729271ee9e179cc150ce68c5a8"> 2679</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb19926021c4f717af9ff5f71d357ec"> 2680</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4           GPIO_OSPEEDER_OSPEED4_Msk              </span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921b415b3e5f170fc627dc253ca1ca65"> 2681</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca630a42912d1921d43d48737ea35f49"> 2682</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED4_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a"> 2683</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_Pos       (10U) </span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c56790fceb5f689ddc4c2df87568d15"> 2684</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc7694a366b71d79e89d0ff0e962834"> 2685</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5           GPIO_OSPEEDER_OSPEED5_Msk              </span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f3cb0e208176d26fe46102ee9390b43"> 2686</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c6f67a84c536f04c11160d09c4b99a"> 2687</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED5_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d"> 2688</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_Pos       (12U) </span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e412cb3b3992bd0bea9dd682a64902"> 2689</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81adb78e4de6e567c05bda2d41686a7e"> 2690</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6           GPIO_OSPEEDER_OSPEED6_Msk              </span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba02a88eaaff6de7cf6d9b9d0472ea2"> 2691</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b36bebef76357b6c3d244b2d15a285d"> 2692</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED6_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f"> 2693</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_Pos       (14U) </span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90645361ff4e65a773a525ddf0ec98f4"> 2694</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d91962326a9f59d2a851a3b6381da1"> 2695</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7           GPIO_OSPEEDER_OSPEED7_Msk              </span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd1018edb2a461c66cd4a6129cf17b"> 2696</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe98195d170b0a7a6139e48a734af86c"> 2697</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED7_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919"> 2698</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_Pos       (16U) </span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2299d08a6854068b87479c466ad1143d"> 2699</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae54ac3c18c330705d0f8d0c3f53ec42"> 2700</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8           GPIO_OSPEEDER_OSPEED8_Msk              </span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f633b922a7d129e1dfd2f025990e50f"> 2701</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d128ddba651a98c2a6d1023a32bd81"> 2702</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED8_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6"> 2703</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_Pos       (18U) </span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ba5c336c1ac84464532c442deb8208"> 2704</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_Msk       (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96985843e7236fb60b9adac1ac35acc"> 2705</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9           GPIO_OSPEEDER_OSPEED9_Msk              </span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91690a5dbd0b830a86989854bfc6acd9"> 2706</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_0         (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd50ff60f7f09c4b6dd782825fc90aa"> 2707</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED9_1         (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc"> 2708</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_Pos      (20U) </span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90fbd4e1a73a2c5cded5ba320aa47882"> 2709</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a393c78d8b0fd53d11f1595d4bc6457"> 2710</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10          GPIO_OSPEEDER_OSPEED10_Msk             </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72e4d68102cad342649edbebd991111"> 2711</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4220389846a67df435cd079d536b82e7"> 2712</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED10_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356"> 2713</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_Pos      (22U) </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f919d40e306f4abecf02d8c81c5b504"> 2714</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce14be013e0e6dc698fac20a05daf21"> 2715</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11          GPIO_OSPEEDER_OSPEED11_Msk             </span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d2eaddf3d2f84ed0e60470d5a96e9ee"> 2716</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497c99d27681aa46bca4b89f469bcbef"> 2717</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED11_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8"> 2718</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_Pos      (24U) </span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3538f1a9ba370fc895088fc45d925b4d"> 2719</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6424d763a1c826146d824c9d5a642eef"> 2720</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12          GPIO_OSPEEDER_OSPEED12_Msk             </span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga712b2a3b94fbfb8d0469caca766c937e"> 2721</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d797f7e4c674229d03c02167828e5a"> 2722</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED12_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce"> 2723</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_Pos      (26U) </span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1edbd7818924b3e0b62e8b5ab7be6ab1"> 2724</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10326128394d19899f7b6ccca5cfbc2b"> 2725</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13          GPIO_OSPEEDER_OSPEED13_Msk             </span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2cedbca251c0d967ba6b45377472ee0"> 2726</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4f7f3d945d3205658fc5f5b4dfd7b8"> 2727</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED13_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927"> 2728</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_Pos      (28U) </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ec62b0ce5a7e911cdd94e1a237235"> 2729</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dc4c36bf028a9f2e3706b7144aaec72"> 2730</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14          GPIO_OSPEEDER_OSPEED14_Msk             </span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96e97ed68863f54cb3202472faee6f42"> 2731</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89d48d3fee575daf5571ae5f5e05ae65"> 2732</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED14_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070"> 2733</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_Pos      (30U) </span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9c9a9dbd42c47a20e87ec2f8f4b91d"> 2734</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_Msk      (0x3UL &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc8822e4c81627767f2908a401f6eb8c"> 2735</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15          GPIO_OSPEEDER_OSPEED15_Msk             </span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3673bf8952c0481244bc6113686fb3"> 2736</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_0        (0x1UL &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c3dc402c8db673d5db6d3172c1f81a"> 2737</a></span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEED15_1        (0x2UL &lt;&lt; GPIO_OSPEEDER_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60"> 2740</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos            (0U)  </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2741</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741"> 2742</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0                GPIO_PUPDR_PUPD0_Msk                   </span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2743</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2744</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)         </span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991"> 2745</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos            (2U)  </span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2746</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404"> 2747</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1                GPIO_PUPDR_PUPD1_Msk                   </span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2748</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 2749</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)         </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367"> 2750</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos            (4U)  </span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2751</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2"> 2752</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2                GPIO_PUPDR_PUPD2_Msk                   </span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 2753</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2754</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)         </span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16"> 2755</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos            (6U)  </span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2756</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c"> 2757</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3                GPIO_PUPDR_PUPD3_Msk                   </span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2758</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 2759</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)         </span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581"> 2760</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos            (8U)  </span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2761</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e"> 2762</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4                GPIO_PUPDR_PUPD4_Msk                   </span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2763</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2764</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)         </span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02"> 2765</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos            (10U) </span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2766</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d"> 2767</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5                GPIO_PUPDR_PUPD5_Msk                   </span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2768</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2769</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)         </span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b"> 2770</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos            (12U) </span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 2771</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb"> 2772</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6                GPIO_PUPDR_PUPD6_Msk                   </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2773</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2774</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)         </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536"> 2775</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos            (14U) </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 2776</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be"> 2777</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7                GPIO_PUPDR_PUPD7_Msk                   </span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2778</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2779</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)         </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba"> 2780</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos            (16U) </span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2781</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940"> 2782</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8                GPIO_PUPDR_PUPD8_Msk                   </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 2783</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2784</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)         </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e"> 2785</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos            (18U) </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2786</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9"> 2787</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9                GPIO_PUPDR_PUPD9_Msk                   </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2788</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2789</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)         </span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8"> 2790</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos           (20U) </span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2791</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6"> 2792</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10               GPIO_PUPDR_PUPD10_Msk                  </span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2793</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2794</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)        </span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815"> 2795</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos           (22U) </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2796</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036"> 2797</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11               GPIO_PUPDR_PUPD11_Msk                  </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2798</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2799</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)        </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783"> 2800</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos           (24U) </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2801</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c"> 2802</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12               GPIO_PUPDR_PUPD12_Msk                  </span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 2803</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2804</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)        </span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b"> 2805</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos           (26U) </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2806</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9"> 2807</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13               GPIO_PUPDR_PUPD13_Msk                  </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 2808</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2809</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)        </span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88"> 2810</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos           (28U) </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2811</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94"> 2812</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14               GPIO_PUPDR_PUPD14_Msk                  </span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2813</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2814</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)        </span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e"> 2815</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos           (30U) </span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2816</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk           (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241"> 2817</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15               GPIO_PUPDR_PUPD15_Msk                  </span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2818</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0             (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2819</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1             (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)        </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1"> 2822</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Pos                (0U)  </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 2823</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)             </span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096"> 2824</a></span><span class="preprocessor">#define GPIO_IDR_ID0                    GPIO_IDR_ID0_Msk                       </span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9"> 2825</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Pos                (1U)  </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 2826</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)             </span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea"> 2827</a></span><span class="preprocessor">#define GPIO_IDR_ID1                    GPIO_IDR_ID1_Msk                       </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef"> 2828</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Pos                (2U)  </span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 2829</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)             </span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c"> 2830</a></span><span class="preprocessor">#define GPIO_IDR_ID2                    GPIO_IDR_ID2_Msk                       </span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd"> 2831</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Pos                (3U)  </span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 2832</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)             </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb"> 2833</a></span><span class="preprocessor">#define GPIO_IDR_ID3                    GPIO_IDR_ID3_Msk                       </span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae"> 2834</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Pos                (4U)  </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 2835</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)             </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7"> 2836</a></span><span class="preprocessor">#define GPIO_IDR_ID4                    GPIO_IDR_ID4_Msk                       </span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45"> 2837</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Pos                (5U)  </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 2838</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)             </span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf"> 2839</a></span><span class="preprocessor">#define GPIO_IDR_ID5                    GPIO_IDR_ID5_Msk                       </span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203"> 2840</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Pos                (6U)  </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 2841</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)             </span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4"> 2842</a></span><span class="preprocessor">#define GPIO_IDR_ID6                    GPIO_IDR_ID6_Msk                       </span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8"> 2843</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Pos                (7U)  </span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 2844</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)             </span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a"> 2845</a></span><span class="preprocessor">#define GPIO_IDR_ID7                    GPIO_IDR_ID7_Msk                       </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883"> 2846</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Pos                (8U)  </span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 2847</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)             </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02"> 2848</a></span><span class="preprocessor">#define GPIO_IDR_ID8                    GPIO_IDR_ID8_Msk                       </span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012"> 2849</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Pos                (9U)  </span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 2850</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)             </span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44"> 2851</a></span><span class="preprocessor">#define GPIO_IDR_ID9                    GPIO_IDR_ID9_Msk                       </span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078"> 2852</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Pos               (10U) </span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 2853</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)            </span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf"> 2854</a></span><span class="preprocessor">#define GPIO_IDR_ID10                   GPIO_IDR_ID10_Msk                      </span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687"> 2855</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Pos               (11U) </span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 2856</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)            </span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d"> 2857</a></span><span class="preprocessor">#define GPIO_IDR_ID11                   GPIO_IDR_ID11_Msk                      </span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f"> 2858</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Pos               (12U) </span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 2859</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)            </span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9"> 2860</a></span><span class="preprocessor">#define GPIO_IDR_ID12                   GPIO_IDR_ID12_Msk                      </span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4"> 2861</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Pos               (13U) </span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 2862</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)            </span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713"> 2863</a></span><span class="preprocessor">#define GPIO_IDR_ID13                   GPIO_IDR_ID13_Msk                      </span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084"> 2864</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Pos               (14U) </span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 2865</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)            </span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2"> 2866</a></span><span class="preprocessor">#define GPIO_IDR_ID14                   GPIO_IDR_ID14_Msk                      </span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f"> 2867</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Pos               (15U) </span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 2868</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk               (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)            </span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4"> 2869</a></span><span class="preprocessor">#define GPIO_IDR_ID15                   GPIO_IDR_ID15_Msk                      </span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span> </div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31"> 2872</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Pos                (0U)  </span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 2873</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)             </span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f"> 2874</a></span><span class="preprocessor">#define GPIO_ODR_OD0                    GPIO_ODR_OD0_Msk                       </span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722"> 2875</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Pos                (1U)  </span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 2876</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)             </span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583"> 2877</a></span><span class="preprocessor">#define GPIO_ODR_OD1                    GPIO_ODR_OD1_Msk                       </span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596"> 2878</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Pos                (2U)  </span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 2879</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)             </span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80"> 2880</a></span><span class="preprocessor">#define GPIO_ODR_OD2                    GPIO_ODR_OD2_Msk                       </span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c"> 2881</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Pos                (3U)  </span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 2882</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)             </span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159"> 2883</a></span><span class="preprocessor">#define GPIO_ODR_OD3                    GPIO_ODR_OD3_Msk                       </span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5"> 2884</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Pos                (4U)  </span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 2885</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)             </span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5"> 2886</a></span><span class="preprocessor">#define GPIO_ODR_OD4                    GPIO_ODR_OD4_Msk                       </span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff"> 2887</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Pos                (5U)  </span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 2888</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)             </span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5"> 2889</a></span><span class="preprocessor">#define GPIO_ODR_OD5                    GPIO_ODR_OD5_Msk                       </span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a"> 2890</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Pos                (6U)  </span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 2891</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)             </span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14"> 2892</a></span><span class="preprocessor">#define GPIO_ODR_OD6                    GPIO_ODR_OD6_Msk                       </span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1"> 2893</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Pos                (7U)  </span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 2894</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)             </span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c"> 2895</a></span><span class="preprocessor">#define GPIO_ODR_OD7                    GPIO_ODR_OD7_Msk                       </span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca"> 2896</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Pos                (8U)  </span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 2897</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)             </span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f"> 2898</a></span><span class="preprocessor">#define GPIO_ODR_OD8                    GPIO_ODR_OD8_Msk                       </span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e"> 2899</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Pos                (9U)  </span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 2900</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)             </span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c"> 2901</a></span><span class="preprocessor">#define GPIO_ODR_OD9                    GPIO_ODR_OD9_Msk                       </span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5"> 2902</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Pos               (10U) </span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 2903</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)            </span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2"> 2904</a></span><span class="preprocessor">#define GPIO_ODR_OD10                   GPIO_ODR_OD10_Msk                      </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf"> 2905</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Pos               (11U) </span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 2906</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)            </span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc"> 2907</a></span><span class="preprocessor">#define GPIO_ODR_OD11                   GPIO_ODR_OD11_Msk                      </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44"> 2908</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Pos               (12U) </span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 2909</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)            </span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528"> 2910</a></span><span class="preprocessor">#define GPIO_ODR_OD12                   GPIO_ODR_OD12_Msk                      </span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c"> 2911</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Pos               (13U) </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 2912</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)            </span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1"> 2913</a></span><span class="preprocessor">#define GPIO_ODR_OD13                   GPIO_ODR_OD13_Msk                      </span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70"> 2914</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Pos               (14U) </span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 2915</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)            </span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b"> 2916</a></span><span class="preprocessor">#define GPIO_ODR_OD14                   GPIO_ODR_OD14_Msk                      </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21"> 2917</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Pos               (15U) </span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 2918</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk               (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)            </span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053"> 2919</a></span><span class="preprocessor">#define GPIO_ODR_OD15                   GPIO_ODR_OD15_Msk                      </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span> </div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 2922</a></span><span class="preprocessor">#define GPIO_BSRR_BS_0                  (0x00000001U)                          </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a"> 2923</a></span><span class="preprocessor">#define GPIO_BSRR_BS_1                  (0x00000002U)                          </span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 2924</a></span><span class="preprocessor">#define GPIO_BSRR_BS_2                  (0x00000004U)                          </span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 2925</a></span><span class="preprocessor">#define GPIO_BSRR_BS_3                  (0x00000008U)                          </span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231"> 2926</a></span><span class="preprocessor">#define GPIO_BSRR_BS_4                  (0x00000010U)                          </span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 2927</a></span><span class="preprocessor">#define GPIO_BSRR_BS_5                  (0x00000020U)                          </span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 2928</a></span><span class="preprocessor">#define GPIO_BSRR_BS_6                  (0x00000040U)                          </span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6"> 2929</a></span><span class="preprocessor">#define GPIO_BSRR_BS_7                  (0x00000080U)                          </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 2930</a></span><span class="preprocessor">#define GPIO_BSRR_BS_8                  (0x00000100U)                          </span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 2931</a></span><span class="preprocessor">#define GPIO_BSRR_BS_9                  (0x00000200U)                          </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 2932</a></span><span class="preprocessor">#define GPIO_BSRR_BS_10                 (0x00000400U)                          </span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 2933</a></span><span class="preprocessor">#define GPIO_BSRR_BS_11                 (0x00000800U)                          </span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208"> 2934</a></span><span class="preprocessor">#define GPIO_BSRR_BS_12                 (0x00001000U)                          </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 2935</a></span><span class="preprocessor">#define GPIO_BSRR_BS_13                 (0x00002000U)                          </span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 2936</a></span><span class="preprocessor">#define GPIO_BSRR_BS_14                 (0x00004000U)                          </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 2937</a></span><span class="preprocessor">#define GPIO_BSRR_BS_15                 (0x00008000U)                          </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742"> 2938</a></span><span class="preprocessor">#define GPIO_BSRR_BR_0                  (0x00010000U)                          </span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 2939</a></span><span class="preprocessor">#define GPIO_BSRR_BR_1                  (0x00020000U)                          </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 2940</a></span><span class="preprocessor">#define GPIO_BSRR_BR_2                  (0x00040000U)                          </span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 2941</a></span><span class="preprocessor">#define GPIO_BSRR_BR_3                  (0x00080000U)                          </span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88"> 2942</a></span><span class="preprocessor">#define GPIO_BSRR_BR_4                  (0x00100000U)                          </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 2943</a></span><span class="preprocessor">#define GPIO_BSRR_BR_5                  (0x00200000U)                          </span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 2944</a></span><span class="preprocessor">#define GPIO_BSRR_BR_6                  (0x00400000U)                          </span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8"> 2945</a></span><span class="preprocessor">#define GPIO_BSRR_BR_7                  (0x00800000U)                          </span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd"> 2946</a></span><span class="preprocessor">#define GPIO_BSRR_BR_8                  (0x01000000U)                          </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 2947</a></span><span class="preprocessor">#define GPIO_BSRR_BR_9                  (0x02000000U)                          </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 2948</a></span><span class="preprocessor">#define GPIO_BSRR_BR_10                 (0x04000000U)                          </span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9"> 2949</a></span><span class="preprocessor">#define GPIO_BSRR_BR_11                 (0x08000000U)                          </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 2950</a></span><span class="preprocessor">#define GPIO_BSRR_BR_12                 (0x10000000U)                          </span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 2951</a></span><span class="preprocessor">#define GPIO_BSRR_BR_13                 (0x20000000U)                          </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 2952</a></span><span class="preprocessor">#define GPIO_BSRR_BR_14                 (0x40000000U)                          </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 2953</a></span><span class="preprocessor">#define GPIO_BSRR_BR_15                 (0x80000000U)                          </span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span> </div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc"> 2956</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos              (0U)  </span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2957</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 2958</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0                  GPIO_LCKR_LCK0_Msk                     </span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7"> 2959</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos              (1U)  </span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 2960</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 2961</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1                  GPIO_LCKR_LCK1_Msk                     </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3"> 2962</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos              (2U)  </span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2963</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 2964</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2                  GPIO_LCKR_LCK2_Msk                     </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf"> 2965</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos              (3U)  </span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2966</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 2967</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3                  GPIO_LCKR_LCK3_Msk                     </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df"> 2968</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos              (4U)  </span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2969</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 2970</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4                  GPIO_LCKR_LCK4_Msk                     </span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2"> 2971</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos              (5U)  </span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2972</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 2973</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5                  GPIO_LCKR_LCK5_Msk                     </span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144"> 2974</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos              (6U)  </span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2975</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 2976</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6                  GPIO_LCKR_LCK6_Msk                     </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4"> 2977</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos              (7U)  </span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2978</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 2979</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7                  GPIO_LCKR_LCK7_Msk                     </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859"> 2980</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos              (8U)  </span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2981</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 2982</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8                  GPIO_LCKR_LCK8_Msk                     </span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42"> 2983</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos              (9U)  </span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2984</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 2985</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9                  GPIO_LCKR_LCK9_Msk                     </span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348"> 2986</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos             (10U) </span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2987</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 2988</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10                 GPIO_LCKR_LCK10_Msk                    </span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216"> 2989</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos             (11U) </span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2990</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 2991</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11                 GPIO_LCKR_LCK11_Msk                    </span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e"> 2992</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos             (12U) </span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 2993</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 2994</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12                 GPIO_LCKR_LCK12_Msk                    </span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11"> 2995</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos             (13U) </span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 2996</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 2997</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13                 GPIO_LCKR_LCK13_Msk                    </span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9"> 2998</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos             (14U) </span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 2999</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 3000</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14                 GPIO_LCKR_LCK14_Msk                    </span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3"> 3001</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos             (15U) </span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3002</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk             (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 3003</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15                 GPIO_LCKR_LCK15_Msk                    </span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d"> 3004</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos              (16U) </span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3005</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 3006</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK                  GPIO_LCKR_LCKK_Msk                     </span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span> </div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">/****************** Bit definition for GPIO_AFRL register ********************/</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60"> 3009</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos             (0U)  </span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3010</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)          </span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594"> 3011</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk                    </span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a"> 3012</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos             (4U)  </span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3013</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)          </span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2"> 3014</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk                    </span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b"> 3015</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos             (8U)  </span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3016</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)          </span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da"> 3017</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk                    </span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4"> 3018</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos             (12U) </span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3019</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)          </span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426"> 3020</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk                    </span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36"> 3021</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos             (16U) </span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3022</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)          </span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4"> 3023</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk                    </span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba"> 3024</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos             (20U) </span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3025</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)          </span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c"> 3026</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk                    </span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803"> 3027</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos             (24U) </span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3028</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)          </span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503"> 3029</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk                    </span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2"> 3030</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos             (28U) </span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3031</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)          </span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11"> 3032</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk                    </span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">/****************** Bit definition for GPIO_AFRH register ********************/</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f"> 3035</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos             (0U)  </span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3036</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)          </span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2"> 3037</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk                    </span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80"> 3038</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos             (4U)  </span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3039</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)          </span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef"> 3040</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk                    </span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07"> 3041</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos             (8U)  </span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3042</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)          </span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30"> 3043</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10                 GPIO_AFRH_AFSEL10_Msk                    </span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b"> 3044</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos             (12U) </span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3045</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)          </span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa"> 3046</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11                 GPIO_AFRH_AFSEL11_Msk                    </span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3"> 3047</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos             (16U) </span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3048</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)          </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351"> 3049</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12                 GPIO_AFRH_AFSEL12_Msk                    </span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180"> 3050</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos             (20U) </span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3051</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)          </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da"> 3052</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13                 GPIO_AFRH_AFSEL13_Msk                    </span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942"> 3053</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos             (24U) </span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3054</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)          </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78"> 3055</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14                 GPIO_AFRH_AFSEL14_Msk                    </span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46"> 3056</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos             (28U) </span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3057</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)          </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a"> 3058</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15                 GPIO_AFRH_AFSEL15_Msk                    </span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span> </div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c"> 3061</a></span><span class="preprocessor">#define GPIO_BRR_BR_0                   (0x00000001U)                          </span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400"> 3062</a></span><span class="preprocessor">#define GPIO_BRR_BR_1                   (0x00000002U)                          </span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2"> 3063</a></span><span class="preprocessor">#define GPIO_BRR_BR_2                   (0x00000004U)                          </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76"> 3064</a></span><span class="preprocessor">#define GPIO_BRR_BR_3                   (0x00000008U)                          </span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae"> 3065</a></span><span class="preprocessor">#define GPIO_BRR_BR_4                   (0x00000010U)                          </span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a"> 3066</a></span><span class="preprocessor">#define GPIO_BRR_BR_5                   (0x00000020U)                          </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54"> 3067</a></span><span class="preprocessor">#define GPIO_BRR_BR_6                   (0x00000040U)                          </span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b"> 3068</a></span><span class="preprocessor">#define GPIO_BRR_BR_7                   (0x00000080U)                          </span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f"> 3069</a></span><span class="preprocessor">#define GPIO_BRR_BR_8                   (0x00000100U)                          </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8"> 3070</a></span><span class="preprocessor">#define GPIO_BRR_BR_9                   (0x00000200U)                          </span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23"> 3071</a></span><span class="preprocessor">#define GPIO_BRR_BR_10                  (0x00000400U)                          </span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf"> 3072</a></span><span class="preprocessor">#define GPIO_BRR_BR_11                  (0x00000800U)                          </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa"> 3073</a></span><span class="preprocessor">#define GPIO_BRR_BR_12                  (0x00001000U)                          </span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45"> 3074</a></span><span class="preprocessor">#define GPIO_BRR_BR_13                  (0x00002000U)                          </span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b"> 3075</a></span><span class="preprocessor">#define GPIO_BRR_BR_14                  (0x00004000U)                          </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7"> 3076</a></span><span class="preprocessor">#define GPIO_BRR_BR_15                  (0x00008000U)                          </span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span> </div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14"> 3085</a></span><span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)     </span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3086</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                  </span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3087</a></span><span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682"> 3088</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)     </span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 3089</a></span><span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TXIE_Pos)                </span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 3090</a></span><span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858"> 3091</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)     </span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 3092</a></span><span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; I2C_CR1_RXIE_Pos)                </span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 3093</a></span><span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491"> 3094</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)     </span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 3095</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; I2C_CR1_ADDRIE_Pos)              </span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 3096</a></span><span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9"> 3097</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)     </span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 3098</a></span><span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; I2C_CR1_NACKIE_Pos)              </span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 3099</a></span><span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77"> 3100</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)     </span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 3101</a></span><span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; I2C_CR1_STOPIE_Pos)              </span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 3102</a></span><span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b"> 3103</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)     </span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 3104</a></span><span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; I2C_CR1_TCIE_Pos)                </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 3105</a></span><span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d"> 3106</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)     </span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 3107</a></span><span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; I2C_CR1_ERRIE_Pos)               </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 3108</a></span><span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab"> 3109</a></span><span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)     </span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 3110</a></span><span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFUL &lt;&lt; I2C_CR1_DNF_Pos)                 </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 3111</a></span><span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168"> 3112</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)    </span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 3113</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; I2C_CR1_ANFOFF_Pos)              </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 3114</a></span><span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf"> 3115</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)    </span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 3116</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_TXDMAEN_Pos)             </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 3117</a></span><span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181"> 3118</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)    </span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 3119</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; I2C_CR1_RXDMAEN_Pos)             </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 3120</a></span><span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f"> 3121</a></span><span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)    </span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 3122</a></span><span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1UL &lt;&lt; I2C_CR1_SBC_Pos)                 </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 3123</a></span><span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2"> 3124</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)    </span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3125</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)           </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3126</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d"> 3127</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Pos            (18U)    </span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62"> 3128</a></span><span class="preprocessor">#define I2C_CR1_WUPEN_Msk            (0x1UL &lt;&lt; I2C_CR1_WUPEN_Pos)               </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75"> 3129</a></span><span class="preprocessor">#define I2C_CR1_WUPEN                I2C_CR1_WUPEN_Msk                         </span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a"> 3130</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)    </span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 3131</a></span><span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; I2C_CR1_GCEN_Pos)                </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 3132</a></span><span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab"> 3133</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)    </span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 3134</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBHEN_Pos)              </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 3135</a></span><span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9"> 3136</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)    </span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 3137</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; I2C_CR1_SMBDEN_Pos)              </span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 3138</a></span><span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d"> 3139</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)    </span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 3140</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; I2C_CR1_ALERTEN_Pos)             </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 3141</a></span><span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a"> 3142</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)    </span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4"> 3143</a></span><span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; I2C_CR1_PECEN_Pos)               </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 3144</a></span><span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8"> 3147</a></span><span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)     </span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 3148</a></span><span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; I2C_CR2_SADD_Pos)              </span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 3149</a></span><span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a"> 3150</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)    </span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 3151</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; I2C_CR2_RD_WRN_Pos)              </span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 3152</a></span><span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa"> 3153</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)    </span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 3154</a></span><span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; I2C_CR2_ADD10_Pos)               </span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 3155</a></span><span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf"> 3156</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)    </span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 3157</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; I2C_CR2_HEAD10R_Pos)             </span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 3158</a></span><span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40"> 3159</a></span><span class="preprocessor">#define I2C_CR2_START_Pos            (13U)    </span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 3160</a></span><span class="preprocessor">#define I2C_CR2_START_Msk            (0x1UL &lt;&lt; I2C_CR2_START_Pos)               </span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 3161</a></span><span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b"> 3162</a></span><span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)    </span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 3163</a></span><span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1UL &lt;&lt; I2C_CR2_STOP_Pos)                </span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 3164</a></span><span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3"> 3165</a></span><span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)    </span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 3166</a></span><span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1UL &lt;&lt; I2C_CR2_NACK_Pos)                </span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 3167</a></span><span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0"> 3168</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)    </span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 3169</a></span><span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; I2C_CR2_NBYTES_Pos)             </span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 3170</a></span><span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde"> 3171</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)    </span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 3172</a></span><span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; I2C_CR2_RELOAD_Pos)              </span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 3173</a></span><span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35"> 3174</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)    </span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 3175</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; I2C_CR2_AUTOEND_Pos)             </span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 3176</a></span><span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a"> 3177</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)    </span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3"> 3178</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; I2C_CR2_PECBYTE_Pos)             </span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 3179</a></span><span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779"> 3182</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)     </span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 3183</a></span><span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; I2C_OAR1_OA1_Pos)              </span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 3184</a></span><span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a"> 3185</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)    </span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 3186</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; I2C_OAR1_OA1MODE_Pos)            </span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 3187</a></span><span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591"> 3188</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)    </span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2"> 3189</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; I2C_OAR1_OA1EN_Pos)              </span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 3190</a></span><span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429"> 3193</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)     </span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 3194</a></span><span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; I2C_OAR2_OA2_Pos)               </span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 3195</a></span><span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6"> 3196</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)     </span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 3197</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; I2C_OAR2_OA2MSK_Pos)             </span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 3198</a></span><span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 3199</a></span><span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014"> 3200</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)     </span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 3201</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK01_Pos)          </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 3202</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2"> 3203</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)     </span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 3204</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK02_Pos)          </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 3205</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca"> 3206</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)     </span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 3207</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK03_Pos)          </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 3208</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692"> 3209</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)    </span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 3210</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1UL &lt;&lt; I2C_OAR2_OA2MASK04_Pos)          </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 3211</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e"> 3212</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)     </span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 3213</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5UL &lt;&lt; I2C_OAR2_OA2MASK05_Pos)          </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 3214</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"> 3215</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)     </span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 3216</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3UL &lt;&lt; I2C_OAR2_OA2MASK06_Pos)          </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 3217</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0"> 3218</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)     </span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 3219</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7UL &lt;&lt; I2C_OAR2_OA2MASK07_Pos)          </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 3220</a></span><span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4"> 3221</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)    </span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa"> 3222</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; I2C_OAR2_OA2EN_Pos)              </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 3223</a></span><span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8"> 3226</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)     </span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 3227</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLL_Pos)           </span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 3228</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e"> 3229</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)     </span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 3230</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; I2C_TIMINGR_SCLH_Pos)           </span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 3231</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911"> 3232</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)    </span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 3233</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SDADEL_Pos)          </span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 3234</a></span><span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e"> 3235</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)    </span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 3236</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)          </span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 3237</a></span><span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b"> 3238</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)    </span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad"> 3239</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; I2C_TIMINGR_PRESC_Pos)           </span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 3240</a></span><span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b"> 3243</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)     </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 3244</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)     </span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 3245</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93"> 3246</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)    </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 3247</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)          </span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 3248</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7"> 3249</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)    </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 3250</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)       </span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 3251</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506"> 3252</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)    </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 3253</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)     </span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 3254</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d"> 3255</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)    </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11"> 3256</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)         </span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 3257</a></span><span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8"> 3260</a></span><span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)     </span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 3261</a></span><span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1UL &lt;&lt; I2C_ISR_TXE_Pos)                 </span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 3262</a></span><span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05"> 3263</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)     </span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 3264</a></span><span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; I2C_ISR_TXIS_Pos)                </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 3265</a></span><span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3"> 3266</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)     </span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 3267</a></span><span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; I2C_ISR_RXNE_Pos)                </span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 3268</a></span><span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0"> 3269</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)     </span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 3270</a></span><span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; I2C_ISR_ADDR_Pos)                </span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 3271</a></span><span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d"> 3272</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)     </span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 3273</a></span><span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; I2C_ISR_NACKF_Pos)               </span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 3274</a></span><span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f"> 3275</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)     </span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 3276</a></span><span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; I2C_ISR_STOPF_Pos)               </span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 3277</a></span><span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d"> 3278</a></span><span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)     </span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 3279</a></span><span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1UL &lt;&lt; I2C_ISR_TC_Pos)                  </span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 3280</a></span><span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f"> 3281</a></span><span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)     </span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 3282</a></span><span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1UL &lt;&lt; I2C_ISR_TCR_Pos)                 </span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 3283</a></span><span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491"> 3284</a></span><span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)     </span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 3285</a></span><span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1UL &lt;&lt; I2C_ISR_BERR_Pos)                </span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 3286</a></span><span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5"> 3287</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)     </span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 3288</a></span><span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; I2C_ISR_ARLO_Pos)                </span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 3289</a></span><span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e"> 3290</a></span><span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)    </span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 3291</a></span><span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1UL &lt;&lt; I2C_ISR_OVR_Pos)                 </span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 3292</a></span><span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79"> 3293</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)    </span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 3294</a></span><span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; I2C_ISR_PECERR_Pos)              </span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 3295</a></span><span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671"> 3296</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)    </span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 3297</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; I2C_ISR_TIMEOUT_Pos)             </span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 3298</a></span><span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216"> 3299</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)    </span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 3300</a></span><span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; I2C_ISR_ALERT_Pos)               </span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 3301</a></span><span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6"> 3302</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)    </span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 3303</a></span><span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; I2C_ISR_BUSY_Pos)                </span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 3304</a></span><span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7"> 3305</a></span><span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)    </span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 3306</a></span><span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1UL &lt;&lt; I2C_ISR_DIR_Pos)                 </span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 3307</a></span><span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb"> 3308</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)    </span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4"> 3309</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; I2C_ISR_ADDCODE_Pos)            </span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 3310</a></span><span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2"> 3313</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)     </span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 3314</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ADDRCF_Pos)              </span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 3315</a></span><span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c"> 3316</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)     </span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 3317</a></span><span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; I2C_ICR_NACKCF_Pos)              </span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 3318</a></span><span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1"> 3319</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)     </span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 3320</a></span><span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; I2C_ICR_STOPCF_Pos)              </span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 3321</a></span><span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b"> 3322</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)     </span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 3323</a></span><span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; I2C_ICR_BERRCF_Pos)              </span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 3324</a></span><span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4"> 3325</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)     </span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 3326</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; I2C_ICR_ARLOCF_Pos)              </span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 3327</a></span><span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"> 3328</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)    </span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 3329</a></span><span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; I2C_ICR_OVRCF_Pos)               </span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 3330</a></span><span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb"> 3331</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)    </span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 3332</a></span><span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; I2C_ICR_PECCF_Pos)               </span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 3333</a></span><span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3"> 3334</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)    </span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 3335</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; I2C_ICR_TIMOUTCF_Pos)            </span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 3336</a></span><span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6"> 3337</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)    </span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3"> 3338</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; I2C_ICR_ALERTCF_Pos)             </span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 3339</a></span><span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb"> 3342</a></span><span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)     </span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b"> 3343</a></span><span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; I2C_PECR_PEC_Pos)               </span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 3344</a></span><span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a"> 3347</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)     </span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27"> 3348</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; I2C_RXDR_RXDATA_Pos)            </span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 3349</a></span><span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943"> 3352</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)     </span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae"> 3353</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; I2C_TXDR_TXDATA_Pos)            </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 3354</a></span><span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c"> 3362</a></span><span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)             </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 3363</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                      </span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 3364</a></span><span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7"> 3367</a></span><span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)             </span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 3368</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 3369</a></span><span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 3370</a></span><span class="preprocessor">#define IWDG_PR_PR_0         (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 3371</a></span><span class="preprocessor">#define IWDG_PR_PR_1         (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 3372</a></span><span class="preprocessor">#define IWDG_PR_PR_2         (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                          </span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618"> 3375</a></span><span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)             </span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 3376</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                       </span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 3377</a></span><span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1"> 3380</a></span><span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)             </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 3381</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                         </span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 3382</a></span><span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec"> 3383</a></span><span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)             </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 3384</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                         </span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 3385</a></span><span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e"> 3386</a></span><span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)             </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe"> 3387</a></span><span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1UL &lt;&lt; IWDG_SR_WVU_Pos)                         </span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 3388</a></span><span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8"> 3391</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)             </span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34"> 3392</a></span><span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFUL &lt;&lt; IWDG_WINR_WIN_Pos)                     </span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 3393</a></span><span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">/*                          LCD Controller (LCD)                              */</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span> </div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment">/*******************  Bit definition for LCD_CR register  *********************/</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd"> 3402</a></span><span class="preprocessor">#define LCD_CR_LCDEN_Pos            (0U)      </span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52"> 3403</a></span><span class="preprocessor">#define LCD_CR_LCDEN_Msk            (0x1UL &lt;&lt; LCD_CR_LCDEN_Pos)                 </span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed"> 3404</a></span><span class="preprocessor">#define LCD_CR_LCDEN                LCD_CR_LCDEN_Msk                           </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c"> 3405</a></span><span class="preprocessor">#define LCD_CR_VSEL_Pos             (1U)      </span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725"> 3406</a></span><span class="preprocessor">#define LCD_CR_VSEL_Msk             (0x1UL &lt;&lt; LCD_CR_VSEL_Pos)                  </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1"> 3407</a></span><span class="preprocessor">#define LCD_CR_VSEL                 LCD_CR_VSEL_Msk                            </span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58"> 3409</a></span><span class="preprocessor">#define LCD_CR_DUTY_Pos             (2U)      </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35"> 3410</a></span><span class="preprocessor">#define LCD_CR_DUTY_Msk             (0x7UL &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794"> 3411</a></span><span class="preprocessor">#define LCD_CR_DUTY                 LCD_CR_DUTY_Msk                            </span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d"> 3412</a></span><span class="preprocessor">#define LCD_CR_DUTY_0               (0x1UL &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba"> 3413</a></span><span class="preprocessor">#define LCD_CR_DUTY_1               (0x2UL &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da"> 3414</a></span><span class="preprocessor">#define LCD_CR_DUTY_2               (0x4UL &lt;&lt; LCD_CR_DUTY_Pos)                  </span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db"> 3416</a></span><span class="preprocessor">#define LCD_CR_BIAS_Pos             (5U)      </span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d"> 3417</a></span><span class="preprocessor">#define LCD_CR_BIAS_Msk             (0x3UL &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5"> 3418</a></span><span class="preprocessor">#define LCD_CR_BIAS                 LCD_CR_BIAS_Msk                            </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c"> 3419</a></span><span class="preprocessor">#define LCD_CR_BIAS_0               (0x1UL &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75"> 3420</a></span><span class="preprocessor">#define LCD_CR_BIAS_1               (0x2UL &lt;&lt; LCD_CR_BIAS_Pos)                  </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799"> 3422</a></span><span class="preprocessor">#define LCD_CR_MUX_SEG_Pos          (7U)      </span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e"> 3423</a></span><span class="preprocessor">#define LCD_CR_MUX_SEG_Msk          (0x1UL &lt;&lt; LCD_CR_MUX_SEG_Pos)               </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0"> 3424</a></span><span class="preprocessor">#define LCD_CR_MUX_SEG              LCD_CR_MUX_SEG_Msk                         </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0a78492fc98cc9d947f43b84b1ae91"> 3426</a></span><span class="preprocessor">#define LCD_CR_BUFEN_Pos            (8U)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68fb73bc882d8e8436dddc060c8797cf"> 3427</a></span><span class="preprocessor">#define LCD_CR_BUFEN_Msk            (0x1UL &lt;&lt; LCD_CR_BUFEN_Pos)                 </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaeff7f8027fada7917c43baf2ca9b9b"> 3428</a></span><span class="preprocessor">#define LCD_CR_BUFEN                LCD_CR_BUFEN_Msk                           </span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment">/*******************  Bit definition for LCD_FCR register  ********************/</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a"> 3431</a></span><span class="preprocessor">#define LCD_FCR_HD_Pos              (0U)      </span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664"> 3432</a></span><span class="preprocessor">#define LCD_FCR_HD_Msk              (0x1UL &lt;&lt; LCD_FCR_HD_Pos)                   </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd"> 3433</a></span><span class="preprocessor">#define LCD_FCR_HD                  LCD_FCR_HD_Msk                             </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd"> 3434</a></span><span class="preprocessor">#define LCD_FCR_SOFIE_Pos           (1U)      </span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e"> 3435</a></span><span class="preprocessor">#define LCD_FCR_SOFIE_Msk           (0x1UL &lt;&lt; LCD_FCR_SOFIE_Pos)                </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf"> 3436</a></span><span class="preprocessor">#define LCD_FCR_SOFIE               LCD_FCR_SOFIE_Msk                          </span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693"> 3437</a></span><span class="preprocessor">#define LCD_FCR_UDDIE_Pos           (3U)      </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890"> 3438</a></span><span class="preprocessor">#define LCD_FCR_UDDIE_Msk           (0x1UL &lt;&lt; LCD_FCR_UDDIE_Pos)                </span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d"> 3439</a></span><span class="preprocessor">#define LCD_FCR_UDDIE               LCD_FCR_UDDIE_Msk                          </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857"> 3441</a></span><span class="preprocessor">#define LCD_FCR_PON_Pos             (4U)      </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220"> 3442</a></span><span class="preprocessor">#define LCD_FCR_PON_Msk             (0x7UL &lt;&lt; LCD_FCR_PON_Pos)                  </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e"> 3443</a></span><span class="preprocessor">#define LCD_FCR_PON                 LCD_FCR_PON_Msk                            </span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116"> 3444</a></span><span class="preprocessor">#define LCD_FCR_PON_0               (0x1UL &lt;&lt; LCD_FCR_PON_Pos)                  </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68"> 3445</a></span><span class="preprocessor">#define LCD_FCR_PON_1               (0x2UL &lt;&lt; LCD_FCR_PON_Pos)                  </span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5"> 3446</a></span><span class="preprocessor">#define LCD_FCR_PON_2               (0x4UL &lt;&lt; LCD_FCR_PON_Pos)                  </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa"> 3448</a></span><span class="preprocessor">#define LCD_FCR_DEAD_Pos            (7U)      </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85"> 3449</a></span><span class="preprocessor">#define LCD_FCR_DEAD_Msk            (0x7UL &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61"> 3450</a></span><span class="preprocessor">#define LCD_FCR_DEAD                LCD_FCR_DEAD_Msk                           </span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38"> 3451</a></span><span class="preprocessor">#define LCD_FCR_DEAD_0              (0x1UL &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6"> 3452</a></span><span class="preprocessor">#define LCD_FCR_DEAD_1              (0x2UL &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8"> 3453</a></span><span class="preprocessor">#define LCD_FCR_DEAD_2              (0x4UL &lt;&lt; LCD_FCR_DEAD_Pos)                 </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c"> 3455</a></span><span class="preprocessor">#define LCD_FCR_CC_Pos              (10U)     </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae"> 3456</a></span><span class="preprocessor">#define LCD_FCR_CC_Msk              (0x7UL &lt;&lt; LCD_FCR_CC_Pos)                   </span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109"> 3457</a></span><span class="preprocessor">#define LCD_FCR_CC                  LCD_FCR_CC_Msk                             </span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e"> 3458</a></span><span class="preprocessor">#define LCD_FCR_CC_0                (0x1UL &lt;&lt; LCD_FCR_CC_Pos)                   </span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01"> 3459</a></span><span class="preprocessor">#define LCD_FCR_CC_1                (0x2UL &lt;&lt; LCD_FCR_CC_Pos)                   </span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837"> 3460</a></span><span class="preprocessor">#define LCD_FCR_CC_2                (0x4UL &lt;&lt; LCD_FCR_CC_Pos)                   </span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259"> 3462</a></span><span class="preprocessor">#define LCD_FCR_BLINKF_Pos          (13U)     </span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2"> 3463</a></span><span class="preprocessor">#define LCD_FCR_BLINKF_Msk          (0x7UL &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502"> 3464</a></span><span class="preprocessor">#define LCD_FCR_BLINKF              LCD_FCR_BLINKF_Msk                         </span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e"> 3465</a></span><span class="preprocessor">#define LCD_FCR_BLINKF_0            (0x1UL &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e"> 3466</a></span><span class="preprocessor">#define LCD_FCR_BLINKF_1            (0x2UL &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391"> 3467</a></span><span class="preprocessor">#define LCD_FCR_BLINKF_2            (0x4UL &lt;&lt; LCD_FCR_BLINKF_Pos)               </span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a"> 3469</a></span><span class="preprocessor">#define LCD_FCR_BLINK_Pos           (16U)     </span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf"> 3470</a></span><span class="preprocessor">#define LCD_FCR_BLINK_Msk           (0x3UL &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9"> 3471</a></span><span class="preprocessor">#define LCD_FCR_BLINK               LCD_FCR_BLINK_Msk                          </span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f"> 3472</a></span><span class="preprocessor">#define LCD_FCR_BLINK_0             (0x1UL &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de"> 3473</a></span><span class="preprocessor">#define LCD_FCR_BLINK_1             (0x2UL &lt;&lt; LCD_FCR_BLINK_Pos)                </span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a"> 3475</a></span><span class="preprocessor">#define LCD_FCR_DIV_Pos             (18U)     </span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c"> 3476</a></span><span class="preprocessor">#define LCD_FCR_DIV_Msk             (0xFUL &lt;&lt; LCD_FCR_DIV_Pos)                  </span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064"> 3477</a></span><span class="preprocessor">#define LCD_FCR_DIV                 LCD_FCR_DIV_Msk                            </span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67"> 3478</a></span><span class="preprocessor">#define LCD_FCR_PS_Pos              (22U)     </span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5"> 3479</a></span><span class="preprocessor">#define LCD_FCR_PS_Msk              (0xFUL &lt;&lt; LCD_FCR_PS_Pos)                   </span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f"> 3480</a></span><span class="preprocessor">#define LCD_FCR_PS                  LCD_FCR_PS_Msk                             </span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment">/*******************  Bit definition for LCD_SR register  *********************/</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f"> 3483</a></span><span class="preprocessor">#define LCD_SR_ENS_Pos              (0U)      </span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49"> 3484</a></span><span class="preprocessor">#define LCD_SR_ENS_Msk              (0x1UL &lt;&lt; LCD_SR_ENS_Pos)                   </span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7"> 3485</a></span><span class="preprocessor">#define LCD_SR_ENS                  LCD_SR_ENS_Msk                             </span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d"> 3486</a></span><span class="preprocessor">#define LCD_SR_SOF_Pos              (1U)      </span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde"> 3487</a></span><span class="preprocessor">#define LCD_SR_SOF_Msk              (0x1UL &lt;&lt; LCD_SR_SOF_Pos)                   </span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e"> 3488</a></span><span class="preprocessor">#define LCD_SR_SOF                  LCD_SR_SOF_Msk                             </span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602"> 3489</a></span><span class="preprocessor">#define LCD_SR_UDR_Pos              (2U)      </span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a"> 3490</a></span><span class="preprocessor">#define LCD_SR_UDR_Msk              (0x1UL &lt;&lt; LCD_SR_UDR_Pos)                   </span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317"> 3491</a></span><span class="preprocessor">#define LCD_SR_UDR                  LCD_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4"> 3492</a></span><span class="preprocessor">#define LCD_SR_UDD_Pos              (3U)      </span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623"> 3493</a></span><span class="preprocessor">#define LCD_SR_UDD_Msk              (0x1UL &lt;&lt; LCD_SR_UDD_Pos)                   </span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c"> 3494</a></span><span class="preprocessor">#define LCD_SR_UDD                  LCD_SR_UDD_Msk                             </span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02"> 3495</a></span><span class="preprocessor">#define LCD_SR_RDY_Pos              (4U)      </span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972"> 3496</a></span><span class="preprocessor">#define LCD_SR_RDY_Msk              (0x1UL &lt;&lt; LCD_SR_RDY_Pos)                   </span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9"> 3497</a></span><span class="preprocessor">#define LCD_SR_RDY                  LCD_SR_RDY_Msk                             </span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e"> 3498</a></span><span class="preprocessor">#define LCD_SR_FCRSR_Pos            (5U)      </span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d"> 3499</a></span><span class="preprocessor">#define LCD_SR_FCRSR_Msk            (0x1UL &lt;&lt; LCD_SR_FCRSR_Pos)                 </span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90"> 3500</a></span><span class="preprocessor">#define LCD_SR_FCRSR                LCD_SR_FCRSR_Msk                           </span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment">/*******************  Bit definition for LCD_CLR register  ********************/</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a"> 3503</a></span><span class="preprocessor">#define LCD_CLR_SOFC_Pos            (1U)      </span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4"> 3504</a></span><span class="preprocessor">#define LCD_CLR_SOFC_Msk            (0x1UL &lt;&lt; LCD_CLR_SOFC_Pos)                 </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90"> 3505</a></span><span class="preprocessor">#define LCD_CLR_SOFC                LCD_CLR_SOFC_Msk                           </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b"> 3506</a></span><span class="preprocessor">#define LCD_CLR_UDDC_Pos            (3U)      </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394"> 3507</a></span><span class="preprocessor">#define LCD_CLR_UDDC_Msk            (0x1UL &lt;&lt; LCD_CLR_UDDC_Pos)                 </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"> 3508</a></span><span class="preprocessor">#define LCD_CLR_UDDC                LCD_CLR_UDDC_Msk                           </span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">/*******************  Bit definition for LCD_RAM register  ********************/</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233"> 3511</a></span><span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Pos    (0U)      </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073"> 3512</a></span><span class="preprocessor">#define LCD_RAM_SEGMENT_DATA_Msk    (0xFFFFFFFFUL &lt;&lt; LCD_RAM_SEGMENT_DATA_Pos)  </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca"> 3513</a></span><span class="preprocessor">#define LCD_RAM_SEGMENT_DATA        LCD_RAM_SEGMENT_DATA_Msk                   </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment">/*                         Low Power Timer (LPTTIM)                           */</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528"> 3521</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Pos          (0U)      </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293"> 3522</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_CMPM_Pos)               </span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29"> 3523</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM              LPTIM_ISR_CMPM_Msk                         </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9"> 3524</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Pos          (1U)      </span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b"> 3525</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Msk          (0x1UL &lt;&lt; LPTIM_ISR_ARRM_Pos)               </span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7"> 3526</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM              LPTIM_ISR_ARRM_Msk                         </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83"> 3527</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos       (2U)      </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032"> 3528</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk       (0x1UL &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)            </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014"> 3529</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG           LPTIM_ISR_EXTTRIG_Msk                      </span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566"> 3530</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos         (3U)      </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81"> 3531</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_CMPOK_Pos)              </span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870"> 3532</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK             LPTIM_ISR_CMPOK_Msk                        </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d"> 3533</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Pos         (4U)      </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a"> 3534</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Msk         (0x1UL &lt;&lt; LPTIM_ISR_ARROK_Pos)              </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1"> 3535</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK             LPTIM_ISR_ARROK_Msk                        </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19"> 3536</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Pos            (5U)      </span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7"> 3537</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Msk            (0x1UL &lt;&lt; LPTIM_ISR_UP_Pos)                 </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609"> 3538</a></span><span class="preprocessor">#define LPTIM_ISR_UP                LPTIM_ISR_UP_Msk                           </span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde"> 3539</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Pos          (6U)      </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd"> 3540</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Msk          (0x1UL &lt;&lt; LPTIM_ISR_DOWN_Pos)               </span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223"> 3541</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN              LPTIM_ISR_DOWN_Msk                         </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b"> 3544</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos        (0U)      </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8"> 3545</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_CMPMCF_Pos)             </span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e"> 3546</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF            LPTIM_ICR_CMPMCF_Msk                       </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892"> 3547</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos        (1U)      </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc"> 3548</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_ARRMCF_Pos)             </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c"> 3549</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF            LPTIM_ICR_ARRMCF_Msk                       </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8"> 3550</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos     (2U)      </span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63"> 3551</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk     (0x1UL &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)          </span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f"> 3552</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF         LPTIM_ICR_EXTTRIGCF_Msk                    </span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01"> 3553</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos       (3U)      </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6"> 3554</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)            </span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d"> 3555</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF           LPTIM_ICR_CMPOKCF_Msk                      </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b"> 3556</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos       (4U)      </span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226"> 3557</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_ARROKCF_Pos)            </span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d"> 3558</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF           LPTIM_ICR_ARROKCF_Msk                      </span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1"> 3559</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Pos          (5U)      </span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d"> 3560</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_UPCF_Pos)               </span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969"> 3561</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF              LPTIM_ICR_UPCF_Msk                         </span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622"> 3562</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos        (6U)      </span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73"> 3563</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk        (0x1UL &lt;&lt; LPTIM_ICR_DOWNCF_Pos)             </span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe"> 3564</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF            LPTIM_ICR_DOWNCF_Msk                       </span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0"> 3567</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos        (0U)      </span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3"> 3568</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_CMPMIE_Pos)             </span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057"> 3569</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE            LPTIM_IER_CMPMIE_Msk                       </span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d"> 3570</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos        (1U)      </span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d"> 3571</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_ARRMIE_Pos)             </span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7"> 3572</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE            LPTIM_IER_ARRMIE_Msk                       </span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2"> 3573</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos     (2U)      </span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56"> 3574</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk     (0x1UL &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)          </span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1"> 3575</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE         LPTIM_IER_EXTTRIGIE_Msk                    </span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015"> 3576</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos       (3U)      </span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7"> 3577</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_CMPOKIE_Pos)            </span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684"> 3578</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE           LPTIM_IER_CMPOKIE_Msk                      </span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2"> 3579</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos       (4U)      </span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3"> 3580</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_ARROKIE_Pos)            </span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119"> 3581</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE           LPTIM_IER_ARROKIE_Msk                      </span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b"> 3582</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Pos          (5U)      </span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3"> 3583</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_UPIE_Pos)               </span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211"> 3584</a></span><span class="preprocessor">#define LPTIM_IER_UPIE              LPTIM_IER_UPIE_Msk                         </span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5"> 3585</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos        (6U)      </span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30"> 3586</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk        (0x1UL &lt;&lt; LPTIM_IER_DOWNIE_Pos)             </span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4"> 3587</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE            LPTIM_IER_DOWNIE_Msk                       </span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4"> 3590</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos        (0U)      </span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2"> 3591</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk        (0x1UL &lt;&lt; LPTIM_CFGR_CKSEL_Pos)             </span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a"> 3592</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL            LPTIM_CFGR_CKSEL_Msk                       </span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1"> 3594</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos        (1U)      </span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93"> 3595</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff"> 3596</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL            LPTIM_CFGR_CKPOL_Msk                       </span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5"> 3597</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605"> 3598</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)             </span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837"> 3600</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos        (3U)      </span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef"> 3601</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk        (0x3UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5"> 3602</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT            LPTIM_CFGR_CKFLT_Msk                       </span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d"> 3603</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_0          (0x1UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9"> 3604</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_1          (0x2UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)             </span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72"> 3606</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos       (6U)      </span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"> 3607</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"> 3608</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT           LPTIM_CFGR_TRGFLT_Msk                      </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d"> 3609</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce"> 3610</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)            </span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91"> 3612</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos        (9U)      </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5"> 3613</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk        (0x7UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c"> 3614</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC            LPTIM_CFGR_PRESC_Msk                       </span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16"> 3615</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_0          (0x1UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a"> 3616</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_1          (0x2UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74"> 3617</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_2          (0x4UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)             </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a"> 3619</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos      (13U)     </span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15"> 3620</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk      (0x7UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634"> 3621</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL          LPTIM_CFGR_TRIGSEL_Msk                     </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d"> 3622</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0        (0x1UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88"> 3623</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1        (0x2UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc"> 3624</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2        (0x4UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)           </span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf"> 3626</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos       (17U)     </span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d"> 3627</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk       (0x3UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4"> 3628</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN           LPTIM_CFGR_TRIGEN_Msk                      </span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f"> 3629</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0         (0x1UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9"> 3630</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1         (0x2UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)            </span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4"> 3632</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos       (19U)     </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76"> 3633</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)            </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da"> 3634</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT           LPTIM_CFGR_TIMOUT_Msk                      </span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd"> 3635</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos         (20U)     </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3"> 3636</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_WAVE_Pos)              </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c"> 3637</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE             LPTIM_CFGR_WAVE_Msk                        </span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5"> 3638</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos       (21U)     </span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7"> 3639</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk       (0x1UL &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)            </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e"> 3640</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL           LPTIM_CFGR_WAVPOL_Msk                      </span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5"> 3641</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos      (22U)     </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51"> 3642</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk      (0x1UL &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)           </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d"> 3643</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD          LPTIM_CFGR_PRELOAD_Msk                     </span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0"> 3644</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos    (23U)     </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a"> 3645</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk    (0x1UL &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)         </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0"> 3646</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE        LPTIM_CFGR_COUNTMODE_Msk                   </span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e"> 3647</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Pos          (24U)     </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab"> 3648</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Msk          (0x1UL &lt;&lt; LPTIM_CFGR_ENC_Pos)               </span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172"> 3649</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC              LPTIM_CFGR_ENC_Msk                         </span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49"> 3652</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Pos         (0U)      </span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a"> 3653</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Msk         (0x1UL &lt;&lt; LPTIM_CR_ENABLE_Pos)              </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73"> 3654</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE             LPTIM_CR_ENABLE_Msk                        </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426"> 3655</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos        (1U)      </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8"> 3656</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_SNGSTRT_Pos)             </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514"> 3657</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT            LPTIM_CR_SNGSTRT_Msk                       </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca"> 3658</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos        (2U)      </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1"> 3659</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk        (0x1UL &lt;&lt; LPTIM_CR_CNTSTRT_Pos)             </span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3"> 3660</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT            LPTIM_CR_CNTSTRT_Msk                       </span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656"> 3663</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Pos           (0U)      </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394"> 3664</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Msk           (0xFFFFUL &lt;&lt; LPTIM_CMP_CMP_Pos)             </span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f"> 3665</a></span><span class="preprocessor">#define LPTIM_CMP_CMP               LPTIM_CMP_CMP_Msk                          </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb"> 3668</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Pos           (0U)      </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a"> 3669</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Msk           (0xFFFFUL &lt;&lt; LPTIM_ARR_ARR_Pos)             </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb"> 3670</a></span><span class="preprocessor">#define LPTIM_ARR_ARR               LPTIM_ARR_ARR_Msk                          </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50"> 3673</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Pos           (0U)      </span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8"> 3674</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Msk           (0xFFFFUL &lt;&lt; LPTIM_CNT_CNT_Pos)             </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae"> 3675</a></span><span class="preprocessor">#define LPTIM_CNT_CNT               LPTIM_CNT_CNT_Msk                          </span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment">/*                            MIFARE   Firewall                               */</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span> </div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment">/*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0076a5a9831d54729bbd623f5591034e"> 3684</a></span><span class="preprocessor">#define FW_CSSA_ADD_Pos      (8U)             </span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd76599403cff4092a2db15bdbe930d9"> 3685</a></span><span class="preprocessor">#define FW_CSSA_ADD_Msk      (0xFFFFUL &lt;&lt; FW_CSSA_ADD_Pos)                      </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21f4723f86ff84442046517a54437639"> 3686</a></span><span class="preprocessor">#define FW_CSSA_ADD          FW_CSSA_ADD_Msk                                   </span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70aa7fe5093aa27a7f589f4d9117d76"> 3687</a></span><span class="preprocessor">#define FW_CSL_LENG_Pos      (8U)             </span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5612a40539468c9ccaff50382e13b0c3"> 3688</a></span><span class="preprocessor">#define FW_CSL_LENG_Msk      (0x3FFFUL &lt;&lt; FW_CSL_LENG_Pos)                      </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa33488e9d95973ccbc4eed189c7da"> 3689</a></span><span class="preprocessor">#define FW_CSL_LENG          FW_CSL_LENG_Msk                                   </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23fc42f68ef8d99cbdd7ac18f1fc5262"> 3690</a></span><span class="preprocessor">#define FW_NVDSSA_ADD_Pos    (8U)             </span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2668d487f9c5e6ab9fb44f833ddd46"> 3691</a></span><span class="preprocessor">#define FW_NVDSSA_ADD_Msk    (0xFFFFUL &lt;&lt; FW_NVDSSA_ADD_Pos)                    </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3413ee3df412954486f9429fc0b9820"> 3692</a></span><span class="preprocessor">#define FW_NVDSSA_ADD        FW_NVDSSA_ADD_Msk                                 </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5a93dda46eeff3fd15b91bec8fe61d"> 3693</a></span><span class="preprocessor">#define FW_NVDSL_LENG_Pos    (8U)             </span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3745d001d846403c2a491d2b141f4de4"> 3694</a></span><span class="preprocessor">#define FW_NVDSL_LENG_Msk    (0x3FFFUL &lt;&lt; FW_NVDSL_LENG_Pos)                    </span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3531efff755105e7b1992f05557132a"> 3695</a></span><span class="preprocessor">#define FW_NVDSL_LENG        FW_NVDSL_LENG_Msk                                 </span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72827da64e5ea3726b93b17200e20167"> 3696</a></span><span class="preprocessor">#define FW_VDSSA_ADD_Pos     (6U)             </span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9425663b205d3d185c17406d9f09315b"> 3697</a></span><span class="preprocessor">#define FW_VDSSA_ADD_Msk     (0x3FFUL &lt;&lt; FW_VDSSA_ADD_Pos)                      </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad4f892b670f2021050179741e204e8"> 3698</a></span><span class="preprocessor">#define FW_VDSSA_ADD         FW_VDSSA_ADD_Msk                                  </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e6732f6acd58c218b4e815641422466"> 3699</a></span><span class="preprocessor">#define FW_VDSL_LENG_Pos     (6U)             </span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8214361d14e7aee21e6476dbdde09891"> 3700</a></span><span class="preprocessor">#define FW_VDSL_LENG_Msk     (0x3FFUL &lt;&lt; FW_VDSL_LENG_Pos)                      </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b705b1fb809a0dad406ec93e0b4f03"> 3701</a></span><span class="preprocessor">#define FW_VDSL_LENG         FW_VDSL_LENG_Msk                                  </span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment">/**************************Bit definition for CR register *********************/</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dd3b2648e37f708c05b91731239ccc"> 3704</a></span><span class="preprocessor">#define FW_CR_FPA_Pos        (0U)             </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c98a71d65c8fa3d76eda9ef53d38fd8"> 3705</a></span><span class="preprocessor">#define FW_CR_FPA_Msk        (0x1UL &lt;&lt; FW_CR_FPA_Pos)                           </span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ac72c1481916d4563c5f96c8f74add"> 3706</a></span><span class="preprocessor">#define FW_CR_FPA            FW_CR_FPA_Msk                                     </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae63743a0f8c3a631a423d513406e379"> 3707</a></span><span class="preprocessor">#define FW_CR_VDS_Pos        (1U)             </span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga126091e997fe3e2ce864d8120ed12982"> 3708</a></span><span class="preprocessor">#define FW_CR_VDS_Msk        (0x1UL &lt;&lt; FW_CR_VDS_Pos)                           </span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f452419d99466427cf33e1db878f21b"> 3709</a></span><span class="preprocessor">#define FW_CR_VDS            FW_CR_VDS_Msk                                     </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193d175fa753aa9f3deb2b7ed6175c7c"> 3710</a></span><span class="preprocessor">#define FW_CR_VDE_Pos        (2U)             </span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga160c08aaa9164059d8967defa6f6bc59"> 3711</a></span><span class="preprocessor">#define FW_CR_VDE_Msk        (0x1UL &lt;&lt; FW_CR_VDE_Pos)                           </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e816a182be558f130651f8697c70266"> 3712</a></span><span class="preprocessor">#define FW_CR_VDE            FW_CR_VDE_Msk                                     </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">/*                          Power Control (PWR)                               */</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span> </div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065"> 3720</a></span><span class="preprocessor">#define PWR_PVD_SUPPORT                     </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0"> 3723</a></span><span class="preprocessor">#define PWR_CR_LPSDSR_Pos          (0U)       </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d"> 3724</a></span><span class="preprocessor">#define PWR_CR_LPSDSR_Msk          (0x1UL &lt;&lt; PWR_CR_LPSDSR_Pos)                 </span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79"> 3725</a></span><span class="preprocessor">#define PWR_CR_LPSDSR              PWR_CR_LPSDSR_Msk                           </span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e"> 3726</a></span><span class="preprocessor">#define PWR_CR_PDDS_Pos            (1U)       </span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 3727</a></span><span class="preprocessor">#define PWR_CR_PDDS_Msk            (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)                   </span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 3728</a></span><span class="preprocessor">#define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f"> 3729</a></span><span class="preprocessor">#define PWR_CR_CWUF_Pos            (2U)       </span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 3730</a></span><span class="preprocessor">#define PWR_CR_CWUF_Msk            (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)                   </span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 3731</a></span><span class="preprocessor">#define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09"> 3732</a></span><span class="preprocessor">#define PWR_CR_CSBF_Pos            (3U)       </span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 3733</a></span><span class="preprocessor">#define PWR_CR_CSBF_Msk            (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)                   </span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 3734</a></span><span class="preprocessor">#define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3"> 3735</a></span><span class="preprocessor">#define PWR_CR_PVDE_Pos            (4U)       </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 3736</a></span><span class="preprocessor">#define PWR_CR_PVDE_Msk            (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)                   </span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 3737</a></span><span class="preprocessor">#define PWR_CR_PVDE                PWR_CR_PVDE_Msk                             </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef"> 3739</a></span><span class="preprocessor">#define PWR_CR_PLS_Pos             (5U)       </span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 3740</a></span><span class="preprocessor">#define PWR_CR_PLS_Msk             (0x7UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 3741</a></span><span class="preprocessor">#define PWR_CR_PLS                 PWR_CR_PLS_Msk                              </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 3742</a></span><span class="preprocessor">#define PWR_CR_PLS_0               (0x1UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 3743</a></span><span class="preprocessor">#define PWR_CR_PLS_1               (0x2UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="preprocessor">#define PWR_CR_PLS_2               (0x4UL &lt;&lt; PWR_CR_PLS_Pos)                    </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 3747</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV0            (0x00000000U)                               </span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 3748</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV1            (0x00000020U)                               </span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 3749</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV2            (0x00000040U)                               </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 3750</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV3            (0x00000060U)                               </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 3751</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV4            (0x00000080U)                               </span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 3752</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV5            (0x000000A0U)                               </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 3753</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV6            (0x000000C0U)                               </span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 3754</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV7            (0x000000E0U)                               </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e"> 3756</a></span><span class="preprocessor">#define PWR_CR_DBP_Pos             (8U)       </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 3757</a></span><span class="preprocessor">#define PWR_CR_DBP_Msk             (0x1UL &lt;&lt; PWR_CR_DBP_Pos)                    </span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 3758</a></span><span class="preprocessor">#define PWR_CR_DBP                 PWR_CR_DBP_Msk                              </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a"> 3759</a></span><span class="preprocessor">#define PWR_CR_ULP_Pos             (9U)       </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d"> 3760</a></span><span class="preprocessor">#define PWR_CR_ULP_Msk             (0x1UL &lt;&lt; PWR_CR_ULP_Pos)                    </span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03"> 3761</a></span><span class="preprocessor">#define PWR_CR_ULP                 PWR_CR_ULP_Msk                              </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4"> 3762</a></span><span class="preprocessor">#define PWR_CR_FWU_Pos             (10U)      </span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde"> 3763</a></span><span class="preprocessor">#define PWR_CR_FWU_Msk             (0x1UL &lt;&lt; PWR_CR_FWU_Pos)                    </span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8"> 3764</a></span><span class="preprocessor">#define PWR_CR_FWU                 PWR_CR_FWU_Msk                              </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28"> 3766</a></span><span class="preprocessor">#define PWR_CR_VOS_Pos             (11U)      </span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 3767</a></span><span class="preprocessor">#define PWR_CR_VOS_Msk             (0x3UL &lt;&lt; PWR_CR_VOS_Pos)                    </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 3768</a></span><span class="preprocessor">#define PWR_CR_VOS                 PWR_CR_VOS_Msk                              </span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 3769</a></span><span class="preprocessor">#define PWR_CR_VOS_0               (0x1UL &lt;&lt; PWR_CR_VOS_Pos)                    </span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 3770</a></span><span class="preprocessor">#define PWR_CR_VOS_1               (0x2UL &lt;&lt; PWR_CR_VOS_Pos)                    </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e"> 3771</a></span><span class="preprocessor">#define PWR_CR_DSEEKOFF_Pos        (13U)      </span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906"> 3772</a></span><span class="preprocessor">#define PWR_CR_DSEEKOFF_Msk        (0x1UL &lt;&lt; PWR_CR_DSEEKOFF_Pos)               </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026"> 3773</a></span><span class="preprocessor">#define PWR_CR_DSEEKOFF            PWR_CR_DSEEKOFF_Msk                         </span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921"> 3774</a></span><span class="preprocessor">#define PWR_CR_LPRUN_Pos           (14U)      </span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de"> 3775</a></span><span class="preprocessor">#define PWR_CR_LPRUN_Msk           (0x1UL &lt;&lt; PWR_CR_LPRUN_Pos)                  </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad"> 3776</a></span><span class="preprocessor">#define PWR_CR_LPRUN               PWR_CR_LPRUN_Msk                            </span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305"> 3779</a></span><span class="preprocessor">#define PWR_CSR_WUF_Pos            (0U)       </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 3780</a></span><span class="preprocessor">#define PWR_CSR_WUF_Msk            (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)                   </span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 3781</a></span><span class="preprocessor">#define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f"> 3782</a></span><span class="preprocessor">#define PWR_CSR_SBF_Pos            (1U)       </span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 3783</a></span><span class="preprocessor">#define PWR_CSR_SBF_Msk            (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)                   </span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 3784</a></span><span class="preprocessor">#define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532"> 3785</a></span><span class="preprocessor">#define PWR_CSR_PVDO_Pos           (2U)       </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 3786</a></span><span class="preprocessor">#define PWR_CSR_PVDO_Msk           (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)                  </span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 3787</a></span><span class="preprocessor">#define PWR_CSR_PVDO               PWR_CSR_PVDO_Msk                            </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629"> 3788</a></span><span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Pos    (3U)       </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca"> 3789</a></span><span class="preprocessor">#define PWR_CSR_VREFINTRDYF_Msk    (0x1UL &lt;&lt; PWR_CSR_VREFINTRDYF_Pos)           </span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba"> 3790</a></span><span class="preprocessor">#define PWR_CSR_VREFINTRDYF        PWR_CSR_VREFINTRDYF_Msk                     </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607"> 3791</a></span><span class="preprocessor">#define PWR_CSR_VOSF_Pos           (4U)       </span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3"> 3792</a></span><span class="preprocessor">#define PWR_CSR_VOSF_Msk           (0x1UL &lt;&lt; PWR_CSR_VOSF_Pos)                  </span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1"> 3793</a></span><span class="preprocessor">#define PWR_CSR_VOSF               PWR_CSR_VOSF_Msk                            </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f"> 3794</a></span><span class="preprocessor">#define PWR_CSR_REGLPF_Pos         (5U)       </span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f"> 3795</a></span><span class="preprocessor">#define PWR_CSR_REGLPF_Msk         (0x1UL &lt;&lt; PWR_CSR_REGLPF_Pos)                </span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7"> 3796</a></span><span class="preprocessor">#define PWR_CSR_REGLPF             PWR_CSR_REGLPF_Msk                          </span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c"> 3798</a></span><span class="preprocessor">#define PWR_CSR_EWUP1_Pos          (8U)       </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 3799</a></span><span class="preprocessor">#define PWR_CSR_EWUP1_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP1_Pos)                 </span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 3800</a></span><span class="preprocessor">#define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           </span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4"> 3801</a></span><span class="preprocessor">#define PWR_CSR_EWUP2_Pos          (9U)       </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 3802</a></span><span class="preprocessor">#define PWR_CSR_EWUP2_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP2_Pos)                 </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 3803</a></span><span class="preprocessor">#define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           </span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d"> 3804</a></span><span class="preprocessor">#define PWR_CSR_EWUP3_Pos          (10U)      </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8"> 3805</a></span><span class="preprocessor">#define PWR_CSR_EWUP3_Msk          (0x1UL &lt;&lt; PWR_CSR_EWUP3_Pos)                 </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 3806</a></span><span class="preprocessor">#define PWR_CSR_EWUP3              PWR_CSR_EWUP3_Msk                           </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment">/*</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="comment">*/</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab"> 3816</a></span><span class="preprocessor">#define RCC_HSI48_SUPPORT           </span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9b9dbaf5ec725482b6d1f24cd02f86d"> 3817</a></span><span class="preprocessor">#define RCC_HSECSS_SUPPORT          </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a3bce22ffc91ba571f4bbc5408a8fbf"> 3818</a></span><span class="preprocessor">#define RCC_MCO3_SUPPORT            </span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga132b7cc0d16cda16ae49ca4b7898a014"> 3819</a></span><span class="preprocessor">#define RCC_MCO3_AF2_SUPPORT        </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585"> 3822</a></span><span class="preprocessor">#define RCC_CR_HSION_Pos                 (0U) </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 3823</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                 (0x1UL &lt;&lt; RCC_CR_HSION_Pos)            </span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 3824</a></span><span class="preprocessor">#define RCC_CR_HSION                     RCC_CR_HSION_Msk                      </span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952"> 3825</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Pos              (1U) </span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366"> 3826</a></span><span class="preprocessor">#define RCC_CR_HSIKERON_Msk              (0x1UL &lt;&lt; RCC_CR_HSIKERON_Pos)         </span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0"> 3827</a></span><span class="preprocessor">#define RCC_CR_HSIKERON                  RCC_CR_HSIKERON_Msk                   </span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9"> 3828</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                (2U) </span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 3829</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)           </span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 3830</a></span><span class="preprocessor">#define RCC_CR_HSIRDY                    RCC_CR_HSIRDY_Msk                     </span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4f9ca5c86ff3b73e74bafb359ce230"> 3831</a></span><span class="preprocessor">#define RCC_CR_HSIDIVEN_Pos              (3U) </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083"> 3832</a></span><span class="preprocessor">#define RCC_CR_HSIDIVEN_Msk              (0x1UL &lt;&lt; RCC_CR_HSIDIVEN_Pos)         </span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc"> 3833</a></span><span class="preprocessor">#define RCC_CR_HSIDIVEN                  RCC_CR_HSIDIVEN_Msk                   </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f"> 3834</a></span><span class="preprocessor">#define RCC_CR_HSIDIVF_Pos               (4U) </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba91231bbfa2e24b20ec5912615f66c3"> 3835</a></span><span class="preprocessor">#define RCC_CR_HSIDIVF_Msk               (0x1UL &lt;&lt; RCC_CR_HSIDIVF_Pos)          </span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4"> 3836</a></span><span class="preprocessor">#define RCC_CR_HSIDIVF                   RCC_CR_HSIDIVF_Msk                    </span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6337a24b6a64d572be4e8b36dcf7c9d"> 3837</a></span><span class="preprocessor">#define RCC_CR_HSIOUTEN_Pos              (5U) </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a162f902dec5df99a49514c91805edf"> 3838</a></span><span class="preprocessor">#define RCC_CR_HSIOUTEN_Msk              (0x1UL &lt;&lt; RCC_CR_HSIOUTEN_Pos)         </span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac049bc4d37d37802f71adf32a9c89526"> 3839</a></span><span class="preprocessor">#define RCC_CR_HSIOUTEN                  RCC_CR_HSIOUTEN_Msk                   </span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958"> 3840</a></span><span class="preprocessor">#define RCC_CR_MSION_Pos                 (8U) </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29"> 3841</a></span><span class="preprocessor">#define RCC_CR_MSION_Msk                 (0x1UL &lt;&lt; RCC_CR_MSION_Pos)            </span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795"> 3842</a></span><span class="preprocessor">#define RCC_CR_MSION                     RCC_CR_MSION_Msk                      </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f"> 3843</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Pos                (9U) </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162"> 3844</a></span><span class="preprocessor">#define RCC_CR_MSIRDY_Msk                (0x1UL &lt;&lt; RCC_CR_MSIRDY_Pos)           </span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07"> 3845</a></span><span class="preprocessor">#define RCC_CR_MSIRDY                    RCC_CR_MSIRDY_Msk                     </span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a"> 3846</a></span><span class="preprocessor">#define RCC_CR_HSEON_Pos                 (16U)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 3847</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                 (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)            </span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 3848</a></span><span class="preprocessor">#define RCC_CR_HSEON                     RCC_CR_HSEON_Msk                      </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285"> 3849</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                (17U)</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 3850</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)           </span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 3851</a></span><span class="preprocessor">#define RCC_CR_HSERDY                    RCC_CR_HSERDY_Msk                     </span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9"> 3852</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                (18U)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 3853</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)           </span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 3854</a></span><span class="preprocessor">#define RCC_CR_HSEBYP                    RCC_CR_HSEBYP_Msk                     </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f63c02f08dd7e6499a3172f3d72018"> 3855</a></span><span class="preprocessor">#define RCC_CR_CSSHSEON_Pos              (19U)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5ff7b33b2b95eac9d239907118f64e"> 3856</a></span><span class="preprocessor">#define RCC_CR_CSSHSEON_Msk              (0x1UL &lt;&lt; RCC_CR_CSSHSEON_Pos)         </span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3"> 3857</a></span><span class="preprocessor">#define RCC_CR_CSSHSEON                  RCC_CR_CSSHSEON_Msk                   </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e"> 3858</a></span><span class="preprocessor">#define RCC_CR_RTCPRE_Pos                (20U)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874"> 3859</a></span><span class="preprocessor">#define RCC_CR_RTCPRE_Msk                (0x3UL &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3"> 3860</a></span><span class="preprocessor">#define RCC_CR_RTCPRE                    RCC_CR_RTCPRE_Msk                     </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff"> 3861</a></span><span class="preprocessor">#define RCC_CR_RTCPRE_0                  (0x1UL &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829"> 3862</a></span><span class="preprocessor">#define RCC_CR_RTCPRE_1                  (0x2UL &lt;&lt; RCC_CR_RTCPRE_Pos)           </span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3"> 3863</a></span><span class="preprocessor">#define RCC_CR_PLLON_Pos                 (24U)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 3864</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                 (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)            </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 3865</a></span><span class="preprocessor">#define RCC_CR_PLLON                     RCC_CR_PLLON_Msk                      </span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4"> 3866</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                (25U)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 3867</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)           </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 3868</a></span><span class="preprocessor">#define RCC_CR_PLLRDY                    RCC_CR_PLLRDY_Msk                     </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 3871</a></span><span class="preprocessor">#define RCC_CR_CSSON     RCC_CR_CSSHSEON</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span> </div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="comment">/********************  Bit definition for RCC_ICSCR register  *****************/</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92"> 3874</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Pos             (0U) </span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef"> 3875</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_Msk             (0xFFUL &lt;&lt; RCC_ICSCR_HSICAL_Pos)       </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b"> 3876</a></span><span class="preprocessor">#define RCC_ICSCR_HSICAL                 RCC_ICSCR_HSICAL_Msk                  </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330"> 3877</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Pos            (8U) </span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa"> 3878</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_Msk            (0x1FUL &lt;&lt; RCC_ICSCR_HSITRIM_Pos)      </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804"> 3879</a></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM                RCC_ICSCR_HSITRIM_Msk                 </span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7"> 3881</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Pos           (13U)</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1"> 3882</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_Msk           (0x7UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232"> 3883</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE               RCC_ICSCR_MSIRANGE_Msk                </span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93"> 3884</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_0             (0x0UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8"> 3885</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1             (0x1UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d"> 3886</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2             (0x2UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920"> 3887</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_3             (0x3UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7"> 3888</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4             (0x4UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786"> 3889</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_5             (0x5UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea"> 3890</a></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_6             (0x6UL &lt;&lt; RCC_ICSCR_MSIRANGE_Pos)      </span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660"> 3891</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Pos             (16U)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850"> 3892</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_Msk             (0xFFUL &lt;&lt; RCC_ICSCR_MSICAL_Pos)       </span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c"> 3893</a></span><span class="preprocessor">#define RCC_ICSCR_MSICAL                 RCC_ICSCR_MSICAL_Msk                  </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6"> 3894</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Pos            (24U)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60"> 3895</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_Msk            (0xFFUL &lt;&lt; RCC_ICSCR_MSITRIM_Pos)      </span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6"> 3896</a></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM                RCC_ICSCR_MSITRIM_Msk                 </span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">/********************  Bit definition for RCC_CRRCR register  *****************/</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9"> 3899</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Pos            (0U) </span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe"> 3900</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON_Msk            (0x1UL &lt;&lt; RCC_CRRCR_HSI48ON_Pos)       </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e"> 3901</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48ON                RCC_CRRCR_HSI48ON_Msk                 </span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749"> 3902</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Pos           (1U) </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137"> 3903</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY_Msk           (0x1UL &lt;&lt; RCC_CRRCR_HSI48RDY_Pos)      </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3"> 3904</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48RDY               RCC_CRRCR_HSI48RDY_Msk                </span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73152ae0d3427efc128f500b2875a098"> 3905</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN_Pos     (2U) </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafced8ceab6d6b4a7832b7eb3bf138b"> 3906</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN_Msk     (0x1UL &lt;&lt; RCC_CRRCR_HSI48DIV6OUTEN_Pos) </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84d08fc7ed8d64be82f4a194ba4ac1f8"> 3907</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48DIV6OUTEN         RCC_CRRCR_HSI48DIV6OUTEN_Msk          </span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52"> 3908</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Pos           (8U) </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c"> 3909</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL_Msk           (0xFFUL &lt;&lt; RCC_CRRCR_HSI48CAL_Pos)     </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138"> 3910</a></span><span class="preprocessor">#define RCC_CRRCR_HSI48CAL               RCC_CRRCR_HSI48CAL_Msk                </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 3914</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)                              </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 3915</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 3916</a></span><span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 3917</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 3918</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb"> 3920</a></span><span class="preprocessor">#define RCC_CFGR_SW_MSI                      (0x00000000U)                     </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 3921</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSI                      (0x00000001U)                     </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 3922</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSE                      (0x00000002U)                     </span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="preprocessor">#define RCC_CFGR_SW_PLL                      (0x00000003U)                     </span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d"> 3926</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)                              </span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 3927</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 3928</a></span><span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 3929</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 3930</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5"> 3932</a></span><span class="preprocessor">#define RCC_CFGR_SWS_MSI                     (0x00000000U)                     </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 3933</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI                     (0x00000004U)                     </span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 3934</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE                     (0x00000008U)                     </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="preprocessor">#define RCC_CFGR_SWS_PLL                     (0x0000000CU)                     </span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90"> 3938</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)                              </span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 3939</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 3940</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 3941</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 3942</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 3943</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 3944</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 3946</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   (0x00000000U)                     </span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 3947</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   (0x00000080U)                     </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 3948</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   (0x00000090U)                     </span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 3949</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   (0x000000A0U)                     </span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 3950</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  (0x000000B0U)                     </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 3951</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  (0x000000C0U)                     </span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 3952</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 (0x000000D0U)                     </span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 3953</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 (0x000000E0U)                     </span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 (0x000000F0U)                     </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca"> 3957</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)                              </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 3958</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 3959</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 3960</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 3961</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 3962</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 3964</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  (0x00000000U)                     </span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 3965</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  (0x00000400U)                     </span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 3966</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  (0x00000500U)                     </span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 3967</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  (0x00000600U)                     </span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 (0x00000700U)                     </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6"> 3971</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)                             </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 3972</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 3973</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 3974</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 3975</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 3976</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 3978</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  (0x00000000U)                     </span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 3979</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  (0x00002000U)                     </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 3980</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  (0x00002800U)                     </span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 3981</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  (0x00003000U)                     </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 3982</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 (0x00003800U)                     </span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7"> 3984</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Pos                (15U)                             </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5"> 3985</a></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK_Msk                (0x1UL &lt;&lt; RCC_CFGR_STOPWUCK_Pos)   </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span><span class="preprocessor">#define RCC_CFGR_STOPWUCK                    RCC_CFGR_STOPWUCK_Msk             </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4"> 3989</a></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                  (16U)                             </span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 3990</a></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                  (0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 3991</a></span><span class="preprocessor">#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               </span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b"> 3993</a></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI                  (0x00000000U)                     </span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span><span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE                  (0x00010000U)                     </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4"> 3998</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                  (18U)                             </span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 3999</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                  (0xFUL &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 4000</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL                      RCC_CFGR_PLLMUL_Msk               </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 4001</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_0                    (0x1UL &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 4002</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_1                    (0x2UL &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf"> 4003</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_2                    (0x4UL &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 4004</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_3                    (0x8UL &lt;&lt; RCC_CFGR_PLLMUL_Pos)     </span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 4006</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL3                     (0x00000000U)                     </span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 4007</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL4                     (0x00040000U)                     </span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 4008</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL6                     (0x00080000U)                     </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 4009</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL8                     (0x000C0000U)                     </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 4010</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL12                    (0x00100000U)                     </span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58"> 4011</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL16                    (0x00140000U)                     </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675"> 4012</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL24                    (0x00180000U)                     </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4"> 4013</a></span><span class="preprocessor">#define RCC_CFGR_PLLMUL32                    (0x001C0000U)                     </span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="preprocessor">#define RCC_CFGR_PLLMUL48                    (0x00200000U)                     </span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b"> 4017</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_Pos                  (22U)                             </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e"> 4018</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_Msk                  (0x3UL &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede"> 4019</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV                      RCC_CFGR_PLLDIV_Msk               </span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a"> 4020</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_0                    (0x1UL &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b"> 4021</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_1                    (0x2UL &lt;&lt; RCC_CFGR_PLLDIV_Pos)     </span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44"> 4023</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV2_Pos                 (22U)                             </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1"> 4024</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV2_Msk                 (0x1UL &lt;&lt; RCC_CFGR_PLLDIV2_Pos)    </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0"> 4025</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV2                     RCC_CFGR_PLLDIV2_Msk              </span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b"> 4026</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV3_Pos                 (23U)                             </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232"> 4027</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV3_Msk                 (0x1UL &lt;&lt; RCC_CFGR_PLLDIV3_Pos)    </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32"> 4028</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV3                     RCC_CFGR_PLLDIV3_Msk              </span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47"> 4029</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV4_Pos                 (22U)                             </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca"> 4030</a></span><span class="preprocessor">#define RCC_CFGR_PLLDIV4_Msk                 (0x3UL &lt;&lt; RCC_CFGR_PLLDIV4_Pos)    </span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="preprocessor">#define RCC_CFGR_PLLDIV4                     RCC_CFGR_PLLDIV4_Msk              </span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7"> 4034</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Pos                  (24U)                             </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b"> 4035</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_Msk                  (0xFUL &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd"> 4036</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCOSEL_Msk               </span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9"> 4037</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64"> 4038</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84"> 4039</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794"> 4040</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_3                    (0x8UL &lt;&lt; RCC_CFGR_MCOSEL_Pos)     </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b"> 4042</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK              (0x00000000U)                     </span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"> 4043</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Pos           (24U)                             </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04"> 4044</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_Msk           (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_SYSCLK_Pos) </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc"> 4045</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCOSEL_SYSCLK_Msk        </span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43"> 4046</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Pos              (25U)                             </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564"> 4047</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_Msk              (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_HSI_Pos) </span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f"> 4048</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCOSEL_HSI_Msk           </span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f"> 4049</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Pos              (24U)                             </span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc"> 4050</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_Msk              (0x3UL &lt;&lt; RCC_CFGR_MCOSEL_MSI_Pos) </span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027"> 4051</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI                  RCC_CFGR_MCOSEL_MSI_Msk           </span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81"> 4052</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Pos              (26U)                             </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f"> 4053</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_Msk              (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_HSE_Pos) </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1"> 4054</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCOSEL_HSE_Msk           </span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003"> 4055</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Pos              (24U)                             </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677"> 4056</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_Msk              (0x5UL &lt;&lt; RCC_CFGR_MCOSEL_PLL_Pos) </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05"> 4057</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL                  RCC_CFGR_MCOSEL_PLL_Msk           </span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f"> 4058</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Pos              (25U)                             </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88"> 4059</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_Msk              (0x3UL &lt;&lt; RCC_CFGR_MCOSEL_LSI_Pos) </span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a"> 4060</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCOSEL_LSI_Msk           </span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5"> 4061</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Pos              (24U)                             </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079"> 4062</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_Msk              (0x7UL &lt;&lt; RCC_CFGR_MCOSEL_LSE_Pos) </span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c"> 4063</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCOSEL_LSE_Msk           </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69daa77a5c1d216eabc6aac2c68b8698"> 4064</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48_Pos            (27U)                             </span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2d89086f11f4816c20046bec1707752"> 4065</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48_Msk            (0x1UL &lt;&lt; RCC_CFGR_MCOSEL_HSI48_Pos) </span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900"> 4066</a></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI48                RCC_CFGR_MCOSEL_HSI48_Msk         </span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"> 4068</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                  (28U)                             </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 4069</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                  (0x7UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 4070</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE                      RCC_CFGR_MCOPRE_Msk               </span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9"> 4071</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b"> 4072</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246"> 4073</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_MCOPRE_Pos)     </span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 4075</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                 (0x00000000U)                     </span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 4076</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                 (0x10000000U)                     </span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 4077</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                 (0x20000000U)                     </span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 4078</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                 (0x30000000U)                     </span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 4079</a></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                (0x40000000U)                     </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 4082</a></span><span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK   RCC_CFGR_MCOSEL_NOCLOCK   </span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 4083</a></span><span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK    RCC_CFGR_MCOSEL_SYSCLK    </span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 4084</a></span><span class="preprocessor">#define RCC_CFGR_MCO_HSI       RCC_CFGR_MCOSEL_HSI       </span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"> 4085</a></span><span class="preprocessor">#define RCC_CFGR_MCO_MSI       RCC_CFGR_MCOSEL_MSI       </span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 4086</a></span><span class="preprocessor">#define RCC_CFGR_MCO_HSE       RCC_CFGR_MCOSEL_HSE       </span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 4087</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PLL       RCC_CFGR_MCOSEL_PLL       </span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 4088</a></span><span class="preprocessor">#define RCC_CFGR_MCO_LSI       RCC_CFGR_MCOSEL_LSI       </span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 4089</a></span><span class="preprocessor">#define RCC_CFGR_MCO_LSE       RCC_CFGR_MCOSEL_LSE       </span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="preprocessor">#ifdef RCC_CFGR_MCOSEL_HSI48</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9"> 4091</a></span><span class="preprocessor">#define RCC_CFGR_MCO_HSI48     RCC_CFGR_MCOSEL_HSI48   </span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span> </div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2"> 4094</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE                    RCC_CFGR_MCOPRE          </span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b"> 4095</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_1                  RCC_CFGR_MCOPRE_DIV1        </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b"> 4096</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_2                  RCC_CFGR_MCOPRE_DIV2        </span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11"> 4097</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_4                  RCC_CFGR_MCOPRE_DIV4        </span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d"> 4098</a></span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_8                  RCC_CFGR_MCOPRE_DIV8        </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="preprocessor">#define RCC_CFGR_MCO_PRE_16                 RCC_CFGR_MCOPRE_DIV16       </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e"> 4102</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Pos            (0U) </span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531"> 4103</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_LSIRDYIE_Pos)       </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a"> 4104</a></span><span class="preprocessor">#define RCC_CIER_LSIRDYIE                RCC_CIER_LSIRDYIE_Msk                 </span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1"> 4105</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Pos            (1U) </span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34"> 4106</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_LSERDYIE_Pos)       </span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450"> 4107</a></span><span class="preprocessor">#define RCC_CIER_LSERDYIE                RCC_CIER_LSERDYIE_Msk                 </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375"> 4108</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Pos            (2U) </span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10"> 4109</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_HSIRDYIE_Pos)       </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3"> 4110</a></span><span class="preprocessor">#define RCC_CIER_HSIRDYIE                RCC_CIER_HSIRDYIE_Msk                 </span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd"> 4111</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Pos            (3U) </span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8"> 4112</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_HSERDYIE_Pos)       </span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962"> 4113</a></span><span class="preprocessor">#define RCC_CIER_HSERDYIE                RCC_CIER_HSERDYIE_Msk                 </span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d"> 4114</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Pos            (4U) </span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f"> 4115</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_PLLRDYIE_Pos)       </span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba"> 4116</a></span><span class="preprocessor">#define RCC_CIER_PLLRDYIE                RCC_CIER_PLLRDYIE_Msk                 </span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59"> 4117</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Pos            (5U) </span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d"> 4118</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE_Msk            (0x1UL &lt;&lt; RCC_CIER_MSIRDYIE_Pos)       </span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6"> 4119</a></span><span class="preprocessor">#define RCC_CIER_MSIRDYIE                RCC_CIER_MSIRDYIE_Msk                 </span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19"> 4120</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Pos          (6U) </span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9"> 4121</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE_Msk          (0x1UL &lt;&lt; RCC_CIER_HSI48RDYIE_Pos)     </span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d"> 4122</a></span><span class="preprocessor">#define RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE_Msk               </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a14e34c87276db49242ee193188a7dd"> 4123</a></span><span class="preprocessor">#define RCC_CIER_CSSLSE_Pos              (7U) </span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4017cb889cf4561e7d2fddf23df3962e"> 4124</a></span><span class="preprocessor">#define RCC_CIER_CSSLSE_Msk              (0x1UL &lt;&lt; RCC_CIER_CSSLSE_Pos)         </span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab793d984273f76d0e4d5eb73fbe673"> 4125</a></span><span class="preprocessor">#define RCC_CIER_CSSLSE                  RCC_CIER_CSSLSE_Msk                   </span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="preprocessor">#define RCC_CIER_LSECSSIE                    RCC_CIER_CSSLSE</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span> </div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6"> 4131</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Pos             (0U) </span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047"> 4132</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_LSIRDYF_Pos)        </span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13"> 4133</a></span><span class="preprocessor">#define RCC_CIFR_LSIRDYF                 RCC_CIFR_LSIRDYF_Msk                  </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351"> 4134</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Pos             (1U) </span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2"> 4135</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_LSERDYF_Pos)        </span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93"> 4136</a></span><span class="preprocessor">#define RCC_CIFR_LSERDYF                 RCC_CIFR_LSERDYF_Msk                  </span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188"> 4137</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Pos             (2U) </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c"> 4138</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_HSIRDYF_Pos)        </span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a"> 4139</a></span><span class="preprocessor">#define RCC_CIFR_HSIRDYF                 RCC_CIFR_HSIRDYF_Msk                  </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5"> 4140</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Pos             (3U) </span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72"> 4141</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_HSERDYF_Pos)        </span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50"> 4142</a></span><span class="preprocessor">#define RCC_CIFR_HSERDYF                 RCC_CIFR_HSERDYF_Msk                  </span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f"> 4143</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Pos             (4U) </span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee"> 4144</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_PLLRDYF_Pos)        </span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"> 4145</a></span><span class="preprocessor">#define RCC_CIFR_PLLRDYF                 RCC_CIFR_PLLRDYF_Msk                  </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5"> 4146</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Pos             (5U) </span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574"> 4147</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF_Msk             (0x1UL &lt;&lt; RCC_CIFR_MSIRDYF_Pos)        </span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0"> 4148</a></span><span class="preprocessor">#define RCC_CIFR_MSIRDYF                 RCC_CIFR_MSIRDYF_Msk                  </span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e"> 4149</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Pos           (6U) </span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9"> 4150</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF_Msk           (0x1UL &lt;&lt; RCC_CIFR_HSI48RDYF_Pos)      </span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1"> 4151</a></span><span class="preprocessor">#define RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF_Msk                </span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35d69bd709fcf0cca70d1c5c4e07ee84"> 4152</a></span><span class="preprocessor">#define RCC_CIFR_CSSLSEF_Pos             (7U) </span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607"> 4153</a></span><span class="preprocessor">#define RCC_CIFR_CSSLSEF_Msk             (0x1UL &lt;&lt; RCC_CIFR_CSSLSEF_Pos)        </span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83"> 4154</a></span><span class="preprocessor">#define RCC_CIFR_CSSLSEF                 RCC_CIFR_CSSLSEF_Msk                  </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc6d9a3a5931428ee64ae57a385e7fd"> 4155</a></span><span class="preprocessor">#define RCC_CIFR_CSSHSEF_Pos             (8U) </span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3157873b147db1a0d30b251253389e"> 4156</a></span><span class="preprocessor">#define RCC_CIFR_CSSHSEF_Msk             (0x1UL &lt;&lt; RCC_CIFR_CSSHSEF_Pos)        </span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d9d3fc6b67f99596c7d00f15668a21"> 4157</a></span><span class="preprocessor">#define RCC_CIFR_CSSHSEF                 RCC_CIFR_CSSHSEF_Msk                  </span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5"> 4160</a></span><span class="preprocessor">#define RCC_CIFR_LSECSSF                    RCC_CIFR_CSSLSEF</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="preprocessor">#define RCC_CIFR_CSSF                       RCC_CIFR_CSSHSEF</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span> </div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77"> 4164</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Pos             (0U) </span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f"> 4165</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_LSIRDYC_Pos)        </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf"> 4166</a></span><span class="preprocessor">#define RCC_CICR_LSIRDYC                 RCC_CICR_LSIRDYC_Msk                  </span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5"> 4167</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Pos             (1U) </span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5"> 4168</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_LSERDYC_Pos)        </span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33"> 4169</a></span><span class="preprocessor">#define RCC_CICR_LSERDYC                 RCC_CICR_LSERDYC_Msk                  </span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9"> 4170</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Pos             (2U) </span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428"> 4171</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_HSIRDYC_Pos)        </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d"> 4172</a></span><span class="preprocessor">#define RCC_CICR_HSIRDYC                 RCC_CICR_HSIRDYC_Msk                  </span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa"> 4173</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Pos             (3U) </span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e"> 4174</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_HSERDYC_Pos)        </span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a"> 4175</a></span><span class="preprocessor">#define RCC_CICR_HSERDYC                 RCC_CICR_HSERDYC_Msk                  </span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6"> 4176</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Pos             (4U) </span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57"> 4177</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_PLLRDYC_Pos)        </span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7"> 4178</a></span><span class="preprocessor">#define RCC_CICR_PLLRDYC                 RCC_CICR_PLLRDYC_Msk                  </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad"> 4179</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Pos             (5U) </span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c"> 4180</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC_Msk             (0x1UL &lt;&lt; RCC_CICR_MSIRDYC_Pos)        </span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3"> 4181</a></span><span class="preprocessor">#define RCC_CICR_MSIRDYC                 RCC_CICR_MSIRDYC_Msk                  </span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6"> 4182</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Pos           (6U) </span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121"> 4183</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC_Msk           (0x1UL &lt;&lt; RCC_CICR_HSI48RDYC_Pos)      </span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885"> 4184</a></span><span class="preprocessor">#define RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC_Msk                </span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38f0cc6af836ecb8888c550589329fc"> 4185</a></span><span class="preprocessor">#define RCC_CICR_CSSLSEC_Pos             (7U) </span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89aade229e4ee5b332f76cf4b8ed2748"> 4186</a></span><span class="preprocessor">#define RCC_CICR_CSSLSEC_Msk             (0x1UL &lt;&lt; RCC_CICR_CSSLSEC_Pos)        </span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ba6d75180920360bf5514a14fa341ee"> 4187</a></span><span class="preprocessor">#define RCC_CICR_CSSLSEC                 RCC_CICR_CSSLSEC_Msk                  </span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f71e8e0f4be80ed0c1c283747947b9"> 4188</a></span><span class="preprocessor">#define RCC_CICR_CSSHSEC_Pos             (8U) </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f"> 4189</a></span><span class="preprocessor">#define RCC_CICR_CSSHSEC_Msk             (0x1UL &lt;&lt; RCC_CICR_CSSHSEC_Pos)        </span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196891a201b051ce52856326f40d53a7"> 4190</a></span><span class="preprocessor">#define RCC_CICR_CSSHSEC                 RCC_CICR_CSSHSEC_Msk                  </span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250"> 4193</a></span><span class="preprocessor">#define RCC_CICR_LSECSSC                    RCC_CICR_CSSLSEC</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23"> 4194</a></span><span class="preprocessor">#define RCC_CICR_CSSC                       RCC_CICR_CSSHSEC</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">/*****************  Bit definition for RCC_IOPRSTR register  ******************/</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea8f996d57c07e01dccf2705c45cce8"> 4196</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPARST_Pos          (0U) </span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33960f3e68407a0a5f6dcd4782b7f192"> 4197</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPARST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPARST_Pos)     </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9112f49863a0c886e2e6c3bc175157cd"> 4198</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPARST              RCC_IOPRSTR_IOPARST_Msk               </span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b568cdf453d238d62a32825f57fd7f8"> 4199</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPBRST_Pos          (1U) </span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8ef2f5a613058402bce3c3b16fdd48"> 4200</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPBRST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPBRST_Pos)     </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c603be4027c9030402ae534c88706ff"> 4201</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPBRST              RCC_IOPRSTR_IOPBRST_Msk               </span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a7f45dc0c931c9a66c98fb0ae2a2f4"> 4202</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPCRST_Pos          (2U) </span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0853148d1401199e8f4e870d19199df3"> 4203</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPCRST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPCRST_Pos)     </span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63bd89cd55311ebb25f8f7b9017a170"> 4204</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPCRST              RCC_IOPRSTR_IOPCRST_Msk               </span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3537ee941ce9986c4f7c6df1eac212"> 4205</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPDRST_Pos          (3U) </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246bb4058099693eb7d918cfe3c5c3a6"> 4206</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPDRST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPDRST_Pos)     </span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac879c583cd6fe60e38c2c82fada82bdf"> 4207</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPDRST              RCC_IOPRSTR_IOPDRST_Msk               </span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016563173c66bb65a19af8b00df20e03"> 4208</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPERST_Pos          (4U) </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8bf6318970ab8630cb1ffbbe27ac727"> 4209</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPERST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPERST_Pos)     </span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae863aaf2a2e39d06adfe76f65077e7bb"> 4210</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPERST              RCC_IOPRSTR_IOPERST_Msk               </span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9206fc592b8e3be98e0bda4e5862dd"> 4211</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPHRST_Pos          (7U) </span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3f899a066a5d38132498758165c0d99"> 4212</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPHRST_Msk          (0x1UL &lt;&lt; RCC_IOPRSTR_IOPHRST_Pos)     </span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga059e6f70bc2de0685e374c8f07d900fc"> 4213</a></span><span class="preprocessor">#define RCC_IOPRSTR_IOPHRST              RCC_IOPRSTR_IOPHRST_Msk               </span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d"> 4216</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOARST                RCC_IOPRSTR_IOPARST        </span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b"> 4217</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOBRST                RCC_IOPRSTR_IOPBRST        </span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2"> 4218</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOCRST                RCC_IOPRSTR_IOPCRST        </span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066"> 4219</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIODRST                RCC_IOPRSTR_IOPDRST        </span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd2548a93ede06bd7e1713cc47f07ec"> 4220</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOERST                RCC_IOPRSTR_IOPERST        </span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e"> 4221</a></span><span class="preprocessor">#define RCC_IOPRSTR_GPIOHRST                RCC_IOPRSTR_IOPHRST        </span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment">/******************  Bit definition for RCC_AHBRST register  ******************/</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a83ba2ecdcaeaf17cc5e101e1d342ed"> 4225</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMARST_Pos           (0U) </span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a641d73f91417ccc073f7a31d77f98"> 4226</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMARST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_DMARST_Pos)      </span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga689065607d47f0fc98134bdfb8f19e53"> 4227</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMARST               RCC_AHBRSTR_DMARST_Msk                </span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c2a487dbee04e29029574b9c2a85d3"> 4228</a></span><span class="preprocessor">#define RCC_AHBRSTR_MIFRST_Pos           (8U) </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16"> 4229</a></span><span class="preprocessor">#define RCC_AHBRSTR_MIFRST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_MIFRST_Pos)      </span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1"> 4230</a></span><span class="preprocessor">#define RCC_AHBRSTR_MIFRST               RCC_AHBRSTR_MIFRST_Msk                </span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7"> 4231</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Pos           (12U)</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706"> 4232</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_CRCRST_Pos)      </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde"> 4233</a></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST               RCC_AHBRSTR_CRCRST_Msk                </span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7"> 4234</a></span><span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Pos           (16U)</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3"> 4235</a></span><span class="preprocessor">#define RCC_AHBRSTR_TSCRST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_TSCRST_Pos)      </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7"> 4236</a></span><span class="preprocessor">#define RCC_AHBRSTR_TSCRST               RCC_AHBRSTR_TSCRST_Msk                </span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabad98c9109634ccac229541724fd36d"> 4237</a></span><span class="preprocessor">#define RCC_AHBRSTR_RNGRST_Pos           (20U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9cb2414ba939bd2e090d5d2af3824f"> 4238</a></span><span class="preprocessor">#define RCC_AHBRSTR_RNGRST_Msk           (0x1UL &lt;&lt; RCC_AHBRSTR_RNGRST_Pos)      </span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95"> 4239</a></span><span class="preprocessor">#define RCC_AHBRSTR_RNGRST               RCC_AHBRSTR_RNGRST_Msk                </span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c"> 4242</a></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST                 RCC_AHBRSTR_DMARST            </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47"> 4245</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos       (0U) </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4246</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk       (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos)  </span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 4247</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST           RCC_APB2RSTR_SYSCFGRST_Msk            </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae0fbf0d2dfa863d0919a128df4dc21"> 4248</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM21RST_Pos        (2U) </span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18461f9b548be5101198c619e744add6"> 4249</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM21RST_Msk        (0x1UL &lt;&lt; RCC_APB2RSTR_TIM21RST_Pos)   </span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715467b13f10779f1bfe8765b6ec5a78"> 4250</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM21RST            RCC_APB2RSTR_TIM21RST_Msk             </span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585e0eb2f4cf2aa624b4674f4588c1e1"> 4251</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM22RST_Pos        (5U) </span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea"> 4252</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM22RST_Msk        (0x1UL &lt;&lt; RCC_APB2RSTR_TIM22RST_Pos)   </span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga184639185db8569e2944bd671253e33e"> 4253</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM22RST            RCC_APB2RSTR_TIM22RST_Msk             </span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0"> 4254</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos          (9U) </span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 4255</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)     </span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 4256</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST              RCC_APB2RSTR_ADCRST_Msk               </span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946"> 4257</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos         (12U)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4258</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)    </span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 4259</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST             RCC_APB2RSTR_SPI1RST_Msk              </span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237"> 4260</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos       (14U)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4261</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk       (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)  </span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 4262</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST           RCC_APB2RSTR_USART1RST_Msk            </span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0ad7c106e53835f15602f580331d343"> 4263</a></span><span class="preprocessor">#define RCC_APB2RSTR_DBGRST_Pos          (22U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae681dbd156307328add31deac228dc15"> 4264</a></span><span class="preprocessor">#define RCC_APB2RSTR_DBGRST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_DBGRST_Pos)     </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fadb626fc6db83344a4f2ddb68843c2"> 4265</a></span><span class="preprocessor">#define RCC_APB2RSTR_DBGRST              RCC_APB2RSTR_DBGRST_Msk               </span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 4268</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                RCC_APB2RSTR_ADCRST           </span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45"> 4269</a></span><span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST              RCC_APB2RSTR_DBGRST           </span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span><span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c"> 4272</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos         (0U)</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 4273</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)    </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 4274</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST             RCC_APB1RSTR_TIM2RST_Msk              </span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0"> 4275</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos         (1U)</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 4276</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)    </span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 4277</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST             RCC_APB1RSTR_TIM3RST_Msk              </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8"> 4278</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos         (4U)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 4279</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos)    </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 4280</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST             RCC_APB1RSTR_TIM6RST_Msk              </span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989"> 4281</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos         (5U)</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748"> 4282</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos)    </span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 4283</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST             RCC_APB1RSTR_TIM7RST_Msk              </span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e"> 4284</a></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Pos          (9U)</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7"> 4285</a></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR_LCDRST_Pos)     </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede"> 4286</a></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST              RCC_APB1RSTR_LCDRST_Msk               </span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69"> 4287</a></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos         (11U)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 4288</a></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)    </span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 4289</a></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST             RCC_APB1RSTR_WWDGRST_Msk              </span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100"> 4290</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos         (14U)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4291</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)    </span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 4292</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST             RCC_APB1RSTR_SPI2RST_Msk              </span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119"> 4293</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos       (17U)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4294</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk       (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)  </span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 4295</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST           RCC_APB1RSTR_USART2RST_Msk            </span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4c8d8f5dc85f7e6debd3a2a8124e12"> 4296</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST_Pos      (18U)</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a371ba9242495275f4c776f4461830e"> 4297</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST_Msk      (0x1UL &lt;&lt; RCC_APB1RSTR_LPUART1RST_Pos) </span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1443fc7ce0408cc3ef9dfed7f141b924"> 4298</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPUART1RST          RCC_APB1RSTR_LPUART1RST_Msk           </span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832"> 4299</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Pos       (19U)</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18"> 4300</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART4RST_Msk       (0x1UL &lt;&lt; RCC_APB1RSTR_USART4RST_Pos)  </span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc"> 4301</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART4RST           RCC_APB1RSTR_USART4RST_Msk            </span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad47dce7f6466f9e7df3f401f088166c"> 4302</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART5RST_Pos       (20U)</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90261795d714b2390bdfa2dc36a1745d"> 4303</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART5RST_Msk       (0x1UL &lt;&lt; RCC_APB1RSTR_USART5RST_Pos)  </span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d56534823f416cf021a61c6a8e3e78f"> 4304</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART5RST           RCC_APB1RSTR_USART5RST_Msk            </span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882"> 4305</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos         (21U)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4306</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)    </span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 4307</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST             RCC_APB1RSTR_I2C1RST_Msk              </span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f"> 4308</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos         (22U)</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4309</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)    </span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 4310</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST             RCC_APB1RSTR_I2C2RST_Msk              </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d"> 4311</a></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST_Pos          (23U)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c"> 4312</a></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR_USBRST_Pos)     </span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f"> 4313</a></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST              RCC_APB1RSTR_USBRST_Msk               </span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a"> 4314</a></span><span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Pos          (27U)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2"> 4315</a></span><span class="preprocessor">#define RCC_APB1RSTR_CRSRST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR_CRSRST_Pos)     </span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30"> 4316</a></span><span class="preprocessor">#define RCC_APB1RSTR_CRSRST              RCC_APB1RSTR_CRSRST_Msk               </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0"> 4317</a></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos          (28U)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4318</a></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)     </span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 4319</a></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST              RCC_APB1RSTR_PWRRST_Msk               </span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76"> 4320</a></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos          (29U)</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 4321</a></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk          (0x1UL &lt;&lt; RCC_APB1RSTR_DACRST_Pos)     </span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 4322</a></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST              RCC_APB1RSTR_DACRST_Msk               </span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53"> 4323</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Pos         (30U)</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9"> 4324</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_I2C3RST_Pos)    </span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f"> 4325</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C3RST             RCC_APB1RSTR_I2C3RST_Msk              </span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09"> 4326</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Pos       (31U)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70"> 4327</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Msk       (0x1UL &lt;&lt; RCC_APB1RSTR_LPTIM1RST_Pos)  </span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69"> 4328</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST           RCC_APB1RSTR_LPTIM1RST_Msk            </span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="comment">/*****************  Bit definition for RCC_IOPENR register  ******************/</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf80b4c662ffcdb206bbfd0f106ad1c"> 4331</a></span><span class="preprocessor">#define RCC_IOPENR_IOPAEN_Pos            (0U) </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09876f02abf3bac9440d19985684d8ce"> 4332</a></span><span class="preprocessor">#define RCC_IOPENR_IOPAEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPAEN_Pos)       </span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993"> 4333</a></span><span class="preprocessor">#define RCC_IOPENR_IOPAEN                RCC_IOPENR_IOPAEN_Msk                 </span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d14c47335d718ad2a2aeed09f1cacb"> 4334</a></span><span class="preprocessor">#define RCC_IOPENR_IOPBEN_Pos            (1U) </span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007"> 4335</a></span><span class="preprocessor">#define RCC_IOPENR_IOPBEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPBEN_Pos)       </span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11407678d8632d701d0ca8e33bb6382b"> 4336</a></span><span class="preprocessor">#define RCC_IOPENR_IOPBEN                RCC_IOPENR_IOPBEN_Msk                 </span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9297865f544c723ea0f305f41825f2"> 4337</a></span><span class="preprocessor">#define RCC_IOPENR_IOPCEN_Pos            (2U) </span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae508277b58c69b2c212da1b11f432214"> 4338</a></span><span class="preprocessor">#define RCC_IOPENR_IOPCEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPCEN_Pos)       </span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980aaf5bc20a15289d16a83d4a624b22"> 4339</a></span><span class="preprocessor">#define RCC_IOPENR_IOPCEN                RCC_IOPENR_IOPCEN_Msk                 </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83cd582b46a210dfe447725b36759b7"> 4340</a></span><span class="preprocessor">#define RCC_IOPENR_IOPDEN_Pos            (3U) </span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d3cfab783af36d00ef5294cda5ca76"> 4341</a></span><span class="preprocessor">#define RCC_IOPENR_IOPDEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPDEN_Pos)       </span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e869541a3a2386d4ffb57958ac199b"> 4342</a></span><span class="preprocessor">#define RCC_IOPENR_IOPDEN                RCC_IOPENR_IOPDEN_Msk                 </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf947b84f05fac1959cafbb68f7e9b7d2"> 4343</a></span><span class="preprocessor">#define RCC_IOPENR_IOPEEN_Pos            (4U) </span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcea010f765e856364b7a01ba054ef89"> 4344</a></span><span class="preprocessor">#define RCC_IOPENR_IOPEEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPEEN_Pos)       </span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf1ed8b1f72fb07b53670edb358824d"> 4345</a></span><span class="preprocessor">#define RCC_IOPENR_IOPEEN                RCC_IOPENR_IOPEEN_Msk                 </span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae79d99054c794dda5376c29869d0b685"> 4346</a></span><span class="preprocessor">#define RCC_IOPENR_IOPHEN_Pos            (7U) </span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb25976351dfb4a5bd49fad3d50091b"> 4347</a></span><span class="preprocessor">#define RCC_IOPENR_IOPHEN_Msk            (0x1UL &lt;&lt; RCC_IOPENR_IOPHEN_Pos)       </span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d"> 4348</a></span><span class="preprocessor">#define RCC_IOPENR_IOPHEN                RCC_IOPENR_IOPHEN_Msk                 </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73"> 4351</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOAEN                  RCC_IOPENR_IOPAEN        </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad"> 4352</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOBEN                  RCC_IOPENR_IOPBEN        </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d"> 4353</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOCEN                  RCC_IOPENR_IOPCEN        </span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b"> 4354</a></span><span class="preprocessor">#define RCC_IOPENR_GPIODEN                  RCC_IOPENR_IOPDEN        </span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf11412d9383499a5fd110139c5b585d"> 4355</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOEEN                  RCC_IOPENR_IOPEEN        </span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5"> 4356</a></span><span class="preprocessor">#define RCC_IOPENR_GPIOHEN                  RCC_IOPENR_IOPHEN        </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span><span class="comment">/*****************  Bit definition for RCC_AHBENR register  ******************/</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff"> 4359</a></span><span class="preprocessor">#define RCC_AHBENR_DMAEN_Pos             (0U) </span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112"> 4360</a></span><span class="preprocessor">#define RCC_AHBENR_DMAEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_DMAEN_Pos)        </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6"> 4361</a></span><span class="preprocessor">#define RCC_AHBENR_DMAEN                 RCC_AHBENR_DMAEN_Msk                  </span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4649eec4d0098075b14f1b1884cf27f5"> 4362</a></span><span class="preprocessor">#define RCC_AHBENR_MIFEN_Pos             (8U) </span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5007c6e910037f98869c5121e2a11e1"> 4363</a></span><span class="preprocessor">#define RCC_AHBENR_MIFEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_MIFEN_Pos)        </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288"> 4364</a></span><span class="preprocessor">#define RCC_AHBENR_MIFEN                 RCC_AHBENR_MIFEN_Msk                  </span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc"> 4365</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos             (12U)</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 4366</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)        </span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 4367</a></span><span class="preprocessor">#define RCC_AHBENR_CRCEN                 RCC_AHBENR_CRCEN_Msk                  </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf"> 4368</a></span><span class="preprocessor">#define RCC_AHBENR_TSCEN_Pos             (16U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e"> 4369</a></span><span class="preprocessor">#define RCC_AHBENR_TSCEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_TSCEN_Pos)        </span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c"> 4370</a></span><span class="preprocessor">#define RCC_AHBENR_TSCEN                 RCC_AHBENR_TSCEN_Msk                  </span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f692ddd0f3b05ddaf7f6bd640e250c"> 4371</a></span><span class="preprocessor">#define RCC_AHBENR_RNGEN_Pos             (20U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0cc67b3c9c4807f034762a93a13554d"> 4372</a></span><span class="preprocessor">#define RCC_AHBENR_RNGEN_Msk             (0x1UL &lt;&lt; RCC_AHBENR_RNGEN_Pos)        </span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639"> 4373</a></span><span class="preprocessor">#define RCC_AHBENR_RNGEN                 RCC_AHBENR_RNGEN_Msk                  </span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 4376</a></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN                   RCC_AHBENR_DMAEN              </span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  ******************/</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554"> 4379</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos         (0U) </span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4380</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk         (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)    </span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 4381</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN             RCC_APB2ENR_SYSCFGEN_Msk              </span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4377efc0a3e3d31db50c7a809ba297"> 4382</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM21EN_Pos          (2U) </span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37317223cee8154a79efa327402d157"> 4383</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM21EN_Msk          (0x1UL &lt;&lt; RCC_APB2ENR_TIM21EN_Pos)     </span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1d0d94a94a97cec83b5b272a70c25d"> 4384</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM21EN              RCC_APB2ENR_TIM21EN_Msk               </span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6259da8c09272f8f2208e87c4171076b"> 4385</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM22EN_Pos          (5U) </span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4"> 4386</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM22EN_Msk          (0x1UL &lt;&lt; RCC_APB2ENR_TIM22EN_Pos)     </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa272ceecbf1c1214098999a6afda74"> 4387</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM22EN              RCC_APB2ENR_TIM22EN_Msk               </span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f"> 4388</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN_Pos             (7U) </span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0"> 4389</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_FWEN_Pos)        </span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694"> 4390</a></span><span class="preprocessor">#define RCC_APB2ENR_FWEN                 RCC_APB2ENR_FWEN_Msk                  </span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64"> 4391</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos            (9U) </span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 4392</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_ADCEN_Pos)       </span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261"> 4393</a></span><span class="preprocessor">#define RCC_APB2ENR_ADCEN                RCC_APB2ENR_ADCEN_Msk                 </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309"> 4394</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos           (12U)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4395</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)      </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 4396</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN               RCC_APB2ENR_SPI1EN_Msk                </span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b"> 4397</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos         (14U)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4398</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk         (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)    </span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 4399</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN             RCC_APB2ENR_USART1EN_Msk              </span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b5e501617b4076af01adba1234dd36"> 4400</a></span><span class="preprocessor">#define RCC_APB2ENR_DBGEN_Pos            (22U)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678e51ccc6c1feaf66677192a1050578"> 4401</a></span><span class="preprocessor">#define RCC_APB2ENR_DBGEN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_DBGEN_Pos)       </span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b5b1edb1be818beedb0f5e010254b"> 4402</a></span><span class="preprocessor">#define RCC_APB2ENR_DBGEN                RCC_APB2ENR_DBGEN_Msk                 </span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span> </div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174a9c1b16e30c34905d0663bcd2387b"> 4406</a></span><span class="preprocessor">#define RCC_APB2ENR_MIFIEN                  RCC_APB2ENR_FWEN              </span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 4407</a></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN                  RCC_APB2ENR_ADCEN             </span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8"> 4408</a></span><span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN                RCC_APB2ENR_DBGEN             </span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29"> 4411</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos           (0U) </span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 4412</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)      </span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 4413</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN               RCC_APB1ENR_TIM2EN_Msk                </span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e"> 4414</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos           (1U) </span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 4415</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)      </span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 4416</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN               RCC_APB1ENR_TIM3EN_Msk                </span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71"> 4417</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos           (4U) </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 4418</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)      </span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 4419</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN               RCC_APB1ENR_TIM6EN_Msk                </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d"> 4420</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos           (5U) </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 4421</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)      </span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 4422</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN               RCC_APB1ENR_TIM7EN_Msk                </span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f"> 4423</a></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN_Pos            (9U) </span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2"> 4424</a></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR_LCDEN_Pos)       </span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12"> 4425</a></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN                RCC_APB1ENR_LCDEN_Msk                 </span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a"> 4426</a></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos           (11U)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4427</a></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)      </span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 4428</a></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN               RCC_APB1ENR_WWDGEN_Msk                </span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e"> 4429</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos           (14U)</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4430</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)      </span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 4431</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN               RCC_APB1ENR_SPI2EN_Msk                </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6"> 4432</a></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos         (17U)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 4433</a></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk         (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)    </span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 4434</a></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN             RCC_APB1ENR_USART2EN_Msk              </span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e1ce8b0c8c0b8ac750c3ff4003cac57"> 4435</a></span><span class="preprocessor">#define RCC_APB1ENR_LPUART1EN_Pos        (18U)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ddb164b53a52b916a38058d6ae0159"> 4436</a></span><span class="preprocessor">#define RCC_APB1ENR_LPUART1EN_Msk        (0x1UL &lt;&lt; RCC_APB1ENR_LPUART1EN_Pos)   </span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554083b0cd8a90df4428e718879d483a"> 4437</a></span><span class="preprocessor">#define RCC_APB1ENR_LPUART1EN            RCC_APB1ENR_LPUART1EN_Msk             </span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4"> 4438</a></span><span class="preprocessor">#define RCC_APB1ENR_USART4EN_Pos         (19U)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24"> 4439</a></span><span class="preprocessor">#define RCC_APB1ENR_USART4EN_Msk         (0x1UL &lt;&lt; RCC_APB1ENR_USART4EN_Pos)    </span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb"> 4440</a></span><span class="preprocessor">#define RCC_APB1ENR_USART4EN             RCC_APB1ENR_USART4EN_Msk              </span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04eb22838d48b21c147f35265bd87d78"> 4441</a></span><span class="preprocessor">#define RCC_APB1ENR_USART5EN_Pos         (20U)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539e3b970f9802ee9e32ac4a8cc199e"> 4442</a></span><span class="preprocessor">#define RCC_APB1ENR_USART5EN_Msk         (0x1UL &lt;&lt; RCC_APB1ENR_USART5EN_Pos)    </span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eca51cc36083c23c56638e91b0dfa09"> 4443</a></span><span class="preprocessor">#define RCC_APB1ENR_USART5EN             RCC_APB1ENR_USART5EN_Msk              </span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918"> 4444</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos           (21U)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4445</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)      </span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 4446</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN               RCC_APB1ENR_I2C1EN_Msk                </span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6"> 4447</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos           (22U)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4448</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)      </span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 4449</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN               RCC_APB1ENR_I2C2EN_Msk                </span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8"> 4450</a></span><span class="preprocessor">#define RCC_APB1ENR_USBEN_Pos            (23U)</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d"> 4451</a></span><span class="preprocessor">#define RCC_APB1ENR_USBEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR_USBEN_Pos)       </span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f"> 4452</a></span><span class="preprocessor">#define RCC_APB1ENR_USBEN                RCC_APB1ENR_USBEN_Msk                 </span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0"> 4453</a></span><span class="preprocessor">#define RCC_APB1ENR_CRSEN_Pos            (27U)</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e"> 4454</a></span><span class="preprocessor">#define RCC_APB1ENR_CRSEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR_CRSEN_Pos)       </span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf"> 4455</a></span><span class="preprocessor">#define RCC_APB1ENR_CRSEN                RCC_APB1ENR_CRSEN_Msk                 </span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c"> 4456</a></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos            (28U)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 4457</a></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)       </span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 4458</a></span><span class="preprocessor">#define RCC_APB1ENR_PWREN                RCC_APB1ENR_PWREN_Msk                 </span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789"> 4459</a></span><span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos            (29U)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 4460</a></span><span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk            (0x1UL &lt;&lt; RCC_APB1ENR_DACEN_Pos)       </span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 4461</a></span><span class="preprocessor">#define RCC_APB1ENR_DACEN                RCC_APB1ENR_DACEN_Msk                 </span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3"> 4462</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Pos           (30U)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36"> 4463</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_I2C3EN_Pos)      </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7"> 4464</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C3EN               RCC_APB1ENR_I2C3EN_Msk                </span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c"> 4465</a></span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Pos         (31U)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a"> 4466</a></span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Msk         (0x1UL &lt;&lt; RCC_APB1ENR_LPTIM1EN_Pos)    </span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd"> 4467</a></span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN             RCC_APB1ENR_LPTIM1EN_Msk              </span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment">/******************  Bit definition for RCC_IOPSMENR register  ****************/</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8851b7c5545c69b5e7dbe630f65dd315"> 4470</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN_Pos        (0U) </span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d"> 4471</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPASMEN_Pos)   </span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51815c48394ae41d5da292b3787e987e"> 4472</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPASMEN            RCC_IOPSMENR_IOPASMEN_Msk             </span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956b73951512794c30735e321fe95fe"> 4473</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN_Pos        (1U) </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90995b7c3b674fd0af83487a13f60ba2"> 4474</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPBSMEN_Pos)   </span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad470e6f17ce7d217ec224679087a95"> 4475</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPBSMEN            RCC_IOPSMENR_IOPBSMEN_Msk             </span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ce7426285b3a18b61cd5975cd007b13"> 4476</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN_Pos        (2U) </span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b397ac67f4e387266a97d13b491c1b0"> 4477</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPCSMEN_Pos)   </span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26a20029b5ae10535da73e9cc64309"> 4478</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPCSMEN            RCC_IOPSMENR_IOPCSMEN_Msk             </span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf164325419fae8ce1fa1584f91a000d7"> 4479</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN_Pos        (3U) </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80545284018c73ef01fe346e855832c"> 4480</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPDSMEN_Pos)   </span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3dfbe727c7431c88768cec50787e3cc"> 4481</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPDSMEN            RCC_IOPSMENR_IOPDSMEN_Msk             </span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adfa8f9f7300d54ce6d0f021618b808"> 4482</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN_Pos        (4U) </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f4dcf13f29ccc2e6dc0ccff98e966f"> 4483</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPESMEN_Pos)   </span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb8b4d424f32ae5520022f72c58e623"> 4484</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPESMEN            RCC_IOPSMENR_IOPESMEN_Msk             </span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1360661c14dbc96d9af4ad7d608abfd2"> 4485</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN_Pos        (7U) </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffc952889047091a2031fde76f70483"> 4486</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN_Msk        (0x1UL &lt;&lt; RCC_IOPSMENR_IOPHSMEN_Pos)   </span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0996420383a2644a915f6b5a768b45dd"> 4487</a></span><span class="preprocessor">#define RCC_IOPSMENR_IOPHSMEN            RCC_IOPSMENR_IOPHSMEN_Msk             </span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0"> 4490</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOASMEN              RCC_IOPSMENR_IOPASMEN        </span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a"> 4491</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOBSMEN              RCC_IOPSMENR_IOPBSMEN        </span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7"> 4492</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOCSMEN              RCC_IOPSMENR_IOPCSMEN        </span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701"> 4493</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIODSMEN              RCC_IOPSMENR_IOPDSMEN        </span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af8d2d66ee7cac69dd461d20ed832cf"> 4494</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOESMEN              RCC_IOPSMENR_IOPESMEN        </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976"> 4495</a></span><span class="preprocessor">#define RCC_IOPSMENR_GPIOHSMEN              RCC_IOPSMENR_IOPHSMEN        </span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment">/*****************  Bit definition for RCC_AHBSMENR register  ******************/</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3076d1b84d266ce349d8e855d2c7b0e"> 4498</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMASMEN_Pos         (0U) </span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2"> 4499</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMASMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_DMASMEN_Pos)    </span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba"> 4500</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMASMEN             RCC_AHBSMENR_DMASMEN_Msk              </span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7435a144b293e99ecdc1ee50a6e3ec89"> 4501</a></span><span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN_Pos         (8U) </span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e"> 4502</a></span><span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_MIFSMEN_Pos)    </span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a"> 4503</a></span><span class="preprocessor">#define RCC_AHBSMENR_MIFSMEN             RCC_AHBSMENR_MIFSMEN_Msk              </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203"> 4504</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Pos        (9U) </span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5"> 4505</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN_Msk        (0x1UL &lt;&lt; RCC_AHBSMENR_SRAMSMEN_Pos)   </span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534"> 4506</a></span><span class="preprocessor">#define RCC_AHBSMENR_SRAMSMEN            RCC_AHBSMENR_SRAMSMEN_Msk             </span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c"> 4507</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Pos         (12U)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03"> 4508</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_CRCSMEN_Pos)    </span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96"> 4509</a></span><span class="preprocessor">#define RCC_AHBSMENR_CRCSMEN             RCC_AHBSMENR_CRCSMEN_Msk              </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb7fbc4ddcc895be4bae2c9767fc8e2"> 4510</a></span><span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN_Pos         (16U)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d5aa3ffcd895b6833865eebcc39afb"> 4511</a></span><span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_TSCSMEN_Pos)    </span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f"> 4512</a></span><span class="preprocessor">#define RCC_AHBSMENR_TSCSMEN             RCC_AHBSMENR_TSCSMEN_Msk              </span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85bf97536615b51290f102723aa2424"> 4513</a></span><span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN_Pos         (20U)</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e863e1ea31d73d70774ed6612168dd"> 4514</a></span><span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN_Msk         (0x1UL &lt;&lt; RCC_AHBSMENR_RNGSMEN_Pos)    </span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2"> 4515</a></span><span class="preprocessor">#define RCC_AHBSMENR_RNGSMEN             RCC_AHBSMENR_RNGSMEN_Msk              </span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe"> 4518</a></span><span class="preprocessor">#define RCC_AHBSMENR_DMA1SMEN               RCC_AHBSMENR_DMASMEN          </span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="comment">/*****************  Bit definition for RCC_APB2SMENR register  ******************/</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed"> 4521</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Pos     (0U) </span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02"> 4522</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN_Msk     (0x1UL &lt;&lt; RCC_APB2SMENR_SYSCFGSMEN_Pos) </span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2"> 4523</a></span><span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN         RCC_APB2SMENR_SYSCFGSMEN_Msk          </span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840139a6a25349a0c4edf734aeaa40d5"> 4524</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN_Pos      (2U) </span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1b866e31782f46b260966d0d3310f"> 4525</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN_Msk      (0x1UL &lt;&lt; RCC_APB2SMENR_TIM21SMEN_Pos) </span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694fe22a4007d07c8f6a441f077555be"> 4526</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM21SMEN          RCC_APB2SMENR_TIM21SMEN_Msk           </span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ce304e6f5069b7ecdc2592cc09f8860"> 4527</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN_Pos      (5U) </span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423a50c6a5734b27c29acf85fb0dd51"> 4528</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN_Msk      (0x1UL &lt;&lt; RCC_APB2SMENR_TIM22SMEN_Pos) </span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62384b4e1c14bcfdebedf73e2d1eece"> 4529</a></span><span class="preprocessor">#define RCC_APB2SMENR_TIM22SMEN          RCC_APB2SMENR_TIM22SMEN_Msk           </span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d24d493fc07556e05ec8017ecafbc3"> 4530</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Pos        (9U) </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad92e6d75807875991e7ff41f633328b4"> 4531</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN_Msk        (0x1UL &lt;&lt; RCC_APB2SMENR_ADCSMEN_Pos)   </span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e4ae13a516accc51c42e7e44c718e5e"> 4532</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADCSMEN            RCC_APB2SMENR_ADCSMEN_Msk             </span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85"> 4533</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Pos       (12U)</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02"> 4534</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN_Msk       (0x1UL &lt;&lt; RCC_APB2SMENR_SPI1SMEN_Pos)  </span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4"> 4535</a></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN           RCC_APB2SMENR_SPI1SMEN_Msk            </span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974"> 4536</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Pos     (14U)</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921"> 4537</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN_Msk     (0x1UL &lt;&lt; RCC_APB2SMENR_USART1SMEN_Pos) </span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e"> 4538</a></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN         RCC_APB2SMENR_USART1SMEN_Msk          </span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bf8303e3ea1c75d29448b7ddcc9f956"> 4539</a></span><span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN_Pos        (22U)</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8255a9221b727ede136b2a5d6eca8d"> 4540</a></span><span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN_Msk        (0x1UL &lt;&lt; RCC_APB2SMENR_DBGSMEN_Pos)   </span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410"> 4541</a></span><span class="preprocessor">#define RCC_APB2SMENR_DBGSMEN            RCC_APB2SMENR_DBGSMEN_Msk             </span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga077f9c5c8462a611b2cb9f5160fd3b8e"> 4544</a></span><span class="preprocessor">#define RCC_APB2SMENR_ADC1SMEN              RCC_APB2SMENR_ADCSMEN         </span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015"> 4545</a></span><span class="preprocessor">#define RCC_APB2SMENR_DBGMCUSMEN            RCC_APB2SMENR_DBGSMEN         </span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">/*****************  Bit definition for RCC_APB1SMENR register  ******************/</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb7c9a90fffd5a443f69f0886f92f0e5"> 4548</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN_Pos       (0U) </span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa050311369feafe5d9a6351cc6449247"> 4549</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_TIM2SMEN_Pos)  </span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a2fdc0772dcf0bc2c0a448c56ce45b"> 4550</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM2SMEN           RCC_APB1SMENR_TIM2SMEN_Msk            </span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32845e8c7a3c241d7510eec10da5ea52"> 4551</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN_Pos       (1U) </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fa881e2ba9b7c3d4da243857e9570f"> 4552</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_TIM3SMEN_Pos)  </span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c7afec0290d12dbbf9c0503e0914815"> 4553</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM3SMEN           RCC_APB1SMENR_TIM3SMEN_Msk            </span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54acf2fc6486777970197a9a269da7d"> 4554</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN_Pos       (4U) </span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa"> 4555</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_TIM6SMEN_Pos)  </span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840e7c6c56539a0113dba358ea6e966a"> 4556</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM6SMEN           RCC_APB1SMENR_TIM6SMEN_Msk            </span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d81a458a6762a2859df20f1dfaa4887"> 4557</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN_Pos       (5U) </span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a7145b07e1f009a0327073be910f6e"> 4558</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_TIM7SMEN_Pos)  </span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabac86fe2e3a8a81d1f24b61388430a"> 4559</a></span><span class="preprocessor">#define RCC_APB1SMENR_TIM7SMEN           RCC_APB1SMENR_TIM7SMEN_Msk            </span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad387fd1f632c5e4fc3be827d00a3cf60"> 4560</a></span><span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN_Pos        (9U) </span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef43c803a70759b9da53b8bf35accdd"> 4561</a></span><span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR_LCDSMEN_Pos)   </span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdf59b39a76fb9ab06aa65689bd2c6ba"> 4562</a></span><span class="preprocessor">#define RCC_APB1SMENR_LCDSMEN            RCC_APB1SMENR_LCDSMEN_Msk             </span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb1fc932ad4e5a8ab38943ab778be69"> 4563</a></span><span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN_Pos       (11U)</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c69d8d53dd0113a8b4309d533622da"> 4564</a></span><span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_WWDGSMEN_Pos)  </span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f"> 4565</a></span><span class="preprocessor">#define RCC_APB1SMENR_WWDGSMEN           RCC_APB1SMENR_WWDGSMEN_Msk            </span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3afbfde0e8e9d4386ff85190a27ae2ac"> 4566</a></span><span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN_Pos       (14U)</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa6b68da776e32ad6497b678c20ae56a"> 4567</a></span><span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_SPI2SMEN_Pos)  </span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga783237a1f4b1a013721899d69d4a8aff"> 4568</a></span><span class="preprocessor">#define RCC_APB1SMENR_SPI2SMEN           RCC_APB1SMENR_SPI2SMEN_Msk            </span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ffa31d2784d72d72e3395c293438f0d"> 4569</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN_Pos     (17U)</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0431a5378a7339f5e332c7b7374fe3"> 4570</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN_Msk     (0x1UL &lt;&lt; RCC_APB1SMENR_USART2SMEN_Pos) </span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfb9681e4dd7d970db47a225fe471b7b"> 4571</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART2SMEN         RCC_APB1SMENR_USART2SMEN_Msk          </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bb7a5c0bec289225659d6b1737488b"> 4572</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN_Pos    (18U)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f"> 4573</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN_Msk    (0x1UL &lt;&lt; RCC_APB1SMENR_LPUART1SMEN_Pos) </span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070db3e277cd56d90d65c81ede851014"> 4574</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPUART1SMEN        RCC_APB1SMENR_LPUART1SMEN_Msk         </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd55f763acaa5fd6b27d7fc3b816047"> 4575</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN_Pos     (19U)</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dbc239598ff03cc6c7b8b5a075a7e6f"> 4576</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN_Msk     (0x1UL &lt;&lt; RCC_APB1SMENR_USART4SMEN_Pos) </span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb5ed14b0244dd143e17567a7d809a8"> 4577</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART4SMEN         RCC_APB1SMENR_USART4SMEN_Msk          </span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf2ac34c8766dd13310a8b092ddb956"> 4578</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN_Pos     (20U)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59195a21c48528f4c6ca90d05c38a998"> 4579</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN_Msk     (0x1UL &lt;&lt; RCC_APB1SMENR_USART5SMEN_Pos) </span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf8809043548b68a8bc9b1081f31c365"> 4580</a></span><span class="preprocessor">#define RCC_APB1SMENR_USART5SMEN         RCC_APB1SMENR_USART5SMEN_Msk          </span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42d4d9d7fee2ade307b08cde5b28ad0d"> 4581</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN_Pos       (21U)</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5977ba075e224463e2742eadfbb526d5"> 4582</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_I2C1SMEN_Pos)  </span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabed14695be0e96d0bc971a8c170a17f"> 4583</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C1SMEN           RCC_APB1SMENR_I2C1SMEN_Msk            </span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac24f1e8c54f31b6493f4f7091eab8b72"> 4584</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN_Pos       (22U)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972eda4421855cdcb34df4bc4cee23b1"> 4585</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_I2C2SMEN_Pos)  </span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9826cefcb2baf55a35e28a32da17ba47"> 4586</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C2SMEN           RCC_APB1SMENR_I2C2SMEN_Msk            </span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb30e9cf91ed2e0b73ad2b3a275deb36"> 4587</a></span><span class="preprocessor">#define RCC_APB1SMENR_USBSMEN_Pos        (23U)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6271ff69eb3f0927c8478f986761a2a0"> 4588</a></span><span class="preprocessor">#define RCC_APB1SMENR_USBSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR_USBSMEN_Pos)   </span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228"> 4589</a></span><span class="preprocessor">#define RCC_APB1SMENR_USBSMEN            RCC_APB1SMENR_USBSMEN_Msk             </span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9a340bfe922b7b23cdfd75a9828097"> 4590</a></span><span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN_Pos        (27U)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d"> 4591</a></span><span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR_CRSSMEN_Pos)   </span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515"> 4592</a></span><span class="preprocessor">#define RCC_APB1SMENR_CRSSMEN            RCC_APB1SMENR_CRSSMEN_Msk             </span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6d1f5ab5777e88b71b1d2403050f05d"> 4593</a></span><span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN_Pos        (28U)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63a8528f770ff8a351cbbefce1fc5db6"> 4594</a></span><span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR_PWRSMEN_Pos)   </span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710"> 4595</a></span><span class="preprocessor">#define RCC_APB1SMENR_PWRSMEN            RCC_APB1SMENR_PWRSMEN_Msk             </span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb0ee4630bc235a851252ed010daf12"> 4596</a></span><span class="preprocessor">#define RCC_APB1SMENR_DACSMEN_Pos        (29U)</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0"> 4597</a></span><span class="preprocessor">#define RCC_APB1SMENR_DACSMEN_Msk        (0x1UL &lt;&lt; RCC_APB1SMENR_DACSMEN_Pos)   </span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad037ac51be0ee9c0a799eb1cecd2fc70"> 4598</a></span><span class="preprocessor">#define RCC_APB1SMENR_DACSMEN            RCC_APB1SMENR_DACSMEN_Msk             </span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga438005f10ddd4f3d55e52755f942f1f2"> 4599</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN_Pos       (30U)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0deb31b6b5e9966b485cb4e63f06e580"> 4600</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN_Msk       (0x1UL &lt;&lt; RCC_APB1SMENR_I2C3SMEN_Pos)  </span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7044627987f472faf1ff7b20d07bce29"> 4601</a></span><span class="preprocessor">#define RCC_APB1SMENR_I2C3SMEN           RCC_APB1SMENR_I2C3SMEN_Msk            </span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164d5e3e325ea55f9ea9d23f613d8471"> 4602</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN_Pos     (31U)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b80b569622ec50dcab45bcb33e3216"> 4603</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN_Msk     (0x1UL &lt;&lt; RCC_APB1SMENR_LPTIM1SMEN_Pos) </span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga749d9d67812878066fb8161eb7d8c3d5"> 4604</a></span><span class="preprocessor">#define RCC_APB1SMENR_LPTIM1SMEN         RCC_APB1SMENR_LPTIM1SMEN_Msk          </span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment">/*******************  Bit definition for RCC_CCIPR register  *******************/</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96"> 4608</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Pos          (0U) </span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047"> 4609</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_Msk          (0x3UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c"> 4610</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL              RCC_CCIPR_USART1SEL_Msk               </span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c"> 4611</a></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_0            (0x1UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_1            (0x2UL &lt;&lt; RCC_CCIPR_USART1SEL_Pos)     </span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36"> 4615</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Pos          (2U) </span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3"> 4616</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_Msk          (0x3UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed"> 4617</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL              RCC_CCIPR_USART2SEL_Msk               </span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a"> 4618</a></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_0            (0x1UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_1            (0x2UL &lt;&lt; RCC_CCIPR_USART2SEL_Pos)     </span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489"> 4622</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Pos         (10U)</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914"> 4623</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_Msk         (0x3UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe"> 4624</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL             RCC_CCIPR_LPUART1SEL_Msk              </span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15"> 4625</a></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_0           (0x1UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_1           (0x2UL &lt;&lt; RCC_CCIPR_LPUART1SEL_Pos)    </span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3"> 4629</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Pos            (12U)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8"> 4630</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_Msk            (0x3UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653"> 4631</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL                RCC_CCIPR_I2C1SEL_Msk                 </span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7"> 4632</a></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_0              (0x1UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_1              (0x2UL &lt;&lt; RCC_CCIPR_I2C1SEL_Pos)       </span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22"> 4636</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Pos            (16U)</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3"> 4637</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_Msk            (0x3UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513"> 4638</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL                RCC_CCIPR_I2C3SEL_Msk                 </span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004"> 4639</a></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_0              (0x1UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_1              (0x2UL &lt;&lt; RCC_CCIPR_I2C3SEL_Pos)       </span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08"> 4643</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Pos          (18U)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855"> 4644</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_Msk          (0x3UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33"> 4645</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL              RCC_CCIPR_LPTIM1SEL_Msk               </span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b"> 4646</a></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_0            (0x1UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_1            (0x2UL &lt;&lt; RCC_CCIPR_LPTIM1SEL_Pos)     </span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94030019b2e15ba08ba31ae3a585ae1d"> 4650</a></span><span class="preprocessor">#define RCC_CCIPR_HSI48SEL_Pos           (26U)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaec8aa955619366800501dd5777d9b4f"> 4651</a></span><span class="preprocessor">#define RCC_CCIPR_HSI48SEL_Msk           (0x1UL &lt;&lt; RCC_CCIPR_HSI48SEL_Pos)      </span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e"> 4652</a></span><span class="preprocessor">#define RCC_CCIPR_HSI48SEL               RCC_CCIPR_HSI48SEL_Msk                </span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a1d41a28cb6ccb8e585a32a1dd408d"> 4655</a></span><span class="preprocessor">#define RCC_CCIPR_HSI48MSEL                 RCC_CCIPR_HSI48SEL</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span> </div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="comment">/*******************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8"> 4658</a></span><span class="preprocessor">#define RCC_CSR_LSION_Pos                (0U) </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4659</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)           </span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 4660</a></span><span class="preprocessor">#define RCC_CSR_LSION                    RCC_CSR_LSION_Msk                     </span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55"> 4661</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos               (1U) </span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4662</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk               (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)          </span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 4663</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY                   RCC_CSR_LSIRDY_Msk                    </span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36"> 4665</a></span><span class="preprocessor">#define RCC_CSR_LSEON_Pos                (8U) </span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b"> 4666</a></span><span class="preprocessor">#define RCC_CSR_LSEON_Msk                (0x1UL &lt;&lt; RCC_CSR_LSEON_Pos)           </span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a"> 4667</a></span><span class="preprocessor">#define RCC_CSR_LSEON                    RCC_CSR_LSEON_Msk                     </span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729"> 4668</a></span><span class="preprocessor">#define RCC_CSR_LSERDY_Pos               (9U) </span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2"> 4669</a></span><span class="preprocessor">#define RCC_CSR_LSERDY_Msk               (0x1UL &lt;&lt; RCC_CSR_LSERDY_Pos)          </span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c"> 4670</a></span><span class="preprocessor">#define RCC_CSR_LSERDY                   RCC_CSR_LSERDY_Msk                    </span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195"> 4671</a></span><span class="preprocessor">#define RCC_CSR_LSEBYP_Pos               (10U)</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e"> 4672</a></span><span class="preprocessor">#define RCC_CSR_LSEBYP_Msk               (0x1UL &lt;&lt; RCC_CSR_LSEBYP_Pos)          </span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b"> 4673</a></span><span class="preprocessor">#define RCC_CSR_LSEBYP                   RCC_CSR_LSEBYP_Msk                    </span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412"> 4675</a></span><span class="preprocessor">#define RCC_CSR_LSEDRV_Pos               (11U)</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5cefa46a0ea6af6b039a34e5267953"> 4676</a></span><span class="preprocessor">#define RCC_CSR_LSEDRV_Msk               (0x3UL &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815"> 4677</a></span><span class="preprocessor">#define RCC_CSR_LSEDRV                   RCC_CSR_LSEDRV_Msk                    </span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa646dd5c63e7f8fb647ba27898eab08f"> 4678</a></span><span class="preprocessor">#define RCC_CSR_LSEDRV_0                 (0x1UL &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8fed5734bffc6ea6250730c0c79bb0c"> 4679</a></span><span class="preprocessor">#define RCC_CSR_LSEDRV_1                 (0x2UL &lt;&lt; RCC_CSR_LSEDRV_Pos)          </span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993"> 4681</a></span><span class="preprocessor">#define RCC_CSR_LSECSSON_Pos             (13U)</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb"> 4682</a></span><span class="preprocessor">#define RCC_CSR_LSECSSON_Msk             (0x1UL &lt;&lt; RCC_CSR_LSECSSON_Pos)        </span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7"> 4683</a></span><span class="preprocessor">#define RCC_CSR_LSECSSON                 RCC_CSR_LSECSSON_Msk                  </span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978"> 4684</a></span><span class="preprocessor">#define RCC_CSR_LSECSSD_Pos              (14U)</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81"> 4685</a></span><span class="preprocessor">#define RCC_CSR_LSECSSD_Msk              (0x1UL &lt;&lt; RCC_CSR_LSECSSD_Pos)         </span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="preprocessor">#define RCC_CSR_LSECSSD                  RCC_CSR_LSECSSD_Msk                   </span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638"> 4689</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_Pos               (16U)</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535"> 4690</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_Msk               (0x3UL &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42"> 4691</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL                   RCC_CSR_RTCSEL_Msk                    </span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493"> 4692</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_0                 (0x1UL &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d"> 4693</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_1                 (0x2UL &lt;&lt; RCC_CSR_RTCSEL_Pos)          </span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446"> 4695</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_NOCLOCK               (0x00000000U)                     </span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b"> 4696</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Pos           (16U)</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb"> 4697</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_Msk           (0x1UL &lt;&lt; RCC_CSR_RTCSEL_LSE_Pos)      </span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c"> 4698</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSE               RCC_CSR_RTCSEL_LSE_Msk                </span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0"> 4699</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Pos           (17U)</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b"> 4700</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_Msk           (0x1UL &lt;&lt; RCC_CSR_RTCSEL_LSI_Pos)      </span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41"> 4701</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSI               RCC_CSR_RTCSEL_LSI_Msk                </span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c"> 4702</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Pos           (16U)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da"> 4703</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_Msk           (0x3UL &lt;&lt; RCC_CSR_RTCSEL_HSE_Pos)      </span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da"> 4704</a></span><span class="preprocessor">#define RCC_CSR_RTCSEL_HSE               RCC_CSR_RTCSEL_HSE_Msk                </span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3"> 4706</a></span><span class="preprocessor">#define RCC_CSR_RTCEN_Pos                (18U)</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739"> 4707</a></span><span class="preprocessor">#define RCC_CSR_RTCEN_Msk                (0x1UL &lt;&lt; RCC_CSR_RTCEN_Pos)           </span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9"> 4708</a></span><span class="preprocessor">#define RCC_CSR_RTCEN                    RCC_CSR_RTCEN_Msk                     </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70"> 4709</a></span><span class="preprocessor">#define RCC_CSR_RTCRST_Pos               (19U)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879"> 4710</a></span><span class="preprocessor">#define RCC_CSR_RTCRST_Msk               (0x1UL &lt;&lt; RCC_CSR_RTCRST_Pos)          </span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5"> 4711</a></span><span class="preprocessor">#define RCC_CSR_RTCRST                   RCC_CSR_RTCRST_Msk                    </span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4"> 4713</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                 (23U)</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4714</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                 (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)            </span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 4715</a></span><span class="preprocessor">#define RCC_CSR_RMVF                     RCC_CSR_RMVF_Msk                      </span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73"> 4716</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF_Pos               (24U)</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed"> 4717</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_FWRSTF_Pos)          </span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553"> 4718</a></span><span class="preprocessor">#define RCC_CSR_FWRSTF                   RCC_CSR_FWRSTF_Msk                    </span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb"> 4719</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos              (25U)</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 4720</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_OBLRSTF_Pos)         </span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 4721</a></span><span class="preprocessor">#define RCC_CSR_OBLRSTF                  RCC_CSR_OBLRSTF_Msk                   </span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227"> 4722</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos              (26U)</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4723</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)         </span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 4724</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF                  RCC_CSR_PINRSTF_Msk                   </span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4"> 4725</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF_Pos              (27U)</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4726</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)         </span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 4727</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF                  RCC_CSR_PORRSTF_Msk                   </span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af"> 4728</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos              (28U)</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4729</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk              (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)         </span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 4730</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                  RCC_CSR_SFTRSTF_Msk                   </span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3"> 4731</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos             (29U)</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4732</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)        </span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 4733</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                 RCC_CSR_IWDGRSTF_Msk                  </span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81"> 4734</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos             (30U)</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4735</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)        </span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 4736</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                 RCC_CSR_WWDGRSTF_Msk                  </span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0"> 4737</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos             (31U)</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4738</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk             (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)        </span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 4739</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                 RCC_CSR_LPWRRSTF_Msk                  </span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="comment">/* Reference defines */</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 4742</a></span><span class="preprocessor">#define RCC_CSR_OBL                         RCC_CSR_OBLRSTF               </span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"> 4746</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290"> 4751</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Pos    (2U)              </span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 4752</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Msk    (0x1UL &lt;&lt; RNG_CR_RNGEN_Pos)                         </span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 4753</a></span><span class="preprocessor">#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk                                   </span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537"> 4754</a></span><span class="preprocessor">#define RNG_CR_IE_Pos       (3U)              </span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 4755</a></span><span class="preprocessor">#define RNG_CR_IE_Msk       (0x1UL &lt;&lt; RNG_CR_IE_Pos)                            </span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 4756</a></span><span class="preprocessor">#define RNG_CR_IE           RNG_CR_IE_Msk                                      </span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"> 4757</span> </div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727"> 4759</a></span><span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)              </span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 4760</a></span><span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1UL &lt;&lt; RNG_SR_DRDY_Pos)                          </span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 4761</a></span><span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk                                    </span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89"> 4762</a></span><span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)              </span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093"> 4763</a></span><span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1UL &lt;&lt; RNG_SR_CECS_Pos)                          </span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 4764</a></span><span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk                                    </span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb"> 4765</a></span><span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)              </span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 4766</a></span><span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1UL &lt;&lt; RNG_SR_SECS_Pos)                          </span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2"> 4767</a></span><span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk                                    </span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958"> 4768</a></span><span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)              </span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 4769</a></span><span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1UL &lt;&lt; RNG_SR_CEIS_Pos)                          </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 4770</a></span><span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk                                    </span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980"> 4771</a></span><span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)              </span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367"> 4772</a></span><span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1UL &lt;&lt; RNG_SR_SEIS_Pos)                          </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 4773</a></span><span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk                                    </span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span> </div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">/*</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">* @brief Specific device feature definitions</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">*/</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b"> 4783</a></span><span class="preprocessor">#define RTC_TAMPER1_SUPPORT</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 4784</a></span><span class="preprocessor">#define RTC_TAMPER2_SUPPORT</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386"> 4785</a></span><span class="preprocessor">#define RTC_TAMPER3_SUPPORT</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272"> 4786</a></span><span class="preprocessor">#define RTC_WAKEUP_SUPPORT</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd"> 4787</a></span><span class="preprocessor">#define RTC_BACKUP_SUPPORT</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span> </div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73"> 4790</a></span><span class="preprocessor">#define RTC_TR_PM_Pos                  (22U)  </span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4791</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                  (0x1UL &lt;&lt; RTC_TR_PM_Pos)                 </span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 4792</a></span><span class="preprocessor">#define RTC_TR_PM                      RTC_TR_PM_Msk                           </span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c"> 4793</a></span><span class="preprocessor">#define RTC_TR_HT_Pos                  (20U)  </span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4794</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                  (0x3UL &lt;&lt; RTC_TR_HT_Pos)                 </span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655"> 4795</a></span><span class="preprocessor">#define RTC_TR_HT                      RTC_TR_HT_Msk                           </span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4796</a></span><span class="preprocessor">#define RTC_TR_HT_0                    (0x1UL &lt;&lt; RTC_TR_HT_Pos)                 </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4797</a></span><span class="preprocessor">#define RTC_TR_HT_1                    (0x2UL &lt;&lt; RTC_TR_HT_Pos)                 </span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14"> 4798</a></span><span class="preprocessor">#define RTC_TR_HU_Pos                  (16U)  </span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4799</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                  (0xFUL &lt;&lt; RTC_TR_HU_Pos)                 </span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5"> 4800</a></span><span class="preprocessor">#define RTC_TR_HU                      RTC_TR_HU_Msk                           </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4801</a></span><span class="preprocessor">#define RTC_TR_HU_0                    (0x1UL &lt;&lt; RTC_TR_HU_Pos)                 </span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4802</a></span><span class="preprocessor">#define RTC_TR_HU_1                    (0x2UL &lt;&lt; RTC_TR_HU_Pos)                 </span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4803</a></span><span class="preprocessor">#define RTC_TR_HU_2                    (0x4UL &lt;&lt; RTC_TR_HU_Pos)                 </span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4804</a></span><span class="preprocessor">#define RTC_TR_HU_3                    (0x8UL &lt;&lt; RTC_TR_HU_Pos)                 </span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a"> 4805</a></span><span class="preprocessor">#define RTC_TR_MNT_Pos                 (12U)  </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4806</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk                 (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                </span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 4807</a></span><span class="preprocessor">#define RTC_TR_MNT                     RTC_TR_MNT_Msk                          </span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4808</a></span><span class="preprocessor">#define RTC_TR_MNT_0                   (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                </span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4809</a></span><span class="preprocessor">#define RTC_TR_MNT_1                   (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                </span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4810</a></span><span class="preprocessor">#define RTC_TR_MNT_2                   (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                </span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173"> 4811</a></span><span class="preprocessor">#define RTC_TR_MNU_Pos                 (8U)   </span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4812</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk                 (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                </span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06"> 4813</a></span><span class="preprocessor">#define RTC_TR_MNU                     RTC_TR_MNU_Msk                          </span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4814</a></span><span class="preprocessor">#define RTC_TR_MNU_0                   (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                </span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4815</a></span><span class="preprocessor">#define RTC_TR_MNU_1                   (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                </span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4816</a></span><span class="preprocessor">#define RTC_TR_MNU_2                   (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                </span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4817</a></span><span class="preprocessor">#define RTC_TR_MNU_3                   (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                </span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66"> 4818</a></span><span class="preprocessor">#define RTC_TR_ST_Pos                  (4U)   </span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4819</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                  (0x7UL &lt;&lt; RTC_TR_ST_Pos)                 </span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 4820</a></span><span class="preprocessor">#define RTC_TR_ST                      RTC_TR_ST_Msk                           </span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4821</a></span><span class="preprocessor">#define RTC_TR_ST_0                    (0x1UL &lt;&lt; RTC_TR_ST_Pos)                 </span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4822</a></span><span class="preprocessor">#define RTC_TR_ST_1                    (0x2UL &lt;&lt; RTC_TR_ST_Pos)                 </span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4823</a></span><span class="preprocessor">#define RTC_TR_ST_2                    (0x4UL &lt;&lt; RTC_TR_ST_Pos)                 </span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca"> 4824</a></span><span class="preprocessor">#define RTC_TR_SU_Pos                  (0U)   </span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4825</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                  (0xFUL &lt;&lt; RTC_TR_SU_Pos)                 </span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1"> 4826</a></span><span class="preprocessor">#define RTC_TR_SU                      RTC_TR_SU_Msk                           </span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4827</a></span><span class="preprocessor">#define RTC_TR_SU_0                    (0x1UL &lt;&lt; RTC_TR_SU_Pos)                 </span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4828</a></span><span class="preprocessor">#define RTC_TR_SU_1                    (0x2UL &lt;&lt; RTC_TR_SU_Pos)                 </span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4829</a></span><span class="preprocessor">#define RTC_TR_SU_2                    (0x4UL &lt;&lt; RTC_TR_SU_Pos)                 </span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4830</a></span><span class="preprocessor">#define RTC_TR_SU_3                    (0x8UL &lt;&lt; RTC_TR_SU_Pos)                 </span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609"> 4833</a></span><span class="preprocessor">#define RTC_DR_YT_Pos                  (20U)  </span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4834</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                  (0xFUL &lt;&lt; RTC_DR_YT_Pos)                 </span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 4835</a></span><span class="preprocessor">#define RTC_DR_YT                      RTC_DR_YT_Msk                           </span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4836</a></span><span class="preprocessor">#define RTC_DR_YT_0                    (0x1UL &lt;&lt; RTC_DR_YT_Pos)                 </span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4837</a></span><span class="preprocessor">#define RTC_DR_YT_1                    (0x2UL &lt;&lt; RTC_DR_YT_Pos)                 </span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4838</a></span><span class="preprocessor">#define RTC_DR_YT_2                    (0x4UL &lt;&lt; RTC_DR_YT_Pos)                 </span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4839</a></span><span class="preprocessor">#define RTC_DR_YT_3                    (0x8UL &lt;&lt; RTC_DR_YT_Pos)                 </span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062"> 4840</a></span><span class="preprocessor">#define RTC_DR_YU_Pos                  (16U)  </span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4841</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                  (0xFUL &lt;&lt; RTC_DR_YU_Pos)                 </span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 4842</a></span><span class="preprocessor">#define RTC_DR_YU                      RTC_DR_YU_Msk                           </span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4843</a></span><span class="preprocessor">#define RTC_DR_YU_0                    (0x1UL &lt;&lt; RTC_DR_YU_Pos)                 </span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4844</a></span><span class="preprocessor">#define RTC_DR_YU_1                    (0x2UL &lt;&lt; RTC_DR_YU_Pos)                 </span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4845</a></span><span class="preprocessor">#define RTC_DR_YU_2                    (0x4UL &lt;&lt; RTC_DR_YU_Pos)                 </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4846</a></span><span class="preprocessor">#define RTC_DR_YU_3                    (0x8UL &lt;&lt; RTC_DR_YU_Pos)                 </span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af"> 4847</a></span><span class="preprocessor">#define RTC_DR_WDU_Pos                 (13U)  </span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4848</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk                 (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f"> 4849</a></span><span class="preprocessor">#define RTC_DR_WDU                     RTC_DR_WDU_Msk                          </span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4850</a></span><span class="preprocessor">#define RTC_DR_WDU_0                   (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                </span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4851</a></span><span class="preprocessor">#define RTC_DR_WDU_1                   (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4852</a></span><span class="preprocessor">#define RTC_DR_WDU_2                   (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                </span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab"> 4853</a></span><span class="preprocessor">#define RTC_DR_MT_Pos                  (12U)  </span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4854</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                  (0x1UL &lt;&lt; RTC_DR_MT_Pos)                 </span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 4855</a></span><span class="preprocessor">#define RTC_DR_MT                      RTC_DR_MT_Msk                           </span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4"> 4856</a></span><span class="preprocessor">#define RTC_DR_MU_Pos                  (8U)   </span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4857</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                  (0xFUL &lt;&lt; RTC_DR_MU_Pos)                 </span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 4858</a></span><span class="preprocessor">#define RTC_DR_MU                      RTC_DR_MU_Msk                           </span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4859</a></span><span class="preprocessor">#define RTC_DR_MU_0                    (0x1UL &lt;&lt; RTC_DR_MU_Pos)                 </span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4860</a></span><span class="preprocessor">#define RTC_DR_MU_1                    (0x2UL &lt;&lt; RTC_DR_MU_Pos)                 </span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4861</a></span><span class="preprocessor">#define RTC_DR_MU_2                    (0x4UL &lt;&lt; RTC_DR_MU_Pos)                 </span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4862</a></span><span class="preprocessor">#define RTC_DR_MU_3                    (0x8UL &lt;&lt; RTC_DR_MU_Pos)                 </span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a"> 4863</a></span><span class="preprocessor">#define RTC_DR_DT_Pos                  (4U)   </span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4864</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                  (0x3UL &lt;&lt; RTC_DR_DT_Pos)                 </span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350"> 4865</a></span><span class="preprocessor">#define RTC_DR_DT                      RTC_DR_DT_Msk                           </span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4866</a></span><span class="preprocessor">#define RTC_DR_DT_0                    (0x1UL &lt;&lt; RTC_DR_DT_Pos)                 </span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4867</a></span><span class="preprocessor">#define RTC_DR_DT_1                    (0x2UL &lt;&lt; RTC_DR_DT_Pos)                 </span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d"> 4868</a></span><span class="preprocessor">#define RTC_DR_DU_Pos                  (0U)   </span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 4869</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                  (0xFUL &lt;&lt; RTC_DR_DU_Pos)                 </span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 4870</a></span><span class="preprocessor">#define RTC_DR_DU                      RTC_DR_DU_Msk                           </span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 4871</a></span><span class="preprocessor">#define RTC_DR_DU_0                    (0x1UL &lt;&lt; RTC_DR_DU_Pos)                 </span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 4872</a></span><span class="preprocessor">#define RTC_DR_DU_1                    (0x2UL &lt;&lt; RTC_DR_DU_Pos)                 </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 4873</a></span><span class="preprocessor">#define RTC_DR_DU_2                    (0x4UL &lt;&lt; RTC_DR_DU_Pos)                 </span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 4874</a></span><span class="preprocessor">#define RTC_DR_DU_3                    (0x8UL &lt;&lt; RTC_DR_DU_Pos)                 </span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac"> 4877</a></span><span class="preprocessor">#define RTC_CR_COE_Pos                 (23U)  </span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 4878</a></span><span class="preprocessor">#define RTC_CR_COE_Msk                 (0x1UL &lt;&lt; RTC_CR_COE_Pos)                </span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 4879</a></span><span class="preprocessor">#define RTC_CR_COE                     RTC_CR_COE_Msk                          </span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c"> 4880</a></span><span class="preprocessor">#define RTC_CR_OSEL_Pos                (21U)  </span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 4881</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk                (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)               </span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 4882</a></span><span class="preprocessor">#define RTC_CR_OSEL                    RTC_CR_OSEL_Msk                         </span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 4883</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                  (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)               </span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 4884</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                  (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)               </span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511"> 4885</a></span><span class="preprocessor">#define RTC_CR_POL_Pos                 (20U)  </span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 4886</a></span><span class="preprocessor">#define RTC_CR_POL_Msk                 (0x1UL &lt;&lt; RTC_CR_POL_Pos)                </span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 4887</a></span><span class="preprocessor">#define RTC_CR_POL                     RTC_CR_POL_Msk                          </span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1"> 4888</a></span><span class="preprocessor">#define RTC_CR_COSEL_Pos               (19U)  </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 4889</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk               (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)              </span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 4890</a></span><span class="preprocessor">#define RTC_CR_COSEL                   RTC_CR_COSEL_Msk                        </span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f"> 4891</a></span><span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)  </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 4892</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                </span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289"> 4893</a></span><span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk                          </span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f"> 4894</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Pos               (17U)  </span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 4895</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk               (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)              </span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 4896</a></span><span class="preprocessor">#define RTC_CR_SUB1H                   RTC_CR_SUB1H_Msk                        </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0"> 4897</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Pos               (16U)  </span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 4898</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk               (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)              </span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 4899</a></span><span class="preprocessor">#define RTC_CR_ADD1H                   RTC_CR_ADD1H_Msk                        </span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700"> 4900</a></span><span class="preprocessor">#define RTC_CR_TSIE_Pos                (15U)  </span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 4901</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk                (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)               </span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d"> 4902</a></span><span class="preprocessor">#define RTC_CR_TSIE                    RTC_CR_TSIE_Msk                         </span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2"> 4903</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Pos               (14U)  </span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 4904</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk               (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)              </span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226"> 4905</a></span><span class="preprocessor">#define RTC_CR_WUTIE                   RTC_CR_WUTIE_Msk                        </span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8"> 4906</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos              (13U)  </span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 4907</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)             </span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 4908</a></span><span class="preprocessor">#define RTC_CR_ALRBIE                  RTC_CR_ALRBIE_Msk                       </span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70"> 4909</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos              (12U)  </span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 4910</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)             </span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583"> 4911</a></span><span class="preprocessor">#define RTC_CR_ALRAIE                  RTC_CR_ALRAIE_Msk                       </span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884"> 4912</a></span><span class="preprocessor">#define RTC_CR_TSE_Pos                 (11U)  </span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 4913</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk                 (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                </span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 4914</a></span><span class="preprocessor">#define RTC_CR_TSE                     RTC_CR_TSE_Msk                          </span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d"> 4915</a></span><span class="preprocessor">#define RTC_CR_WUTE_Pos                (10U)  </span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 4916</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk                (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)               </span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 4917</a></span><span class="preprocessor">#define RTC_CR_WUTE                    RTC_CR_WUTE_Msk                         </span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2"> 4918</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Pos               (9U)   </span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 4919</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk               (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)              </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 4920</a></span><span class="preprocessor">#define RTC_CR_ALRBE                   RTC_CR_ALRBE_Msk                        </span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b"> 4921</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Pos               (8U)   </span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 4922</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk               (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)              </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 4923</a></span><span class="preprocessor">#define RTC_CR_ALRAE                   RTC_CR_ALRAE_Msk                        </span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e"> 4924</a></span><span class="preprocessor">#define RTC_CR_FMT_Pos                 (6U)   </span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 4925</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk                 (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 4926</a></span><span class="preprocessor">#define RTC_CR_FMT                     RTC_CR_FMT_Msk                          </span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130"> 4927</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos             (5U)   </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 4928</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk             (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)            </span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 4929</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD                 RTC_CR_BYPSHAD_Msk                      </span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c"> 4930</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Pos             (4U)   </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 4931</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk             (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)            </span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021"> 4932</a></span><span class="preprocessor">#define RTC_CR_REFCKON                 RTC_CR_REFCKON_Msk                      </span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b"> 4933</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos              (3U)   </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 4934</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk              (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)             </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 4935</a></span><span class="preprocessor">#define RTC_CR_TSEDGE                  RTC_CR_TSEDGE_Msk                       </span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea"> 4936</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos             (0U)   </span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 4937</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk             (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 4938</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL                 RTC_CR_WUCKSEL_Msk                      </span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 4939</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0               (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 4940</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1               (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 4941</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2               (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)            </span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4"> 4944</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Pos            (16U)  </span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 4945</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Msk            (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)           </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9"> 4946</a></span><span class="preprocessor">#define RTC_ISR_RECALPF                RTC_ISR_RECALPF_Msk                     </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39"> 4947</a></span><span class="preprocessor">#define RTC_ISR_TAMP3F_Pos             (15U)  </span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a"> 4948</a></span><span class="preprocessor">#define RTC_ISR_TAMP3F_Msk             (0x1UL &lt;&lt; RTC_ISR_TAMP3F_Pos)            </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b"> 4949</a></span><span class="preprocessor">#define RTC_ISR_TAMP3F                 RTC_ISR_TAMP3F_Msk                      </span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee"> 4950</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Pos             (14U)  </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 4951</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Msk             (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)            </span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 4952</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F                 RTC_ISR_TAMP2F_Msk                      </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190"> 4953</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F_Pos             (13U)  </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 4954</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F_Msk             (0x1UL &lt;&lt; RTC_ISR_TAMP1F_Pos)            </span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0"> 4955</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F                 RTC_ISR_TAMP1F_Msk                      </span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e"> 4956</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Pos              (12U)  </span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 4957</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Msk              (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)             </span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff"> 4958</a></span><span class="preprocessor">#define RTC_ISR_TSOVF                  RTC_ISR_TSOVF_Msk                       </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a"> 4959</a></span><span class="preprocessor">#define RTC_ISR_TSF_Pos                (11U)  </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 4960</a></span><span class="preprocessor">#define RTC_ISR_TSF_Msk                (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)               </span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 4961</a></span><span class="preprocessor">#define RTC_ISR_TSF                    RTC_ISR_TSF_Msk                         </span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a"> 4962</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Pos               (10U)  </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 4963</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Msk               (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)              </span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766"> 4964</a></span><span class="preprocessor">#define RTC_ISR_WUTF                   RTC_ISR_WUTF_Msk                        </span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2"> 4965</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Pos              (9U)   </span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87"> 4966</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Msk              (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)             </span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6"> 4967</a></span><span class="preprocessor">#define RTC_ISR_ALRBF                  RTC_ISR_ALRBF_Msk                       </span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6"> 4968</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Pos              (8U)   </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 4969</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Msk              (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)             </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c"> 4970</a></span><span class="preprocessor">#define RTC_ISR_ALRAF                  RTC_ISR_ALRAF_Msk                       </span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69"> 4971</a></span><span class="preprocessor">#define RTC_ISR_INIT_Pos               (7U)   </span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 4972</a></span><span class="preprocessor">#define RTC_ISR_INIT_Msk               (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)              </span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 4973</a></span><span class="preprocessor">#define RTC_ISR_INIT                   RTC_ISR_INIT_Msk                        </span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5"> 4974</a></span><span class="preprocessor">#define RTC_ISR_INITF_Pos              (6U)   </span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 4975</a></span><span class="preprocessor">#define RTC_ISR_INITF_Msk              (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)             </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972"> 4976</a></span><span class="preprocessor">#define RTC_ISR_INITF                  RTC_ISR_INITF_Msk                       </span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846"> 4977</a></span><span class="preprocessor">#define RTC_ISR_RSF_Pos                (5U)   </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 4978</a></span><span class="preprocessor">#define RTC_ISR_RSF_Msk                (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)               </span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 4979</a></span><span class="preprocessor">#define RTC_ISR_RSF                    RTC_ISR_RSF_Msk                         </span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045"> 4980</a></span><span class="preprocessor">#define RTC_ISR_INITS_Pos              (4U)   </span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 4981</a></span><span class="preprocessor">#define RTC_ISR_INITS_Msk              (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)             </span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 4982</a></span><span class="preprocessor">#define RTC_ISR_INITS                  RTC_ISR_INITS_Msk                       </span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad"> 4983</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Pos               (3U)   </span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 4984</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Msk               (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)              </span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9"> 4985</a></span><span class="preprocessor">#define RTC_ISR_SHPF                   RTC_ISR_SHPF_Msk                        </span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474"> 4986</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Pos              (2U)   </span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 4987</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Msk              (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)             </span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 4988</a></span><span class="preprocessor">#define RTC_ISR_WUTWF                  RTC_ISR_WUTWF_Msk                       </span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643"> 4989</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Pos             (1U)   </span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 4990</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)            </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 4991</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF                 RTC_ISR_ALRBWF_Msk                      </span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565"> 4992</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Pos             (0U)   </span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 4993</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)            </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 4994</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF                 RTC_ISR_ALRAWF_Msk                      </span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe"> 4997</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos          (16U)  </span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 4998</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk          (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)        </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 4999</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A              RTC_PRER_PREDIV_A_Msk                   </span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf"> 5000</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos          (0U)   </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 5001</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk          (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)      </span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 5002</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S              RTC_PRER_PREDIV_S_Msk                   </span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e"> 5005</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Pos               (0U)   </span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 5006</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk               (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)           </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 5007</a></span><span class="preprocessor">#define RTC_WUTR_WUT                   RTC_WUTR_WUT_Msk                        </span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span> </div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb"> 5010</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos            (31U)  </span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 5011</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)           </span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 5012</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4                RTC_ALRMAR_MSK4_Msk                     </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649"> 5013</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos           (30U)  </span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 5014</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)          </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 5015</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL               RTC_ALRMAR_WDSEL_Msk                    </span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436"> 5016</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos              (28U)  </span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 5017</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk              (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 5018</a></span><span class="preprocessor">#define RTC_ALRMAR_DT                  RTC_ALRMAR_DT_Msk                       </span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 5019</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0                (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 5020</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1                (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)             </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622"> 5021</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos              (24U)  </span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 5022</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 5023</a></span><span class="preprocessor">#define RTC_ALRMAR_DU                  RTC_ALRMAR_DU_Msk                       </span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 5024</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0                (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 5025</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1                (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 5026</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2                (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 5027</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3                (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)             </span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b"> 5028</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos            (23U)  </span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 5029</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)           </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 5030</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3                RTC_ALRMAR_MSK3_Msk                     </span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f"> 5031</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos              (22U)  </span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 5032</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk              (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)             </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900"> 5033</a></span><span class="preprocessor">#define RTC_ALRMAR_PM                  RTC_ALRMAR_PM_Msk                       </span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2"> 5034</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos              (20U)  </span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 5035</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk              (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 5036</a></span><span class="preprocessor">#define RTC_ALRMAR_HT                  RTC_ALRMAR_HT_Msk                       </span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 5037</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0                (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 5038</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1                (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)             </span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222"> 5039</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos              (16U)  </span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 5040</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142"> 5041</a></span><span class="preprocessor">#define RTC_ALRMAR_HU                  RTC_ALRMAR_HU_Msk                       </span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 5042</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0                (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 5043</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1                (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 5044</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2                (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 5045</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3                (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)             </span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30"> 5046</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos            (15U)  </span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 5047</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)           </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 5048</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2                RTC_ALRMAR_MSK2_Msk                     </span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450"> 5049</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos             (12U)  </span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 5050</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk             (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 5051</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT                 RTC_ALRMAR_MNT_Msk                      </span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 5052</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0               (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 5053</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1               (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 5054</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2               (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)            </span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93"> 5055</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos             (8U)   </span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 5056</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845"> 5057</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU                 RTC_ALRMAR_MNU_Msk                      </span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 5058</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0               (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 5059</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1               (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 5060</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2               (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 5061</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3               (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)            </span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52"> 5062</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos            (7U)   </span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 5063</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk            (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)           </span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1"> 5064</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1                RTC_ALRMAR_MSK1_Msk                     </span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd"> 5065</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos              (4U)   </span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 5066</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk              (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a"> 5067</a></span><span class="preprocessor">#define RTC_ALRMAR_ST                  RTC_ALRMAR_ST_Msk                       </span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 5068</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0                (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 5069</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1                (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 5070</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2                (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)             </span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3"> 5071</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos              (0U)   </span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 5072</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk              (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 5073</a></span><span class="preprocessor">#define RTC_ALRMAR_SU                  RTC_ALRMAR_SU_Msk                       </span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 5074</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0                (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 5075</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1                (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 5076</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2                (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 5077</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3                (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)             </span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a"> 5080</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos            (31U)  </span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 5081</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)           </span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d"> 5082</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4                RTC_ALRMBR_MSK4_Msk                     </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37"> 5083</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos           (30U)  </span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 5084</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)          </span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285"> 5085</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL               RTC_ALRMBR_WDSEL_Msk                    </span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022"> 5086</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos              (28U)  </span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 5087</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk              (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b"> 5088</a></span><span class="preprocessor">#define RTC_ALRMBR_DT                  RTC_ALRMBR_DT_Msk                       </span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 5089</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0                (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 5090</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1                (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)             </span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba"> 5091</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos              (24U)  </span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 5092</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671"> 5093</a></span><span class="preprocessor">#define RTC_ALRMBR_DU                  RTC_ALRMBR_DU_Msk                       </span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 5094</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0                (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 5095</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1                (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5096</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2                (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5097</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3                (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)             </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7"> 5098</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos            (23U)  </span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 5099</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)           </span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4"> 5100</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3                RTC_ALRMBR_MSK3_Msk                     </span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e"> 5101</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos              (22U)  </span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 5102</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk              (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)             </span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b"> 5103</a></span><span class="preprocessor">#define RTC_ALRMBR_PM                  RTC_ALRMBR_PM_Msk                       </span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1"> 5104</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos              (20U)  </span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 5105</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk              (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d"> 5106</a></span><span class="preprocessor">#define RTC_ALRMBR_HT                  RTC_ALRMBR_HT_Msk                       </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5107</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0                (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5108</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1                (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)             </span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e"> 5109</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos              (16U)  </span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 5110</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d"> 5111</a></span><span class="preprocessor">#define RTC_ALRMBR_HU                  RTC_ALRMBR_HU_Msk                       </span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5112</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0                (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5113</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1                (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5114</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2                (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 5115</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3                (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)             </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0"> 5116</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos            (15U)  </span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 5117</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)           </span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1"> 5118</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2                RTC_ALRMBR_MSK2_Msk                     </span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325"> 5119</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos             (12U)  </span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 5120</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk             (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571"> 5121</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT                 RTC_ALRMBR_MNT_Msk                      </span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5122</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0               (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 5123</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1               (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5124</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2               (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)            </span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93"> 5125</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos             (8U)   </span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 5126</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056"> 5127</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU                 RTC_ALRMBR_MNU_Msk                      </span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5128</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0               (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5129</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1               (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5130</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2               (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5131</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3               (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)            </span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90"> 5132</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos            (7U)   </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 5133</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk            (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)           </span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489"> 5134</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1                RTC_ALRMBR_MSK1_Msk                     </span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5"> 5135</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos              (4U)   </span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 5136</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk              (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c"> 5137</a></span><span class="preprocessor">#define RTC_ALRMBR_ST                  RTC_ALRMBR_ST_Msk                       </span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5138</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0                (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5139</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1                (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5140</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2                (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)             </span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b"> 5141</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos              (0U)   </span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 5142</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk              (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf"> 5143</a></span><span class="preprocessor">#define RTC_ALRMBR_SU                  RTC_ALRMBR_SU_Msk                       </span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5144</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0                (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 5145</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1                (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5146</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2                (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5147</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3                (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)             </span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846"> 5150</a></span><span class="preprocessor">#define RTC_WPR_KEY_Pos                (0U)   </span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 5151</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk                (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)              </span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07"> 5152</a></span><span class="preprocessor">#define RTC_WPR_KEY                    RTC_WPR_KEY_Msk                         </span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7"> 5155</a></span><span class="preprocessor">#define RTC_SSR_SS_Pos                 (0U)   </span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 5156</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk                 (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)             </span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed"> 5157</a></span><span class="preprocessor">#define RTC_SSR_SS                     RTC_SSR_SS_Msk                          </span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318"> 5160</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos           (0U)   </span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 5161</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk           (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)       </span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450"> 5162</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS               RTC_SHIFTR_SUBFS_Msk                    </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f"> 5163</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos           (31U)  </span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 5164</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk           (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)          </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2"> 5165</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S               RTC_SHIFTR_ADD1S_Msk                    </span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6"> 5168</a></span><span class="preprocessor">#define RTC_TSTR_PM_Pos                (22U)  </span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 5169</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk                (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)               </span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0"> 5170</a></span><span class="preprocessor">#define RTC_TSTR_PM                    RTC_TSTR_PM_Msk                         </span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379"> 5171</a></span><span class="preprocessor">#define RTC_TSTR_HT_Pos                (20U)  </span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 5172</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk                (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)               </span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a"> 5173</a></span><span class="preprocessor">#define RTC_TSTR_HT                    RTC_TSTR_HT_Msk                         </span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 5174</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                  (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)               </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 5175</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                  (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)               </span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11"> 5176</a></span><span class="preprocessor">#define RTC_TSTR_HU_Pos                (16U)  </span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 5177</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk                (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)               </span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846"> 5178</a></span><span class="preprocessor">#define RTC_TSTR_HU                    RTC_TSTR_HU_Msk                         </span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 5179</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                  (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)               </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 5180</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                  (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)               </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5181</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                  (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)               </span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5182</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                  (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)               </span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23"> 5183</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Pos               (12U)  </span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 5184</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk               (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73"> 5185</a></span><span class="preprocessor">#define RTC_TSTR_MNT                   RTC_TSTR_MNT_Msk                        </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5186</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0                 (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5187</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1                 (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5188</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2                 (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)              </span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8"> 5189</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Pos               (8U)   </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 5190</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk               (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9"> 5191</a></span><span class="preprocessor">#define RTC_TSTR_MNU                   RTC_TSTR_MNU_Msk                        </span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5192</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0                 (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5193</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1                 (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5194</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2                 (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5195</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3                 (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)              </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74"> 5196</a></span><span class="preprocessor">#define RTC_TSTR_ST_Pos                (4U)   </span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5197</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk                (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)               </span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15"> 5198</a></span><span class="preprocessor">#define RTC_TSTR_ST                    RTC_TSTR_ST_Msk                         </span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5199</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                  (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)               </span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5200</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                  (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)               </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5201</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                  (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)               </span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4"> 5202</a></span><span class="preprocessor">#define RTC_TSTR_SU_Pos                (0U)   </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 5203</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk                (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)               </span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a"> 5204</a></span><span class="preprocessor">#define RTC_TSTR_SU                    RTC_TSTR_SU_Msk                         </span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5205</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                  (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)               </span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5206</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                  (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)               </span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5207</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                  (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)               </span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5208</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                  (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)               </span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33"> 5211</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Pos               (13U)  </span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5212</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk               (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f"> 5213</a></span><span class="preprocessor">#define RTC_TSDR_WDU                   RTC_TSDR_WDU_Msk                        </span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5214</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0                 (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5215</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1                 (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5216</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2                 (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)              </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98"> 5217</a></span><span class="preprocessor">#define RTC_TSDR_MT_Pos                (12U)  </span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5218</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk                (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)               </span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7"> 5219</a></span><span class="preprocessor">#define RTC_TSDR_MT                    RTC_TSDR_MT_Msk                         </span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539"> 5220</a></span><span class="preprocessor">#define RTC_TSDR_MU_Pos                (8U)   </span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5221</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk                (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)               </span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4"> 5222</a></span><span class="preprocessor">#define RTC_TSDR_MU                    RTC_TSDR_MU_Msk                         </span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5223</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                  (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)               </span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5224</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                  (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)               </span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5225</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                  (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)               </span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5226</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                  (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)               </span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8"> 5227</a></span><span class="preprocessor">#define RTC_TSDR_DT_Pos                (4U)   </span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5228</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk                (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)               </span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e"> 5229</a></span><span class="preprocessor">#define RTC_TSDR_DT                    RTC_TSDR_DT_Msk                         </span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5230</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                  (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)               </span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5231</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                  (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)               </span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c"> 5232</a></span><span class="preprocessor">#define RTC_TSDR_DU_Pos                (0U)   </span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5233</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk                (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)               </span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a"> 5234</a></span><span class="preprocessor">#define RTC_TSDR_DU                    RTC_TSDR_DU_Msk                         </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5235</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                  (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)               </span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5236</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                  (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)               </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5237</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                  (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)               </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5238</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                  (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)               </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f"> 5241</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Pos               (0U)   </span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5242</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk               (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)           </span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9"> 5243</a></span><span class="preprocessor">#define RTC_TSSSR_SS                   RTC_TSSSR_SS_Msk                        </span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span> </div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment">/********************  Bits definition for RTC_CALR register  *****************/</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d"> 5246</a></span><span class="preprocessor">#define RTC_CALR_CALP_Pos              (15U)  </span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5247</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk              (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)             </span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528"> 5248</a></span><span class="preprocessor">#define RTC_CALR_CALP                  RTC_CALR_CALP_Msk                       </span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c"> 5249</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Pos             (14U)  </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5250</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk             (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)            </span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557"> 5251</a></span><span class="preprocessor">#define RTC_CALR_CALW8                 RTC_CALR_CALW8_Msk                      </span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9"> 5252</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Pos            (13U)  </span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5253</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk            (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)           </span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583"> 5254</a></span><span class="preprocessor">#define RTC_CALR_CALW16                RTC_CALR_CALW16_Msk                     </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6"> 5255</a></span><span class="preprocessor">#define RTC_CALR_CALM_Pos              (0U)   </span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5256</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk              (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663"> 5257</a></span><span class="preprocessor">#define RTC_CALR_CALM                  RTC_CALR_CALM_Msk                       </span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5258</a></span><span class="preprocessor">#define RTC_CALR_CALM_0                (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5259</a></span><span class="preprocessor">#define RTC_CALR_CALM_1                (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5260</a></span><span class="preprocessor">#define RTC_CALR_CALM_2                (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5261</a></span><span class="preprocessor">#define RTC_CALR_CALM_3                (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5262</a></span><span class="preprocessor">#define RTC_CALR_CALM_4                (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5263</a></span><span class="preprocessor">#define RTC_CALR_CALM_5                (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5264</a></span><span class="preprocessor">#define RTC_CALR_CALM_6                (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5265</a></span><span class="preprocessor">#define RTC_CALR_CALM_7                (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5266</a></span><span class="preprocessor">#define RTC_CALR_CALM_8                (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)           </span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga507aa0827960cc6e0c3f9eec903d8610"> 5269</a></span><span class="preprocessor">#define RTC_CAL_CALP     RTC_CALR_CALP </span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b247a3f56c446b2b72c9649c5d5178f"> 5270</a></span><span class="preprocessor">#define RTC_CAL_CALW8    RTC_CALR_CALW8  </span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabffc2f4a0136fc79061b3647415f3ac7"> 5271</a></span><span class="preprocessor">#define RTC_CAL_CALW16   RTC_CALR_CALW16 </span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3267ae4e5d0323a75e614b334363714c"> 5272</a></span><span class="preprocessor">#define RTC_CAL_CALM     RTC_CALR_CALM </span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf22576a04922fa06459038500b0bbb4"> 5273</a></span><span class="preprocessor">#define RTC_CAL_CALM_0   RTC_CALR_CALM_0 </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0858c3752f7f2a0a674f70bd8fde9f1c"> 5274</a></span><span class="preprocessor">#define RTC_CAL_CALM_1   RTC_CALR_CALM_1 </span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa2f3ec1b4b0bb27c6989fcacdb638d"> 5275</a></span><span class="preprocessor">#define RTC_CAL_CALM_2   RTC_CALR_CALM_2 </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f07763ec27588f3acbd0e61f8f08ac"> 5276</a></span><span class="preprocessor">#define RTC_CAL_CALM_3   RTC_CALR_CALM_3 </span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa0c318b1c9b82129199ae44cca4cfe8"> 5277</a></span><span class="preprocessor">#define RTC_CAL_CALM_4   RTC_CALR_CALM_4 </span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db4178222eb2bf1a19f8adfcad8fd14"> 5278</a></span><span class="preprocessor">#define RTC_CAL_CALM_5   RTC_CALR_CALM_5 </span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa762235bb9c43c404661465fa5f3a15c"> 5279</a></span><span class="preprocessor">#define RTC_CAL_CALM_6   RTC_CALR_CALM_6 </span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e7f316748601c5c594849e5290d5242"> 5280</a></span><span class="preprocessor">#define RTC_CAL_CALM_7   RTC_CALR_CALM_7 </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc90d6f35f8dfb7df96d47c7e2e64223"> 5281</a></span><span class="preprocessor">#define RTC_CAL_CALM_8   RTC_CALR_CALM_8 </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span> </div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="comment">/********************  Bits definition for RTC_TAMPCR register  ****************/</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63df5f075198238b34b36123381b6d7b"> 5284</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3MF_Pos         (24U)  </span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa"> 5285</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3MF_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP3MF_Pos)        </span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47508310ea7f455d38655b54b3a88c11"> 5286</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3MF             RTC_TAMPCR_TAMP3MF_Msk                  </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f3b06d309ae5bf6e29a5937ee0d5cb"> 5287</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE_Pos    (23U)  </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e"> 5288</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE_Msk    (0x1UL &lt;&lt; RTC_TAMPCR_TAMP3NOERASE_Pos)   </span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa86b914c87484e6a3e6630a8fd77332d"> 5289</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3NOERASE        RTC_TAMPCR_TAMP3NOERASE_Msk             </span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89ccb1ad22e9ee93f40e913caec989d"> 5290</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3IE_Pos         (22U)  </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850"> 5291</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3IE_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP3IE_Pos)        </span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga663a1952a8f94c306853f6c4f81a1193"> 5292</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3IE             RTC_TAMPCR_TAMP3IE_Msk                  </span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e"> 5293</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Pos         (21U)  </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59"> 5294</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2MF_Pos)        </span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f"> 5295</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2MF             RTC_TAMPCR_TAMP2MF_Msk                  </span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250"> 5296</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Pos    (20U)  </span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9"> 5297</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE_Msk    (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2NOERASE_Pos)   </span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023"> 5298</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2NOERASE        RTC_TAMPCR_TAMP2NOERASE_Msk             </span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4"> 5299</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Pos         (19U)  </span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954"> 5300</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2IE_Pos)        </span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99"> 5301</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2IE             RTC_TAMPCR_TAMP2IE_Msk                  </span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35"> 5302</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1MF_Pos         (18U)  </span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85"> 5303</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1MF_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP1MF_Pos)        </span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4078c46387df119649e1bfaffabca85"> 5304</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1MF             RTC_TAMPCR_TAMP1MF_Msk                  </span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f"> 5305</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE_Pos    (17U)  </span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411"> 5306</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE_Msk    (0x1UL &lt;&lt; RTC_TAMPCR_TAMP1NOERASE_Pos)   </span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fad0da2e5aee9ee4b8be4a281f5d7"> 5307</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1NOERASE        RTC_TAMPCR_TAMP1NOERASE_Msk             </span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a"> 5308</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1IE_Pos         (16U)  </span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef"> 5309</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1IE_Msk         (0x1UL &lt;&lt; RTC_TAMPCR_TAMP1IE_Pos)        </span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b6c4c957ca83db9288754fa452c193"> 5310</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1IE             RTC_TAMPCR_TAMP1IE_Msk                  </span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851"> 5311</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Pos       (15U)  </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953"> 5312</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS_Msk       (0x1UL &lt;&lt; RTC_TAMPCR_TAMPPUDIS_Pos)      </span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0"> 5313</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPUDIS           RTC_TAMPCR_TAMPPUDIS_Msk                </span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb"> 5314</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Pos        (13U)  </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de"> 5315</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_Msk        (0x3UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df"> 5316</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH            RTC_TAMPCR_TAMPPRCH_Msk                 </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd"> 5317</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_0          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357"> 5318</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPPRCH_1          (0x2UL &lt;&lt; RTC_TAMPCR_TAMPPRCH_Pos)       </span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8"> 5319</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Pos         (11U)  </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75"> 5320</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_Msk         (0x3UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0"> 5321</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT             RTC_TAMPCR_TAMPFLT_Msk                  </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305"> 5322</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_0           (0x1UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a"> 5323</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFLT_1           (0x2UL &lt;&lt; RTC_TAMPCR_TAMPFLT_Pos)        </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651"> 5324</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Pos        (8U)   </span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a"> 5325</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_Msk        (0x7UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6"> 5326</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ            RTC_TAMPCR_TAMPFREQ_Msk                 </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74"> 5327</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_0          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2"> 5328</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_1          (0x2UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9"> 5329</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPFREQ_2          (0x4UL &lt;&lt; RTC_TAMPCR_TAMPFREQ_Pos)       </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1"> 5330</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Pos          (7U)   </span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4"> 5331</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPTS_Pos)         </span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384"> 5332</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPTS              RTC_TAMPCR_TAMPTS_Msk                   </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec017292ebc410a0f44fc77db3d0392"> 5333</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG_Pos        (6U)   </span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7"> 5334</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG_Msk        (0x1UL &lt;&lt; RTC_TAMPCR_TAMP3TRG_Pos)       </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd1dedb267517fc68a5fa7c2b5f2369a"> 5335</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3TRG            RTC_TAMPCR_TAMP3TRG_Msk                 </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10527fdce247f9310d02d3aa6f15ccca"> 5336</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3E_Pos          (5U)   </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b"> 5337</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3E_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMP3E_Pos)         </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0f282622ecd5552c35fd01ed59803c"> 5338</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP3E              RTC_TAMPCR_TAMP3E_Msk                   </span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e"> 5339</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Pos        (4U)   </span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1"> 5340</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG_Msk        (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2TRG_Pos)       </span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c"> 5341</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2TRG            RTC_TAMPCR_TAMP2TRG_Msk                 </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1"> 5342</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Pos          (3U)   </span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f"> 5343</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMP2E_Pos)         </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3"> 5344</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP2E              RTC_TAMPCR_TAMP2E_Msk                   </span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130"> 5345</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Pos          (2U)   </span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a"> 5346</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMPIE_Pos)         </span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7"> 5347</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMPIE              RTC_TAMPCR_TAMPIE_Msk                   </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06"> 5348</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG_Pos        (1U)   </span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246"> 5349</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG_Msk        (0x1UL &lt;&lt; RTC_TAMPCR_TAMP1TRG_Pos)       </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac070e287342d5cb291165069748e8dff"> 5350</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1TRG            RTC_TAMPCR_TAMP1TRG_Msk                 </span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996"> 5351</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1E_Pos          (0U)   </span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45"> 5352</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1E_Msk          (0x1UL &lt;&lt; RTC_TAMPCR_TAMP1E_Pos)         </span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1764404dfde174d0d4c8389bb6674"> 5353</a></span><span class="preprocessor">#define RTC_TAMPCR_TAMP1E              RTC_TAMPCR_TAMP1E_Msk                   </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63"> 5356</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos        (24U)  </span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5357</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk        (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c"> 5358</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS            RTC_ALRMASSR_MASKSS_Msk                 </span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5359</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0          (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5360</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1          (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5361</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2          (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5362</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3          (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be"> 5363</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos            (0U)   </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5364</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk            (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)        </span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203"> 5365</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS                RTC_ALRMASSR_SS_Msk                     </span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span> </div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a"> 5368</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos        (24U)  </span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5369</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk        (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244"> 5370</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS            RTC_ALRMBSSR_MASKSS_Msk                 </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5371</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0          (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5372</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1          (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5373</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2          (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5374</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3          (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)       </span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76"> 5375</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos            (0U)   </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5376</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk            (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)        </span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305"> 5377</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS                RTC_ALRMBSSR_SS_Msk                     </span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span> </div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="comment">/********************  Bits definition for RTC_OR register  ****************/</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508"> 5380</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP_Pos             (1U)   </span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b"> 5381</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP_Msk             (0x1UL &lt;&lt; RTC_OR_OUT_RMP_Pos)            </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491"> 5382</a></span><span class="preprocessor">#define RTC_OR_OUT_RMP                 RTC_OR_OUT_RMP_Msk                      </span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243"> 5383</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Pos        (0U)   </span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724"> 5384</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE_Msk        (0x1UL &lt;&lt; RTC_OR_ALARMOUTTYPE_Pos)       </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1"> 5385</a></span><span class="preprocessor">#define RTC_OR_ALARMOUTTYPE            RTC_OR_ALARMOUTTYPE_Msk                 </span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cb5c9d0eb26008d1d419a56a88f92ee"> 5388</a></span><span class="preprocessor">#define RTC_OR_RTC_OUT_RMP                   RTC_OR_OUT_RMP</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span> </div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186"> 5391</a></span><span class="preprocessor">#define RTC_BKP0R_Pos                  (0U)   </span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 5392</a></span><span class="preprocessor">#define RTC_BKP0R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)          </span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59"> 5393</a></span><span class="preprocessor">#define RTC_BKP0R                      RTC_BKP0R_Msk                           </span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75"> 5396</a></span><span class="preprocessor">#define RTC_BKP1R_Pos                  (0U)   </span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 5397</a></span><span class="preprocessor">#define RTC_BKP1R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)          </span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56"> 5398</a></span><span class="preprocessor">#define RTC_BKP1R                      RTC_BKP1R_Msk                           </span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388"> 5401</a></span><span class="preprocessor">#define RTC_BKP2R_Pos                  (0U)   </span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5402</a></span><span class="preprocessor">#define RTC_BKP2R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)          </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89"> 5403</a></span><span class="preprocessor">#define RTC_BKP2R                      RTC_BKP2R_Msk                           </span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483"> 5406</a></span><span class="preprocessor">#define RTC_BKP3R_Pos                  (0U)   </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5407</a></span><span class="preprocessor">#define RTC_BKP3R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)          </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841"> 5408</a></span><span class="preprocessor">#define RTC_BKP3R                      RTC_BKP3R_Msk                           </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349"> 5411</a></span><span class="preprocessor">#define RTC_BKP4R_Pos                  (0U)   </span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5412</a></span><span class="preprocessor">#define RTC_BKP4R_Msk                  (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)          </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c"> 5413</a></span><span class="preprocessor">#define RTC_BKP4R                      RTC_BKP4R_Msk                           </span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584"> 5416</a></span><span class="preprocessor">#define RTC_BKP_NUMBER                       (0x00000005U)                  </span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="comment">/*                        Serial Peripheral Interface (SPI)                   */</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span> </div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="comment">/*</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="comment"> */</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 5427</a></span><span class="preprocessor">#define SPI_I2S_SUPPORT                       </span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a"> 5430</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)      </span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5431</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5432</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be"> 5433</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)      </span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5434</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5435</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71"> 5436</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)      </span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5437</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5438</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9"> 5439</a></span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)      </span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5440</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5441</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5442</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5443</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5444</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284"> 5445</a></span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)      </span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5446</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5447</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27"> 5448</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)      </span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5449</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5450</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e"> 5451</a></span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)      </span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5452</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5453</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c"> 5454</a></span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)      </span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5455</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5456</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b"> 5457</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)     </span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5458</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5459</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462"> 5460</a></span><span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)     </span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5461</a></span><span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5462</a></span><span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7"> 5463</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)     </span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5464</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5465</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac"> 5466</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)     </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5467</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5468</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d"> 5469</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)     </span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5470</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5471</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711"> 5472</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)     </span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5473</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5474</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021"> 5477</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)      </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5478</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5479</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81"> 5480</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)      </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5481</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5482</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896"> 5483</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)      </span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5484</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5485</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222"> 5486</a></span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)      </span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5487</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5488</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7"> 5489</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)      </span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5490</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5491</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971"> 5492</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)      </span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5493</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5494</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262"> 5495</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)      </span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5496</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5497</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b"> 5500</a></span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)      </span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5501</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5502</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d"> 5503</a></span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)      </span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5504</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                   </span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5505</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c"> 5506</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)      </span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5507</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5508</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0"> 5509</a></span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)      </span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5510</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                   </span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5511</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c"> 5512</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)      </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5513</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5514</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73"> 5515</a></span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)      </span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5516</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                  </span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5517</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be"> 5518</a></span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)      </span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5519</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                   </span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5520</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8"> 5521</a></span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)      </span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5522</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                   </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5523</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6"> 5524</a></span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)      </span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5525</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                   </span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5526</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f"> 5529</a></span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)      </span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5530</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                 </span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5531</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac"> 5534</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)      </span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5535</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5536</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129"> 5539</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)      </span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5540</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5541</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1"> 5544</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)      </span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5545</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5546</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd"> 5549</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)      </span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5550</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5551</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66"> 5552</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)      </span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5553</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5554</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5555</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5556</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d"> 5557</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)      </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5558</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5559</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986"> 5560</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)      </span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5561</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5562</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5563</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5564</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d"> 5565</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)      </span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5566</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5567</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619"> 5568</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)      </span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5569</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5570</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5571</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5572</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3"> 5573</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)     </span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5574</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5575</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978"> 5576</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)     </span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5577</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5578</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7"> 5579</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Pos     (12U)     </span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac"> 5580</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_ASTRTEN_Pos)          </span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37"> 5581</a></span><span class="preprocessor">#define SPI_I2SCFGR_ASTRTEN         SPI_I2SCFGR_ASTRTEN_Msk                    </span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa"> 5583</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)      </span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5584</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5585</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9"> 5586</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)      </span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5587</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5588</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6"> 5589</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)      </span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5590</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5591</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="comment">/*                       System Configuration (SYSCFG)                        */</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6"> 5599</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos                (0U)                          </span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 5600</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk                (0x3UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 5601</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                    SYSCFG_CFGR1_MEM_MODE_Msk     </span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817"> 5602</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0                  (0x1UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 5603</a></span><span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1                  (0x2UL &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099843ae8f0a8b282c47ca9a846f2166"> 5604</a></span><span class="preprocessor">#define SYSCFG_CFGR1_UFB_Pos                     (3U)                          </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e807ae185dcf08b780d3ab2d4e05aa7"> 5605</a></span><span class="preprocessor">#define SYSCFG_CFGR1_UFB_Msk                     (0x1UL &lt;&lt; SYSCFG_CFGR1_UFB_Pos) </span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba7f447616aadc7e3addc509d019a21"> 5606</a></span><span class="preprocessor">#define SYSCFG_CFGR1_UFB                         SYSCFG_CFGR1_UFB_Msk          </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038ae3943f6434bf55ead3dae5a890d"> 5607</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_Pos               (8U)                          </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d815ef22a61ea8e2aa9aa56ed90784d"> 5608</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_Msk               (0x3UL &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23fc5eceb687434386c9240f2c8e56e"> 5609</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE                   SYSCFG_CFGR1_BOOT_MODE_Msk    </span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga154fd75945f2675fb9b188155f4641b3"> 5610</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_0                 (0x1UL &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fcc16cef5b77de3fbce94a422001cd"> 5611</a></span><span class="preprocessor">#define SYSCFG_CFGR1_BOOT_MODE_1                 (0x2UL &lt;&lt; SYSCFG_CFGR1_BOOT_MODE_Pos) </span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f26bebee7e8541ce5175ee8fceec73"> 5614</a></span><span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN_Pos                 (0U)                          </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52fe92ec0ac2219020cc969a75b3ac04"> 5615</a></span><span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN_Msk                 (0x1UL &lt;&lt; SYSCFG_CFGR2_FWDISEN_Pos) </span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6d04990231114ec298086ee67162f9"> 5616</a></span><span class="preprocessor">#define SYSCFG_CFGR2_FWDISEN                     SYSCFG_CFGR2_FWDISEN_Msk      </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399"> 5617</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_Pos                    (1U)                          </span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766819486f5ff6122081e7ab14ddd49"> 5618</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_Msk                    (0x1FUL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa107ed9ea2ac2481654458af46a5d89c"> 5619</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA                        SYSCFG_CFGR2_CAPA_Msk         </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf530b3e098623b53cc6bb51ade348e27"> 5620</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_0                      (0x01UL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1109f3bee365484eab6832a65fc95165"> 5621</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_1                      (0x02UL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4709b9455f77d3567350aa16189a30e6"> 5622</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_2                      (0x04UL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga609f16bc30ea1e25e8d13753c25d7d8f"> 5623</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_3                      (0x08UL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4e51d59bb976585f8065c90602c31b"> 5624</a></span><span class="preprocessor">#define SYSCFG_CFGR2_CAPA_4                      (0x10UL &lt;&lt; SYSCFG_CFGR2_CAPA_Pos) </span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2905a1e2926ae009c50543d6d630bb"> 5625</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP_Pos             (8U)                          </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga469250f5a51b5435d9d23359cc074b04"> 5626</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C_PB6_FMP_Pos) </span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fe2c5ef2e471eb78db30ebb11ea4ece"> 5627</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB6_FMP                 SYSCFG_CFGR2_I2C_PB6_FMP_Msk  </span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c3c048bd1534511e9c298dd8bcb96e"> 5628</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP_Pos             (9U)                          </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd9492471e910f0974489283323efa64"> 5629</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C_PB7_FMP_Pos) </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bab94853f7a3ec839c4657e955191ef"> 5630</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB7_FMP                 SYSCFG_CFGR2_I2C_PB7_FMP_Msk  </span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeac61210b5cae00b5936bc348a0e6132"> 5631</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP_Pos             (10U)                         </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32366dc80310f3a2a7137b9121d569c"> 5632</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C_PB8_FMP_Pos) </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ed3ee3be68eb48b3079a2d5ad81501"> 5633</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB8_FMP                 SYSCFG_CFGR2_I2C_PB8_FMP_Msk  </span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b980376c97faec3d70a5274571bf8f"> 5634</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP_Pos             (11U)                         </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70e2e6e579a812f470980a3c0441185"> 5635</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C_PB9_FMP_Pos) </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4c744061b6d2771b0ed2b0204027b6"> 5636</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C_PB9_FMP                 SYSCFG_CFGR2_I2C_PB9_FMP_Msk  </span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92dad6bde7a08038f26078694f6e7c4c"> 5637</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP_Pos                (12U)                         </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db1ccb67d6f176b3961625e6042d38d"> 5638</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C1_FMP_Pos) </span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4f145409e2367b240d295730797ac0"> 5639</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C1_FMP                    SYSCFG_CFGR2_I2C1_FMP_Msk     </span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7d703d4a792be3c7b33d578f040a2"> 5640</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP_Pos                (13U)                         </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682367461d65eedb83a39e3dfa07209"> 5641</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C2_FMP_Pos) </span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc25fbbc97c91dc2980234ac5850b43"> 5642</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C2_FMP                    SYSCFG_CFGR2_I2C2_FMP_Msk     </span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01511dc38fd01636099113a8ae0a26da"> 5643</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP_Pos                (14U)                         </span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00024c28880899f95f1b052aebb08a90"> 5644</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR2_I2C3_FMP_Pos) </span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a18c5cea9477325e68f7253f9b20423"> 5645</a></span><span class="preprocessor">#define SYSCFG_CFGR2_I2C3_FMP                    SYSCFG_CFGR2_I2C3_FMP_Msk     </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8"> 5648</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos                 (0U)                          </span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5649</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5650</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                     SYSCFG_EXTICR1_EXTI0_Msk      </span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af"> 5651</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos                 (4U)                          </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5652</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5653</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                     SYSCFG_EXTICR1_EXTI1_Msk      </span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457"> 5654</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos                 (8U)                          </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 5655</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5656</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                     SYSCFG_EXTICR1_EXTI2_Msk      </span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61"> 5657</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos                 (12U)                         </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 5658</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 5659</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                     SYSCFG_EXTICR1_EXTI3_Msk      </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5664</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5665</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB                  (0x00000001U)                 </span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5666</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC                  (0x00000002U)                 </span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee"> 5667</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD                  (0x00000003U)                 </span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef"> 5668</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE                  (0x00000004U)                 </span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 5669</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH                  (0x00000005U)                 </span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5674</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5675</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB                  (0x00000010U)                 </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5676</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC                  (0x00000020U)                 </span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb"> 5677</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD                  (0x00000030U)                 </span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6"> 5678</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE                  (0x00000040U)                 </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 5679</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH                  (0x00000050U)                 </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5684</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5685</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB                  (0x00000100U)                 </span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5686</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC                  (0x00000200U)                 </span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b"> 5687</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD                  (0x00000300U)                 </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618"> 5688</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE                  (0x00000400U)                 </span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5693</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5694</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB                  (0x00001000U)                 </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5695</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC                  (0x00002000U)                 </span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202"> 5696</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD                  (0x00003000U)                 </span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda"> 5697</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE                  (0x00004000U)                 </span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  *****************/</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174"> 5700</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos                 (0U)                          </span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5701</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5702</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                     SYSCFG_EXTICR2_EXTI4_Msk      </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314"> 5703</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos                 (4U)                          </span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5704</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5705</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                     SYSCFG_EXTICR2_EXTI5_Msk      </span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893"> 5706</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos                 (8U)                          </span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5707</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5708</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                     SYSCFG_EXTICR2_EXTI6_Msk      </span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601"> 5709</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos                 (12U)                         </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5710</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 5711</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                     SYSCFG_EXTICR2_EXTI7_Msk      </span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5716</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5717</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB                  (0x00000001U)                 </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 5718</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC                  (0x00000002U)                 </span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642"> 5719</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD                  (0x00000003U)                 </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b"> 5720</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE                  (0x00000004U)                 </span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5725</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5726</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB                  (0x00000010U)                 </span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5727</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC                  (0x00000020U)                 </span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70"> 5728</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD                  (0x00000030U)                 </span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e"> 5729</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE                  (0x00000040U)                 </span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5734</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5735</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB                  (0x00000100U)                 </span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5736</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC                  (0x00000200U)                 </span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc"> 5737</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD                  (0x00000300U)                 </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3"> 5738</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE                  (0x00000400U)                 </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5743</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 5744</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB                  (0x00001000U)                 </span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5745</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC                  (0x00002000U)                 </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63"> 5746</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD                  (0x00003000U)                 </span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4"> 5747</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE                  (0x00004000U)                 </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  *****************/</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035"> 5750</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos                 (0U)                          </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 5751</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5752</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                     SYSCFG_EXTICR3_EXTI8_Msk      </span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53"> 5753</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos                 (4U)                          </span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5754</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk                 (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 5755</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                     SYSCFG_EXTICR3_EXTI9_Msk      </span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba"> 5756</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos                (8U)                          </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5757</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5758</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                    SYSCFG_EXTICR3_EXTI10_Msk     </span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c"> 5759</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos                (12U)                         </span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5760</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5761</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                    SYSCFG_EXTICR3_EXTI11_Msk     </span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5766</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5767</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB                  (0x00000001U)                 </span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 5768</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC                  (0x00000002U)                 </span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3"> 5769</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD                  (0x00000003U)                 </span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d"> 5770</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE                  (0x00000004U)                 </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5775</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA                  (0x00000000U)                 </span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5776</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB                  (0x00000010U)                 </span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 5777</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC                  (0x00000020U)                 </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064"> 5778</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD                  (0x00000030U)                 </span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6"> 5779</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE                  (0x00000040U)                 </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 5780</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH                  (0x00000050U)                 </span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5785</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5786</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB                 (0x00000100U)                 </span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5787</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC                 (0x00000200U)                 </span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79"> 5788</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD                 (0x00000300U)                 </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9"> 5789</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE                 (0x00000400U)                 </span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 5790</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH                 (0x00000500U)                 </span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5795</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5796</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB                 (0x00001000U)                 </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5797</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC                 (0x00002000U)                 </span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d"> 5798</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD                 (0x00003000U)                 </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412"> 5799</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE                 (0x00004000U)                 </span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  *****************/</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e"> 5802</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos                (0U)                          </span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5803</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5804</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                    SYSCFG_EXTICR4_EXTI12_Msk     </span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc"> 5805</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos                (4U)                          </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 5806</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5807</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                    SYSCFG_EXTICR4_EXTI13_Msk     </span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5"> 5808</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos                (8U)                          </span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5809</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 5810</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                    SYSCFG_EXTICR4_EXTI14_Msk     </span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a"> 5811</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos                (12U)                         </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5812</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk                (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5813</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                    SYSCFG_EXTICR4_EXTI15_Msk     </span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5818</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 5819</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB                 (0x00000001U)                 </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5820</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC                 (0x00000002U)                 </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff"> 5821</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD                 (0x00000003U)                 </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e"> 5822</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE                 (0x00000004U)                 </span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 5827</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 5828</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB                 (0x00000010U)                 </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 5829</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC                 (0x00000020U)                 </span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c"> 5830</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD                 (0x00000030U)                 </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da"> 5831</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE                 (0x00000040U)                 </span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 5836</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 5837</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB                 (0x00000100U)                 </span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 5838</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC                 (0x00000200U)                 </span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe"> 5839</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD                 (0x00000300U)                 </span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf"> 5840</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE                 (0x00000400U)                 </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 5845</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA                 (0x00000000U)                 </span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 5846</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB                 (0x00001000U)                 </span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 5847</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC                 (0x00002000U)                 </span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885"> 5848</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD                 (0x00003000U)                 </span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944"> 5849</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE                 (0x00004000U)                 </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR3 register  ****************/</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga991a58b832d6284889acd72aec1ad7e9"> 5853</a></span><span class="preprocessor">#define SYSCFG_CFGR3_EN_VREFINT_Pos              (0U)                          </span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea29cb2a8f566e00550a47e737b02971"> 5854</a></span><span class="preprocessor">#define SYSCFG_CFGR3_EN_VREFINT_Msk              (0x1UL &lt;&lt; SYSCFG_CFGR3_EN_VREFINT_Pos) </span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b545a8ca1fc9f0acdc84c9b992b45ca"> 5855</a></span><span class="preprocessor">#define SYSCFG_CFGR3_EN_VREFINT                  SYSCFG_CFGR3_EN_VREFINT_Msk </span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0acb993687f35ff38f0c70fb2b188e1"> 5856</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_Pos                (4U)                          </span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf9b4846657f59a1ff0494b194f49202"> 5857</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_Msk                (0x3UL &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521946452794affe9946afe5b14a79dd"> 5858</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT                    SYSCFG_CFGR3_VREF_OUT_Msk     </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4872588d32a0ccdc6bfa3367d60e0a2e"> 5859</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_0                  (0x1UL &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ec7f103faaf0573bb916f53c368a1"> 5860</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREF_OUT_1                  (0x2UL &lt;&lt; SYSCFG_CFGR3_VREF_OUT_Pos) </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a3bee3fae99692e36eec0964720a35d"> 5861</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos       (8U)                          </span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc3bdd0bbdd950ba103c1c5e4f47bb0"> 5862</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk       (0x1UL &lt;&lt; SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) </span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef647f162683ec06541e3426b0b7fc4"> 5863</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_VREFINT_ADC           SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk </span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d94acc6b8b680db4f171369158d645"> 5864</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos        (9U)                          </span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4d819a39ddc5fa68fb753a9527b211"> 5865</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk        (0x1UL &lt;&lt; SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43aa65cb0fc90e504616262a1e645ac5"> 5866</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_SENSOR_ADC            SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60aacdab49f52b00b22bcbef691816d7"> 5867</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos    (12U)                         </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38348ee701e4025c175f92c89519e8cb"> 5868</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk    (0x1UL &lt;&lt; SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f14e36a0f9b19ca7f878eb7fd17cad"> 5869</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP        SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk </span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8ff6d200ecae7ef4cac4b5050afd80"> 5870</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48_Pos             (13U)                         </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f9fbc38478990386e361f7d1951374"> 5871</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48_Msk             (0x1UL &lt;&lt; SYSCFG_CFGR3_ENREF_HSI48_Pos) </span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2834270628936cc315fd68315679615"> 5872</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENREF_HSI48                 SYSCFG_CFGR3_ENREF_HSI48_Msk  </span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b5cc6707104d99df36dd31aeda4733"> 5873</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF_Pos            (30U)                         </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a04ceb87d463760de4083ff80010e53"> 5874</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR3_VREFINT_RDYF_Pos) </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483"> 5875</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_RDYF                SYSCFG_CFGR3_VREFINT_RDYF_Msk </span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52df09822013fa422873e34cb796b711"> 5876</a></span><span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK_Pos                (31U)                         </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e29041ad32956595e9dae305d2668f5"> 5877</a></span><span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK_Msk                (0x1UL &lt;&lt; SYSCFG_CFGR3_REF_LOCK_Pos) </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga759086565096701e9c38115bd410d49c"> 5878</a></span><span class="preprocessor">#define SYSCFG_CFGR3_REF_LOCK                    SYSCFG_CFGR3_REF_LOCK_Msk     </span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span> </div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa447be8e245b75f9674c9a2f2059058c"> 5882</a></span><span class="preprocessor">#define SYSCFG_CFGR3_EN_BGAP                  SYSCFG_CFGR3_EN_VREFINT</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ae3841409eeabdf0ab2f14ea975a6c"> 5883</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUF_BGAP_ADC           SYSCFG_CFGR3_ENBUF_VREFINT_ADC</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40925b4b6c391d537b2948c999a9dbc0"> 5884</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP        SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e28d081b115212fe59ffbc67c1c713"> 5885</a></span><span class="preprocessor">#define SYSCFG_CFGR3_ENREF_RC48MHz            SYSCFG_CFGR3_ENREF_HSI48</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab99fdfda95aad2c6e092f0552b6c1d4f"> 5886</a></span><span class="preprocessor">#define SYSCFG_CFGR3_REF_RC48MHz_RDYF         SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bb27cc5ff7d86f717967747fd90b0e"> 5887</a></span><span class="preprocessor">#define SYSCFG_CFGR3_REF_HSI48_RDYF           SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5628b06046c2e2c8c8afa57c8dca770d"> 5888</a></span><span class="preprocessor">#define SYSCFG_VREFINT_ADC_RDYF               SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4e498091405a08fbcbd09407254be4"> 5889</a></span><span class="preprocessor">#define SYSCFG_CFGR3_SENSOR_ADC_RDYF          SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4f72405702c4db3cae43c12a95246f"> 5890</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_ADC_RDYF         SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3899e3ffa82413fab6e8068ce883dd0"> 5891</a></span><span class="preprocessor">#define SYSCFG_CFGR3_VREFINT_COMP_RDYF        SYSCFG_CFGR3_VREFINT_RDYF</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span> </div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="comment">/*                               Timers (TIM)*/</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span><span class="comment">/*</span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span><span class="comment">* @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span><span class="comment">*/</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d0fe2a78be5c1f4c09be20e627976fa"> 5901</a></span><span class="preprocessor">#define TIM_TIM2_REMAP_HSI_SUPPORT       </span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9e7dab921f2e0b8deac9e5b2cedea0f"> 5902</a></span><span class="preprocessor">#define TIM_TIM2_REMAP_HSI48_SUPPORT     </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584"> 5905</a></span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)        </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 5906</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5907</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d"> 5908</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)        </span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 5909</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 5910</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239"> 5911</a></span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)        </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 5912</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                    </span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 5913</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e"> 5914</a></span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)        </span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 5915</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 5916</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48"> 5917</a></span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)        </span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 5918</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 5919</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a"> 5921</a></span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)        </span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 5922</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 5923</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 5924</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 5925</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29"> 5927</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)        </span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 5928</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 5929</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856"> 5931</a></span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)        </span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 5932</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 5933</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 5934</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 5935</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5"> 5938</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)        </span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 5939</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 5940</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91"> 5942</a></span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)        </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 5943</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 5944</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 5945</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 5946</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 5947</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54"> 5949</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)        </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 5950</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 5951</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb"> 5954</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)        </span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 5955</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 5956</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 5957</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 5958</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 5959</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b"> 5961</a></span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)        </span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 5962</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 5963</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 5964</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 5965</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 5966</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187"> 5968</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)        </span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 5969</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 5970</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd"> 5972</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)        </span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 5973</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 5974</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 5975</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 5976</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 5977</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 5978</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b"> 5980</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)       </span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 5981</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 5982</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 5983</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 5984</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0"> 5986</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)       </span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 5987</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 5988</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439"> 5989</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)       </span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 5990</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 5991</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6"> 5994</a></span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)        </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 5995</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 5996</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364"> 5997</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)        </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 5998</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 5999</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90"> 6000</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)        </span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6001</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6002</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d"> 6003</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)        </span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6004</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6005</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98"> 6006</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)        </span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6007</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6008</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6"> 6009</a></span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)        </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6010</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6011</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3"> 6012</a></span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)        </span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 6013</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6014</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4"> 6015</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)        </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 6016</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6017</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420"> 6018</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)       </span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6019</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6020</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373"> 6021</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)       </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6022</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6023</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39"> 6024</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)       </span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6025</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6026</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557"> 6027</a></span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)       </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6028</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6029</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19"> 6032</a></span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)        </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6033</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                     </span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6034</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c"> 6035</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)        </span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6036</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6037</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae"> 6038</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)        </span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 6039</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6040</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a"> 6041</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)        </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6042</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6043</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9"> 6044</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)        </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6045</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6046</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563"> 6047</a></span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)        </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6048</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                     </span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6049</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6"> 6050</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)        </span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6051</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6052</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3"> 6053</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)       </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 6054</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6055</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb"> 6056</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)       </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 6057</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6058</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996"> 6059</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)       </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6060</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6061</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593"> 6064</a></span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)        </span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6065</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                     </span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6066</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211"> 6067</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)        </span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6068</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6069</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea"> 6070</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)        </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 6071</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6072</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145"> 6073</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)        </span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6074</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6075</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26"> 6076</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)        </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6077</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6078</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2"> 6079</a></span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)        </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 6080</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                     </span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6081</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469"> 6084</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)        </span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6085</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6086</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6087</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6088</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"> 6090</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)        </span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6091</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6092</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7"> 6093</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)        </span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6094</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6095</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d"> 6097</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)        </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6098</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6099</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6100</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6101</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6102</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2"> 6104</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)        </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6105</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6106</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e"> 6108</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)        </span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6109</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6110</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6111</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6112</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511"> 6114</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)       </span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6115</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6116</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7"> 6117</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)       </span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6118</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6119</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1"> 6121</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)       </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6122</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6123</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6124</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6125</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6126</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd"> 6128</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)       </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6129</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6130</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span> </div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a"> 6134</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)        </span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6135</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6136</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6137</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6138</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0"> 6140</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)        </span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 6141</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6142</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6143</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6144</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6145</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6146</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3"> 6148</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)       </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6149</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6150</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6151</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6152</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964"> 6154</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)       </span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 6155</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6156</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6157</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6158</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6159</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6160</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b"> 6163</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)        </span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 6164</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6165</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6166</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6167</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8"> 6169</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)        </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6170</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6171</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf"> 6172</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)        </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6173</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6174</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91"> 6176</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)        </span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6177</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6178</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6179</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6180</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6181</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6"> 6183</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)        </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 6184</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6185</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6"> 6187</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)        </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6188</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6189</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6190</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6191</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09"> 6193</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)       </span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6194</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6195</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca"> 6196</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)       </span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6197</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6198</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400"> 6200</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)       </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6201</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6202</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6203</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6204</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6205</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b"> 6207</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)       </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6208</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6209</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span> </div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2"> 6213</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)        </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6214</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6215</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6216</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6217</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62"> 6219</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)        </span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6220</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6221</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6222</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6223</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6224</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6225</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f"> 6227</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)       </span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 6228</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6229</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6230</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6231</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2"> 6233</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)       </span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6234</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6235</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6236</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6237</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6238</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6239</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1"> 6242</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)        </span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6243</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6244</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb"> 6245</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)        </span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 6246</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6247</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3"> 6248</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)        </span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6249</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6250</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84"> 6251</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)        </span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6252</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6253</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f"> 6254</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)        </span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6255</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6256</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab"> 6257</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)        </span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6258</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6259</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899"> 6260</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)        </span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6261</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6262</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb"> 6263</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)        </span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6264</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6265</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a"> 6266</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)       </span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6267</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6268</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3"> 6269</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)       </span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6270</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6271</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8"> 6272</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)       </span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6273</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6274</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4"> 6275</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)       </span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6276</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6277</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2"> 6280</a></span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)        </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6281</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6282</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4"> 6285</a></span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)        </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 6286</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6287</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b"> 6290</a></span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)        </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 6291</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)                 </span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6292</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6"> 6295</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)        </span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6296</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6297</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf"> 6300</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)        </span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6301</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6302</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697"> 6305</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)        </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 6306</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6307</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa"> 6310</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)        </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 6311</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6312</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9"> 6315</a></span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)        </span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6316</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6317</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6318</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6319</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6320</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6321</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6322</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610"> 6324</a></span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)        </span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6325</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6326</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6327</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6328</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6329</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6330</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6331</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0"> 6334</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)        </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6335</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6336</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388"> 6339</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP_Pos      (0U)         </span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be09b0e11768ab883003adc79de5053"> 6340</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP_Msk      (0x7UL &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fc0e09857ccb50a0ecebca599b2b37"> 6341</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP          TIM2_OR_ETR_RMP_Msk                           </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb"> 6342</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP_0        (0x1UL &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a26dddb973a996c4ebe85cf0f91e759"> 6343</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP_1        (0x2UL &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e400e6d0651220a22e5948de5c36f"> 6344</a></span><span class="preprocessor">#define TIM2_OR_ETR_RMP_2        (0x4UL &lt;&lt; TIM2_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eba5fae4dde6d4a65a80f43c5d3f466"> 6345</a></span><span class="preprocessor">#define TIM2_OR_TI4_RMP_Pos      (3U)         </span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ed43dc077f13c11c1443287afc034b"> 6346</a></span><span class="preprocessor">#define TIM2_OR_TI4_RMP_Msk      (0x3UL &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa63524558c46f34dd892cf6127076e2"> 6347</a></span><span class="preprocessor">#define TIM2_OR_TI4_RMP          TIM2_OR_TI4_RMP_Msk                           </span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f71339bf1e5f38316a5fa8e187a477e"> 6348</a></span><span class="preprocessor">#define TIM2_OR_TI4_RMP_0        (0x1UL &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a2928658830c32aeda99f2f32c6a0"> 6349</a></span><span class="preprocessor">#define TIM2_OR_TI4_RMP_1        (0x2UL &lt;&lt; TIM2_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ccf68aef66ff4d1e1a557ccfe9bd3c"> 6351</a></span><span class="preprocessor">#define TIM21_OR_ETR_RMP_Pos      (0U)        </span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217e17b689fb38d978250218fb75aa11"> 6352</a></span><span class="preprocessor">#define TIM21_OR_ETR_RMP_Msk      (0x3UL &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7846af64a6436f5fc9844fe3f7eec74"> 6353</a></span><span class="preprocessor">#define TIM21_OR_ETR_RMP          TIM21_OR_ETR_RMP_Msk                         </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c278b3bc6773bdb6282a6d3b8941458"> 6354</a></span><span class="preprocessor">#define TIM21_OR_ETR_RMP_0        (0x1UL &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d6982bc730d1a9218acc1e84a86c0e"> 6355</a></span><span class="preprocessor">#define TIM21_OR_ETR_RMP_1        (0x2UL &lt;&lt; TIM21_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001"> 6356</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP_Pos      (2U)        </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b894bb316439a6ebb0c6c2b2c692d0"> 6357</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP_Msk      (0x7UL &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47355d37433be539be0edc989631238"> 6358</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP          TIM21_OR_TI1_RMP_Msk                         </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b"> 6359</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP_0        (0x1UL &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340"> 6360</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP_1        (0x2UL &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df"> 6361</a></span><span class="preprocessor">#define TIM21_OR_TI1_RMP_2        (0x4UL &lt;&lt; TIM21_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed3649fd6636995657482214e0974bd"> 6362</a></span><span class="preprocessor">#define TIM21_OR_TI2_RMP_Pos      (5U)        </span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94e28924118b0c4b20514224184acf99"> 6363</a></span><span class="preprocessor">#define TIM21_OR_TI2_RMP_Msk      (0x1UL &lt;&lt; TIM21_OR_TI2_RMP_Pos)               </span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga700ddc401a636c68276196cc51166ef5"> 6364</a></span><span class="preprocessor">#define TIM21_OR_TI2_RMP          TIM21_OR_TI2_RMP_Msk                         </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga916568c50ecc2319dbf6f1ded517677c"> 6366</a></span><span class="preprocessor">#define TIM22_OR_ETR_RMP_Pos      (0U)        </span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac523f9e7a70e1c6e89be23d35371666c"> 6367</a></span><span class="preprocessor">#define TIM22_OR_ETR_RMP_Msk      (0x3UL &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5522252e3c89a0e789a7480cf36e4f54"> 6368</a></span><span class="preprocessor">#define TIM22_OR_ETR_RMP          TIM22_OR_ETR_RMP_Msk                         </span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f44a467c566c26949239f5b38ac5e5"> 6369</a></span><span class="preprocessor">#define TIM22_OR_ETR_RMP_0        (0x1UL &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf89da5c37371ea370234fc27535123f2"> 6370</a></span><span class="preprocessor">#define TIM22_OR_ETR_RMP_1        (0x2UL &lt;&lt; TIM22_OR_ETR_RMP_Pos)               </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9bf77732ba7c46f2c721cfc78490d8"> 6371</a></span><span class="preprocessor">#define TIM22_OR_TI1_RMP_Pos      (2U)        </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4e9b43b27b83366693deed1edfc2f97"> 6372</a></span><span class="preprocessor">#define TIM22_OR_TI1_RMP_Msk      (0x3UL &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4911b9ecd4fb849499534e44302f8cd"> 6373</a></span><span class="preprocessor">#define TIM22_OR_TI1_RMP          TIM22_OR_TI1_RMP_Msk                         </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3496134a1f423c634a98a2af18c36aae"> 6374</a></span><span class="preprocessor">#define TIM22_OR_TI1_RMP_0        (0x1UL &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc20e403808a6fa96575dd7a73de851"> 6375</a></span><span class="preprocessor">#define TIM22_OR_TI1_RMP_1        (0x2UL &lt;&lt; TIM22_OR_TI1_RMP_Pos)               </span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc6873baf6a8caa0cf2311f02e5b5d03"> 6377</a></span><span class="preprocessor">#define TIM3_OR_ETR_RMP_Pos      (0U)         </span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca5915a42c9c7cbf89397449016af9d"> 6378</a></span><span class="preprocessor">#define TIM3_OR_ETR_RMP_Msk      (0x3UL &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd496108955c8a1875f67a1e80ebf722"> 6379</a></span><span class="preprocessor">#define TIM3_OR_ETR_RMP          TIM3_OR_ETR_RMP_Msk                           </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09fef1ef7b1e37a25e8ed68924a129d1"> 6380</a></span><span class="preprocessor">#define TIM3_OR_ETR_RMP_0        (0x1UL &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5510a348689b0a7fa336be9c77b6afca"> 6381</a></span><span class="preprocessor">#define TIM3_OR_ETR_RMP_1        (0x2UL &lt;&lt; TIM3_OR_ETR_RMP_Pos)                 </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56ac27e01e7e2d9722f092df2833a679"> 6382</a></span><span class="preprocessor">#define TIM3_OR_TI1_RMP_Pos      (2U)         </span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d6a86c934ce101f21a847359cdc628"> 6383</a></span><span class="preprocessor">#define TIM3_OR_TI1_RMP_Msk      (0x1UL &lt;&lt; TIM3_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af79a7e01fdfb50726c40099854f3cf"> 6384</a></span><span class="preprocessor">#define TIM3_OR_TI1_RMP          TIM3_OR_TI1_RMP_Msk                           </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b49bb33152ab8b194f406fbf73a7c7"> 6385</a></span><span class="preprocessor">#define TIM3_OR_TI2_RMP_Pos      (3U)         </span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae66eb5320491ce04ee6eb5f21e79cf"> 6386</a></span><span class="preprocessor">#define TIM3_OR_TI2_RMP_Msk      (0x1UL &lt;&lt; TIM3_OR_TI2_RMP_Pos)                 </span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8237f407a09d655f05bc19ca91ed769c"> 6387</a></span><span class="preprocessor">#define TIM3_OR_TI2_RMP          TIM3_OR_TI2_RMP_Msk                           </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31114d2850c0d2a5a7a2af4e37510ff5"> 6388</a></span><span class="preprocessor">#define TIM3_OR_TI4_RMP_Pos      (4U)         </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7efd378f1253fb1e039d43ae222580e6"> 6389</a></span><span class="preprocessor">#define TIM3_OR_TI4_RMP_Msk      (0x1UL &lt;&lt; TIM3_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f4a10dda36f53a6445a56472392597"> 6390</a></span><span class="preprocessor">#define TIM3_OR_TI4_RMP          TIM3_OR_TI4_RMP_Msk                           </span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="comment">/*                          Touch Sensing Controller (TSC)                    */</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span><span class="comment">/*******************  Bit definition for TSC_CR register  *********************/</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf700d9e0c196aa2c31c16219064cc576"> 6399</a></span><span class="preprocessor">#define TSC_CR_TSCE_Pos          (0U)         </span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af"> 6400</a></span><span class="preprocessor">#define TSC_CR_TSCE_Msk          (0x1UL &lt;&lt; TSC_CR_TSCE_Pos)                     </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"> 6401</a></span><span class="preprocessor">#define TSC_CR_TSCE              TSC_CR_TSCE_Msk                               </span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e1b2df8333d014097fe3f0944a318"> 6402</a></span><span class="preprocessor">#define TSC_CR_START_Pos         (1U)         </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65"> 6403</a></span><span class="preprocessor">#define TSC_CR_START_Msk         (0x1UL &lt;&lt; TSC_CR_START_Pos)                    </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d"> 6404</a></span><span class="preprocessor">#define TSC_CR_START             TSC_CR_START_Msk                              </span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65c820c3226ddd16e0f2e5b27bc38a7"> 6405</a></span><span class="preprocessor">#define TSC_CR_AM_Pos            (2U)         </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3"> 6406</a></span><span class="preprocessor">#define TSC_CR_AM_Msk            (0x1UL &lt;&lt; TSC_CR_AM_Pos)                       </span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06"> 6407</a></span><span class="preprocessor">#define TSC_CR_AM                TSC_CR_AM_Msk                                 </span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf57436b2aba076785f04df45209bde8c"> 6408</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL_Pos       (3U)         </span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e"> 6409</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL_Msk       (0x1UL &lt;&lt; TSC_CR_SYNCPOL_Pos)                  </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad"> 6410</a></span><span class="preprocessor">#define TSC_CR_SYNCPOL           TSC_CR_SYNCPOL_Msk                            </span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6548abe96cbe1bb410a8e7e58fe06252"> 6411</a></span><span class="preprocessor">#define TSC_CR_IODEF_Pos         (4U)         </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4eb9a941c8bac7df95f1571a511b02d"> 6412</a></span><span class="preprocessor">#define TSC_CR_IODEF_Msk         (0x1UL &lt;&lt; TSC_CR_IODEF_Pos)                    </span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb"> 6413</a></span><span class="preprocessor">#define TSC_CR_IODEF             TSC_CR_IODEF_Msk                              </span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a"> 6415</a></span><span class="preprocessor">#define TSC_CR_MCV_Pos           (5U)         </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927"> 6416</a></span><span class="preprocessor">#define TSC_CR_MCV_Msk           (0x7UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0"> 6417</a></span><span class="preprocessor">#define TSC_CR_MCV               TSC_CR_MCV_Msk                                </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5"> 6418</a></span><span class="preprocessor">#define TSC_CR_MCV_0             (0x1UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548"> 6419</a></span><span class="preprocessor">#define TSC_CR_MCV_1             (0x2UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49"> 6420</a></span><span class="preprocessor">#define TSC_CR_MCV_2             (0x4UL &lt;&lt; TSC_CR_MCV_Pos)                      </span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4"> 6422</a></span><span class="preprocessor">#define TSC_CR_PGPSC_Pos         (12U)        </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a"> 6423</a></span><span class="preprocessor">#define TSC_CR_PGPSC_Msk         (0x7UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7"> 6424</a></span><span class="preprocessor">#define TSC_CR_PGPSC             TSC_CR_PGPSC_Msk                              </span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e"> 6425</a></span><span class="preprocessor">#define TSC_CR_PGPSC_0           (0x1UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178"> 6426</a></span><span class="preprocessor">#define TSC_CR_PGPSC_1           (0x2UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c"> 6427</a></span><span class="preprocessor">#define TSC_CR_PGPSC_2           (0x4UL &lt;&lt; TSC_CR_PGPSC_Pos)                    </span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga253afb945f20c58b2cb180201af9ce5a"> 6429</a></span><span class="preprocessor">#define TSC_CR_SSPSC_Pos         (15U)        </span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca"> 6430</a></span><span class="preprocessor">#define TSC_CR_SSPSC_Msk         (0x1UL &lt;&lt; TSC_CR_SSPSC_Pos)                    </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca"> 6431</a></span><span class="preprocessor">#define TSC_CR_SSPSC             TSC_CR_SSPSC_Msk                              </span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d23c6c46a05baf2a0794cadc8e1b0c"> 6432</a></span><span class="preprocessor">#define TSC_CR_SSE_Pos           (16U)        </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f37283d55c905486044b979105ae678"> 6433</a></span><span class="preprocessor">#define TSC_CR_SSE_Msk           (0x1UL &lt;&lt; TSC_CR_SSE_Pos)                      </span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339"> 6434</a></span><span class="preprocessor">#define TSC_CR_SSE               TSC_CR_SSE_Msk                                </span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822"> 6436</a></span><span class="preprocessor">#define TSC_CR_SSD_Pos           (17U)        </span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee"> 6437</a></span><span class="preprocessor">#define TSC_CR_SSD_Msk           (0x7FUL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4"> 6438</a></span><span class="preprocessor">#define TSC_CR_SSD               TSC_CR_SSD_Msk                                </span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10"> 6439</a></span><span class="preprocessor">#define TSC_CR_SSD_0             (0x01UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115"> 6440</a></span><span class="preprocessor">#define TSC_CR_SSD_1             (0x02UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990"> 6441</a></span><span class="preprocessor">#define TSC_CR_SSD_2             (0x04UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553"> 6442</a></span><span class="preprocessor">#define TSC_CR_SSD_3             (0x08UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad"> 6443</a></span><span class="preprocessor">#define TSC_CR_SSD_4             (0x10UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6"> 6444</a></span><span class="preprocessor">#define TSC_CR_SSD_5             (0x20UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f"> 6445</a></span><span class="preprocessor">#define TSC_CR_SSD_6             (0x40UL &lt;&lt; TSC_CR_SSD_Pos)                     </span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993"> 6447</a></span><span class="preprocessor">#define TSC_CR_CTPL_Pos          (24U)        </span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100"> 6448</a></span><span class="preprocessor">#define TSC_CR_CTPL_Msk          (0xFUL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3"> 6449</a></span><span class="preprocessor">#define TSC_CR_CTPL              TSC_CR_CTPL_Msk                               </span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665"> 6450</a></span><span class="preprocessor">#define TSC_CR_CTPL_0            (0x1UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361"> 6451</a></span><span class="preprocessor">#define TSC_CR_CTPL_1            (0x2UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8"> 6452</a></span><span class="preprocessor">#define TSC_CR_CTPL_2            (0x4UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c"> 6453</a></span><span class="preprocessor">#define TSC_CR_CTPL_3            (0x8UL &lt;&lt; TSC_CR_CTPL_Pos)                     </span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3"> 6455</a></span><span class="preprocessor">#define TSC_CR_CTPH_Pos          (28U)        </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54"> 6456</a></span><span class="preprocessor">#define TSC_CR_CTPH_Msk          (0xFUL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234"> 6457</a></span><span class="preprocessor">#define TSC_CR_CTPH              TSC_CR_CTPH_Msk                               </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0"> 6458</a></span><span class="preprocessor">#define TSC_CR_CTPH_0            (0x1UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab"> 6459</a></span><span class="preprocessor">#define TSC_CR_CTPH_1            (0x2UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426"> 6460</a></span><span class="preprocessor">#define TSC_CR_CTPH_2            (0x4UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96"> 6461</a></span><span class="preprocessor">#define TSC_CR_CTPH_3            (0x8UL &lt;&lt; TSC_CR_CTPH_Pos)                     </span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span><span class="comment">/*******************  Bit definition for TSC_IER register  ********************/</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48906560597e99cf4d0a0a80591bb8fc"> 6464</a></span><span class="preprocessor">#define TSC_IER_EOAIE_Pos        (0U)         </span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7"> 6465</a></span><span class="preprocessor">#define TSC_IER_EOAIE_Msk        (0x1UL &lt;&lt; TSC_IER_EOAIE_Pos)                   </span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98"> 6466</a></span><span class="preprocessor">#define TSC_IER_EOAIE            TSC_IER_EOAIE_Msk                             </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad04b09cbc975612b90fdec93b47ce90b"> 6467</a></span><span class="preprocessor">#define TSC_IER_MCEIE_Pos        (1U)         </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75a346fba7028395529a2b6b401f3f3b"> 6468</a></span><span class="preprocessor">#define TSC_IER_MCEIE_Msk        (0x1UL &lt;&lt; TSC_IER_MCEIE_Pos)                   </span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503"> 6469</a></span><span class="preprocessor">#define TSC_IER_MCEIE            TSC_IER_MCEIE_Msk                             </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><span class="comment">/*******************  Bit definition for TSC_ICR register  ********************/</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb4336d88540410c11b7fdcd8e2f587"> 6472</a></span><span class="preprocessor">#define TSC_ICR_EOAIC_Pos        (0U)         </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc"> 6473</a></span><span class="preprocessor">#define TSC_ICR_EOAIC_Msk        (0x1UL &lt;&lt; TSC_ICR_EOAIC_Pos)                   </span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb"> 6474</a></span><span class="preprocessor">#define TSC_ICR_EOAIC            TSC_ICR_EOAIC_Msk                             </span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb96ca5e5b2e1de0a09881ccf6ad261"> 6475</a></span><span class="preprocessor">#define TSC_ICR_MCEIC_Pos        (1U)         </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeb228f0002927a29b0abb8a88569f01"> 6476</a></span><span class="preprocessor">#define TSC_ICR_MCEIC_Msk        (0x1UL &lt;&lt; TSC_ICR_MCEIC_Pos)                   </span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245"> 6477</a></span><span class="preprocessor">#define TSC_ICR_MCEIC            TSC_ICR_MCEIC_Msk                             </span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span><span class="comment">/*******************  Bit definition for TSC_ISR register  ********************/</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4088dbddfc293f3c38dd19eb2a9ab7"> 6480</a></span><span class="preprocessor">#define TSC_ISR_EOAF_Pos         (0U)         </span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984"> 6481</a></span><span class="preprocessor">#define TSC_ISR_EOAF_Msk         (0x1UL &lt;&lt; TSC_ISR_EOAF_Pos)                    </span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94"> 6482</a></span><span class="preprocessor">#define TSC_ISR_EOAF             TSC_ISR_EOAF_Msk                              </span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88708505240f39c495e0ebe8e0b19cf9"> 6483</a></span><span class="preprocessor">#define TSC_ISR_MCEF_Pos         (1U)         </span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a"> 6484</a></span><span class="preprocessor">#define TSC_ISR_MCEF_Msk         (0x1UL &lt;&lt; TSC_ISR_MCEF_Pos)                    </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f"> 6485</a></span><span class="preprocessor">#define TSC_ISR_MCEF             TSC_ISR_MCEF_Msk                              </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="comment">/*******************  Bit definition for TSC_IOHCR register  ******************/</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga498a458b999e6d3a19ffe54895b06bc3"> 6488</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1_Pos     (0U)         </span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea"> 6489</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO1_Pos)                </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8"> 6490</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO1         TSC_IOHCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac17e740b11b58609c1ba150b328e9c5e"> 6491</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2_Pos     (1U)         </span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204"> 6492</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO2_Pos)                </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da"> 6493</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO2         TSC_IOHCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ce63849264828f2ed844f61fb338d0"> 6494</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3_Pos     (2U)         </span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2"> 6495</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO3_Pos)                </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"> 6496</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO3         TSC_IOHCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12241fab44a385affa6ab4012aae89a2"> 6497</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4_Pos     (3U)         </span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137"> 6498</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G1_IO4_Pos)                </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d"> 6499</a></span><span class="preprocessor">#define TSC_IOHCR_G1_IO4         TSC_IOHCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39a4d8ddc128100e8a0c0dcb53909b5"> 6500</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1_Pos     (4U)         </span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4"> 6501</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO1_Pos)                </span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56"> 6502</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO1         TSC_IOHCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeae7d833ff8f6c090b82b468ea049d1"> 6503</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2_Pos     (5U)         </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c"> 6504</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO2_Pos)                </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511"> 6505</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO2         TSC_IOHCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7896ac6fc78c22c08c3ffb0f3c5f8c2"> 6506</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3_Pos     (6U)         </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa"> 6507</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO3_Pos)                </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a"> 6508</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO3         TSC_IOHCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972e3adb31ae7ed65b410a1f45db473d"> 6509</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4_Pos     (7U)         </span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10"> 6510</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G2_IO4_Pos)                </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf"> 6511</a></span><span class="preprocessor">#define TSC_IOHCR_G2_IO4         TSC_IOHCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b7a39794c03d026df7bea499dbaf33"> 6512</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1_Pos     (8U)         </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31"> 6513</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO1_Pos)                </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75"> 6514</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO1         TSC_IOHCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50f71bf392857d84c2841087ce972f23"> 6515</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2_Pos     (9U)         </span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27"> 6516</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO2_Pos)                </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16"> 6517</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO2         TSC_IOHCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b93ab82db0c944ede6a7f864ea9793"> 6518</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3_Pos     (10U)        </span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd"> 6519</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO3_Pos)                </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302"> 6520</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO3         TSC_IOHCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6461a65b1eba1937784d95672dbad22b"> 6521</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4_Pos     (11U)        </span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4"> 6522</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G3_IO4_Pos)                </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16"> 6523</a></span><span class="preprocessor">#define TSC_IOHCR_G3_IO4         TSC_IOHCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff58b95386046582573328abde19e7d5"> 6524</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1_Pos     (12U)        </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16"> 6525</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO1_Pos)                </span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f"> 6526</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO1         TSC_IOHCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43e4a6a6b20bf5c96ad4fbec4a7f38c7"> 6527</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2_Pos     (13U)        </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f"> 6528</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO2_Pos)                </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72"> 6529</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO2         TSC_IOHCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f16b92d4eb7a1ce41ffef4d5eaa53f2"> 6530</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3_Pos     (14U)        </span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861"> 6531</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO3_Pos)                </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33"> 6532</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO3         TSC_IOHCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace9446ffa2858d9620769292b4070b7e"> 6533</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4_Pos     (15U)        </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488"> 6534</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G4_IO4_Pos)                </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8"> 6535</a></span><span class="preprocessor">#define TSC_IOHCR_G4_IO4         TSC_IOHCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386ee9dadd93dc662d21b3a32134a046"> 6536</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1_Pos     (16U)        </span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85"> 6537</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO1_Pos)                </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2"> 6538</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO1         TSC_IOHCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce791c42ec8868681231eab7fad93fb"> 6539</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2_Pos     (17U)        </span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1"> 6540</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO2_Pos)                </span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6"> 6541</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO2         TSC_IOHCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546f450f10be9f449cca36b5f81e68cd"> 6542</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3_Pos     (18U)        </span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa"> 6543</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO3_Pos)                </span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa"> 6544</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO3         TSC_IOHCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4444bf0f6a644c1bb24d670467b92"> 6545</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4_Pos     (19U)        </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d"> 6546</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G5_IO4_Pos)                </span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb"> 6547</a></span><span class="preprocessor">#define TSC_IOHCR_G5_IO4         TSC_IOHCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a0b5a4ac4edc925725de8031fb718d"> 6548</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1_Pos     (20U)        </span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892"> 6549</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO1_Pos)                </span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"> 6550</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO1         TSC_IOHCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c4894931f6ef9a67a49d354383bc1"> 6551</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2_Pos     (21U)        </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae"> 6552</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO2_Pos)                </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9"> 6553</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO2         TSC_IOHCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a310964f46da42eecccecb03b33f24"> 6554</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3_Pos     (22U)        </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a"> 6555</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO3_Pos)                </span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24"> 6556</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO3         TSC_IOHCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa37194872e8a9eb9796e6f7c30b85d1c"> 6557</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4_Pos     (23U)        </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d"> 6558</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G6_IO4_Pos)                </span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7"> 6559</a></span><span class="preprocessor">#define TSC_IOHCR_G6_IO4         TSC_IOHCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc8bec3db2b5cc38dcb3ca6d82e5fa67"> 6560</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1_Pos     (24U)        </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87"> 6561</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO1_Pos)                </span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8"> 6562</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO1         TSC_IOHCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37d9cfe0b5e73b2ab412a30d74328efc"> 6563</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2_Pos     (25U)        </span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8"> 6564</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO2_Pos)                </span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce"> 6565</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO2         TSC_IOHCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac89dd6b2ad154a9d640d0b992c7a92a4"> 6566</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3_Pos     (26U)        </span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c"> 6567</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO3_Pos)                </span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c"> 6568</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO3         TSC_IOHCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518e68100d26f1308a46b6fcd4d6bac8"> 6569</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4_Pos     (27U)        </span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c"> 6570</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G7_IO4_Pos)                </span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395"> 6571</a></span><span class="preprocessor">#define TSC_IOHCR_G7_IO4         TSC_IOHCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df3b2e76e05f06f0db4e559ca4cc68d"> 6572</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO1_Pos     (28U)        </span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8"> 6573</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO1_Pos)                </span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068"> 6574</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO1         TSC_IOHCR_G8_IO1_Msk                          </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0814f5daa4b6901f587099e2d7938ee"> 6575</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO2_Pos     (29U)        </span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9da218e2e8f46e887e3894483df4626"> 6576</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO2_Pos)                </span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646"> 6577</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO2         TSC_IOHCR_G8_IO2_Msk                          </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbeeaff070be13ac1b5f7c4b9fd35746"> 6578</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO3_Pos     (30U)        </span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3"> 6579</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO3_Pos)                </span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1"> 6580</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO3         TSC_IOHCR_G8_IO3_Msk                          </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab56ec9758db4c34dce637fe5a0522c8e"> 6581</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO4_Pos     (31U)        </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e81f525f7d6dbdb4ed7c5e1ca097a3"> 6582</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOHCR_G8_IO4_Pos)                </span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c"> 6583</a></span><span class="preprocessor">#define TSC_IOHCR_G8_IO4         TSC_IOHCR_G8_IO4_Msk                          </span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="comment">/*******************  Bit definition for TSC_IOASCR register  *****************/</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeafbea410bd3f8cccfd71c96e243108"> 6586</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1_Pos    (0U)         </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e"> 6587</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO1_Pos)               </span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f"> 6588</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO1        TSC_IOASCR_G1_IO1_Msk                         </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c64eae5c7b8de3eb8f7304fefa4dbc7"> 6589</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2_Pos    (1U)         </span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455"> 6590</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO2_Pos)               </span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86"> 6591</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO2        TSC_IOASCR_G1_IO2_Msk                         </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687219c707e15a0cd9c1f26268e7b803"> 6592</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3_Pos    (2U)         </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664"> 6593</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO3_Pos)               </span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed"> 6594</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO3        TSC_IOASCR_G1_IO3_Msk                         </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a97641c7751fe975543c3cc05e60af"> 6595</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4_Pos    (3U)         </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0"> 6596</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G1_IO4_Pos)               </span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1"> 6597</a></span><span class="preprocessor">#define TSC_IOASCR_G1_IO4        TSC_IOASCR_G1_IO4_Msk                         </span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab198173d7c1764c85b6d4dfc84be3a23"> 6598</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1_Pos    (4U)         </span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b"> 6599</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO1_Pos)               </span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e"> 6600</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO1        TSC_IOASCR_G2_IO1_Msk                         </span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87363451b58d0310d827f635de557bb"> 6601</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2_Pos    (5U)         </span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562"> 6602</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO2_Pos)               </span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f"> 6603</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO2        TSC_IOASCR_G2_IO2_Msk                         </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca037b646cac50b9b6c33233ce99907d"> 6604</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3_Pos    (6U)         </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030"> 6605</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO3_Pos)               </span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b"> 6606</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO3        TSC_IOASCR_G2_IO3_Msk                         </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1efbe57402f6dfc4bc3515ca207b7290"> 6607</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4_Pos    (7U)         </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769"> 6608</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G2_IO4_Pos)               </span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56"> 6609</a></span><span class="preprocessor">#define TSC_IOASCR_G2_IO4        TSC_IOASCR_G2_IO4_Msk                         </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06487e95b061ec4548fcb714700e6cb0"> 6610</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1_Pos    (8U)         </span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e"> 6611</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO1_Pos)               </span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7"> 6612</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO1        TSC_IOASCR_G3_IO1_Msk                         </span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a19b5efcc3a4e123cf0a0bd82c605e0"> 6613</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2_Pos    (9U)         </span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db"> 6614</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO2_Pos)               </span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a"> 6615</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO2        TSC_IOASCR_G3_IO2_Msk                         </span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53b2eebec946923ceb9829aabc5cf80b"> 6616</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3_Pos    (10U)        </span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311"> 6617</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO3_Pos)               </span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1"> 6618</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO3        TSC_IOASCR_G3_IO3_Msk                         </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bea03ec7d9a8b542ddbb072d68663f"> 6619</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4_Pos    (11U)        </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975"> 6620</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G3_IO4_Pos)               </span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc"> 6621</a></span><span class="preprocessor">#define TSC_IOASCR_G3_IO4        TSC_IOASCR_G3_IO4_Msk                         </span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f2ba9733fd039d6cb1702e43385bc63"> 6622</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1_Pos    (12U)        </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6"> 6623</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO1_Pos)               </span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94"> 6624</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO1        TSC_IOASCR_G4_IO1_Msk                         </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3402ca4922f8e7b9bee729872ab1e0"> 6625</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2_Pos    (13U)        </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2"> 6626</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO2_Pos)               </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7"> 6627</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO2        TSC_IOASCR_G4_IO2_Msk                         </span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37c00369e96d872958e0adecbc75f250"> 6628</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3_Pos    (14U)        </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9"> 6629</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO3_Pos)               </span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff"> 6630</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO3        TSC_IOASCR_G4_IO3_Msk                         </span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2f9f120bed2b093a769673833b0cac"> 6631</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4_Pos    (15U)        </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210"> 6632</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G4_IO4_Pos)               </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf"> 6633</a></span><span class="preprocessor">#define TSC_IOASCR_G4_IO4        TSC_IOASCR_G4_IO4_Msk                         </span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43e0ff23ee9667b6ccdd777bdfd0ebf"> 6634</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1_Pos    (16U)        </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246"> 6635</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO1_Pos)               </span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b"> 6636</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO1        TSC_IOASCR_G5_IO1_Msk                         </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9545d79a352548dc05cfac88dffef98d"> 6637</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2_Pos    (17U)        </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd"> 6638</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO2_Pos)               </span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b"> 6639</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO2        TSC_IOASCR_G5_IO2_Msk                         </span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ced670a307f143c078350f74338c445"> 6640</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3_Pos    (18U)        </span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd"> 6641</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO3_Pos)               </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe"> 6642</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO3        TSC_IOASCR_G5_IO3_Msk                         </span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4429aa3cdb894e64722d7a29a83fc990"> 6643</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4_Pos    (19U)        </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b"> 6644</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G5_IO4_Pos)               </span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb"> 6645</a></span><span class="preprocessor">#define TSC_IOASCR_G5_IO4        TSC_IOASCR_G5_IO4_Msk                         </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961ddb6315c7f591673955a3a38c42e5"> 6646</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1_Pos    (20U)        </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc"> 6647</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO1_Pos)               </span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657"> 6648</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO1        TSC_IOASCR_G6_IO1_Msk                         </span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac433725129e5d718a3714dc45cf5faa2"> 6649</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2_Pos    (21U)        </span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75"> 6650</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO2_Pos)               </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966"> 6651</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO2        TSC_IOASCR_G6_IO2_Msk                         </span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c7b56a3cfa7655b8b3760e85b93e3f"> 6652</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3_Pos    (22U)        </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211"> 6653</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO3_Pos)               </span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb"> 6654</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO3        TSC_IOASCR_G6_IO3_Msk                         </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046fbdd7aa63b5df7a6cd68e9b881ed5"> 6655</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4_Pos    (23U)        </span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e"> 6656</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G6_IO4_Pos)               </span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c"> 6657</a></span><span class="preprocessor">#define TSC_IOASCR_G6_IO4        TSC_IOASCR_G6_IO4_Msk                         </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3cd02e83651a59f83118e773d8b1a5"> 6658</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1_Pos    (24U)        </span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216"> 6659</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO1_Pos)               </span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b"> 6660</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO1        TSC_IOASCR_G7_IO1_Msk                         </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7195c95b53f9b5f8dc118d3ddbd397c5"> 6661</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2_Pos    (25U)        </span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480"> 6662</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO2_Pos)               </span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d"> 6663</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO2        TSC_IOASCR_G7_IO2_Msk                         </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f1d62df899f8004873076900eb1015"> 6664</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3_Pos    (26U)        </span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b"> 6665</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO3_Pos)               </span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e"> 6666</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO3        TSC_IOASCR_G7_IO3_Msk                         </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2903e2f369136d878ff301c8a49ef42f"> 6667</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4_Pos    (27U)        </span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1"> 6668</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G7_IO4_Pos)               </span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e"> 6669</a></span><span class="preprocessor">#define TSC_IOASCR_G7_IO4        TSC_IOASCR_G7_IO4_Msk                         </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336c7ca56104aec5dff932b916df5f2c"> 6670</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO1_Pos    (28U)        </span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga683c3aa8078685026f6e1ea60842056b"> 6671</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO1_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO1_Pos)               </span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f"> 6672</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO1        TSC_IOASCR_G8_IO1_Msk                         </span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d07920665adccf67a3b251c10f7ff61"> 6673</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO2_Pos    (29U)        </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aba7a06cc8e84782422517cf6224619"> 6674</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO2_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO2_Pos)               </span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b"> 6675</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO2        TSC_IOASCR_G8_IO2_Msk                         </span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90351592cbeeba4acf489929429f7ad2"> 6676</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO3_Pos    (30U)        </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57559d29e05611e3bb967a2846efcf75"> 6677</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO3_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO3_Pos)               </span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414"> 6678</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO3        TSC_IOASCR_G8_IO3_Msk                         </span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae117adb53c73d98f7a1a02a137bde1f1"> 6679</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO4_Pos    (31U)        </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73fadd629ba04109a01bbc9f796cf02"> 6680</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO4_Msk    (0x1UL &lt;&lt; TSC_IOASCR_G8_IO4_Pos)               </span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298"> 6681</a></span><span class="preprocessor">#define TSC_IOASCR_G8_IO4        TSC_IOASCR_G8_IO4_Msk                         </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="comment">/*******************  Bit definition for TSC_IOSCR register  ******************/</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0933864f319ec8af3793f310a623eeb2"> 6684</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1_Pos     (0U)         </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936"> 6685</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO1_Pos)                </span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9"> 6686</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO1         TSC_IOSCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b098ab964e408786c87b3a1cc7eb117"> 6687</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2_Pos     (1U)         </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d"> 6688</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO2_Pos)                </span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573"> 6689</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO2         TSC_IOSCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6691f95a3c0c106316bde88b3bc1b241"> 6690</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3_Pos     (2U)         </span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa"> 6691</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO3_Pos)                </span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75"> 6692</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO3         TSC_IOSCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed723c350d2860393f212a02f8377a24"> 6693</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4_Pos     (3U)         </span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8"> 6694</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G1_IO4_Pos)                </span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e"> 6695</a></span><span class="preprocessor">#define TSC_IOSCR_G1_IO4         TSC_IOSCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63b6f87c0f3ac575404c82fbb4b51f3"> 6696</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1_Pos     (4U)         </span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a"> 6697</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO1_Pos)                </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82"> 6698</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO1         TSC_IOSCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33870634d0891daefe4dbc5fe550dddc"> 6699</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2_Pos     (5U)         </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4"> 6700</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO2_Pos)                </span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1"> 6701</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO2         TSC_IOSCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4ecb71bcb1f84462875221472874852"> 6702</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3_Pos     (6U)         </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554"> 6703</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO3_Pos)                </span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85"> 6704</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO3         TSC_IOSCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84e1956cdb94adce9678364d102bf51"> 6705</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4_Pos     (7U)         </span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1"> 6706</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G2_IO4_Pos)                </span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e"> 6707</a></span><span class="preprocessor">#define TSC_IOSCR_G2_IO4         TSC_IOSCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4604a600fc72342d51376b9f9372a84"> 6708</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1_Pos     (8U)         </span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292"> 6709</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO1_Pos)                </span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4"> 6710</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO1         TSC_IOSCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabda8a09fe020d87b8f811ab418da4f7c"> 6711</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2_Pos     (9U)         </span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823"> 6712</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO2_Pos)                </span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969"> 6713</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO2         TSC_IOSCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b54f43508e2797fa011951e9d1bc81c"> 6714</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3_Pos     (10U)        </span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85"> 6715</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO3_Pos)                </span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8"> 6716</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO3         TSC_IOSCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b62056310eb9cb7f560fb4645e76c9"> 6717</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4_Pos     (11U)        </span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca"> 6718</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G3_IO4_Pos)                </span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8"> 6719</a></span><span class="preprocessor">#define TSC_IOSCR_G3_IO4         TSC_IOSCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5456d1ea1fa5288e72759991f3313b61"> 6720</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1_Pos     (12U)        </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1"> 6721</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO1_Pos)                </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e"> 6722</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO1         TSC_IOSCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53de385108f24a26b2fc884f718d52b3"> 6723</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2_Pos     (13U)        </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf"> 6724</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO2_Pos)                </span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f"> 6725</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO2         TSC_IOSCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bdece00404661f0dff3822bf31691c4"> 6726</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3_Pos     (14U)        </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79"> 6727</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO3_Pos)                </span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621"> 6728</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO3         TSC_IOSCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76e0a186d3d800557655b0453ca29ef"> 6729</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4_Pos     (15U)        </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d"> 6730</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G4_IO4_Pos)                </span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd"> 6731</a></span><span class="preprocessor">#define TSC_IOSCR_G4_IO4         TSC_IOSCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0986b78f64dfc34c478b1b597f244f5a"> 6732</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1_Pos     (16U)        </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612"> 6733</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO1_Pos)                </span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593"> 6734</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO1         TSC_IOSCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed848a136412fe57ac1b0e6ee52ed612"> 6735</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2_Pos     (17U)        </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7"> 6736</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO2_Pos)                </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f"> 6737</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO2         TSC_IOSCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4cbe9a249b40e4279a3ebb4f65c6cbe"> 6738</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3_Pos     (18U)        </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93"> 6739</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO3_Pos)                </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f"> 6740</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO3         TSC_IOSCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4dc42241846a28a1592535adec32e4b"> 6741</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4_Pos     (19U)        </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f"> 6742</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G5_IO4_Pos)                </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9"> 6743</a></span><span class="preprocessor">#define TSC_IOSCR_G5_IO4         TSC_IOSCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaba83f542f754ee2d8266713d5ddcf9"> 6744</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1_Pos     (20U)        </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84"> 6745</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO1_Pos)                </span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d"> 6746</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO1         TSC_IOSCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab268d87aea7f6c6f6c46c33a877bf014"> 6747</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2_Pos     (21U)        </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f"> 6748</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO2_Pos)                </span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1"> 6749</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO2         TSC_IOSCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9160ca884395b794ba191076c893476a"> 6750</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3_Pos     (22U)        </span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c"> 6751</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO3_Pos)                </span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022"> 6752</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO3         TSC_IOSCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b700bb9e498a5dca641e0defd4503e8"> 6753</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4_Pos     (23U)        </span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284"> 6754</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G6_IO4_Pos)                </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5"> 6755</a></span><span class="preprocessor">#define TSC_IOSCR_G6_IO4         TSC_IOSCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76690c03061290c884dc07209efcadcc"> 6756</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1_Pos     (24U)        </span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd"> 6757</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO1_Pos)                </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52"> 6758</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO1         TSC_IOSCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8faf93170552b0f50da926911a0064f"> 6759</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2_Pos     (25U)        </span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704"> 6760</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO2_Pos)                </span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b"> 6761</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO2         TSC_IOSCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb4d1acb667140f56af6bdc85c87b8a"> 6762</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3_Pos     (26U)        </span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538"> 6763</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO3_Pos)                </span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec"> 6764</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO3         TSC_IOSCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6195fb25f08aaa41b5ea5f1cc5f98d0"> 6765</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4_Pos     (27U)        </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef"> 6766</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G7_IO4_Pos)                </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757"> 6767</a></span><span class="preprocessor">#define TSC_IOSCR_G7_IO4         TSC_IOSCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b26ba6231cbba2ea736933b2a6142bf"> 6768</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO1_Pos     (28U)        </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5"> 6769</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO1_Pos)                </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f"> 6770</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO1         TSC_IOSCR_G8_IO1_Msk                          </span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511d6f49e47ba247bfe2f7c54b7af980"> 6771</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO2_Pos     (29U)        </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga760772c6d1f913965ec00689e13e8de1"> 6772</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO2_Pos)                </span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c"> 6773</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO2         TSC_IOSCR_G8_IO2_Msk                          </span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad0203566b817afcf38581b3efb2a0d8"> 6774</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO3_Pos     (30U)        </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7"> 6775</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO3_Pos)                </span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76"> 6776</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO3         TSC_IOSCR_G8_IO3_Msk                          </span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92be7d1d0075625317e0a6b7ebdcfd30"> 6777</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO4_Pos     (31U)        </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1328638fe293d6d0d5d4f578d847df0"> 6778</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOSCR_G8_IO4_Pos)                </span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff"> 6779</a></span><span class="preprocessor">#define TSC_IOSCR_G8_IO4         TSC_IOSCR_G8_IO4_Msk                          </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span><span class="comment">/*******************  Bit definition for TSC_IOCCR register  ******************/</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c98b57f11000c65e44fba420c73cefe"> 6782</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1_Pos     (0U)         </span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac"> 6783</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO1_Pos)                </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db"> 6784</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO1         TSC_IOCCR_G1_IO1_Msk                          </span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad86e0b86b3e63a2f6223cda9b6fadc94"> 6785</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2_Pos     (1U)         </span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c"> 6786</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO2_Pos)                </span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3"> 6787</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO2         TSC_IOCCR_G1_IO2_Msk                          </span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7922435dc0dacb0fadefda6754c3e65e"> 6788</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3_Pos     (2U)         </span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5"> 6789</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO3_Pos)                </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940"> 6790</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO3         TSC_IOCCR_G1_IO3_Msk                          </span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b8e164d127fd0599327fcefadbc93a"> 6791</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4_Pos     (3U)         </span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0"> 6792</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G1_IO4_Pos)                </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f"> 6793</a></span><span class="preprocessor">#define TSC_IOCCR_G1_IO4         TSC_IOCCR_G1_IO4_Msk                          </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6863957b6a06070ae1d1fe5c0a79277c"> 6794</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1_Pos     (4U)         </span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd"> 6795</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO1_Pos)                </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72"> 6796</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO1         TSC_IOCCR_G2_IO1_Msk                          </span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab730a62937490969417618082cc2ddd"> 6797</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2_Pos     (5U)         </span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60"> 6798</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO2_Pos)                </span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5"> 6799</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO2         TSC_IOCCR_G2_IO2_Msk                          </span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bf557dec14e6c3ea88717577faf3f23"> 6800</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3_Pos     (6U)         </span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2"> 6801</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO3_Pos)                </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a"> 6802</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO3         TSC_IOCCR_G2_IO3_Msk                          </span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213493bd815273f379f6528726f14e89"> 6803</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4_Pos     (7U)         </span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57"> 6804</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G2_IO4_Pos)                </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4"> 6805</a></span><span class="preprocessor">#define TSC_IOCCR_G2_IO4         TSC_IOCCR_G2_IO4_Msk                          </span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593f0ec97f59b3b76a91a14b82c33b45"> 6806</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1_Pos     (8U)         </span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3"> 6807</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO1_Pos)                </span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f"> 6808</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO1         TSC_IOCCR_G3_IO1_Msk                          </span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f828aef9b25f69d88c7f34f070d3044"> 6809</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2_Pos     (9U)         </span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80"> 6810</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO2_Pos)                </span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d"> 6811</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO2         TSC_IOCCR_G3_IO2_Msk                          </span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62ec4501479758c04821b9055f6de660"> 6812</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3_Pos     (10U)        </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2"> 6813</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO3_Pos)                </span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c"> 6814</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO3         TSC_IOCCR_G3_IO3_Msk                          </span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ec2b638f1f2b5751cb4d5bc9c09561"> 6815</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4_Pos     (11U)        </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e"> 6816</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G3_IO4_Pos)                </span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29"> 6817</a></span><span class="preprocessor">#define TSC_IOCCR_G3_IO4         TSC_IOCCR_G3_IO4_Msk                          </span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c0cc85a32a330c72a64471de2732f02"> 6818</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1_Pos     (12U)        </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c"> 6819</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO1_Pos)                </span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d"> 6820</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO1         TSC_IOCCR_G4_IO1_Msk                          </span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01bb739487b1ffc7933410d10525df59"> 6821</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2_Pos     (13U)        </span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d"> 6822</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO2_Pos)                </span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39"> 6823</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO2         TSC_IOCCR_G4_IO2_Msk                          </span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0221c5883cf19489e87af7a75c54163"> 6824</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3_Pos     (14U)        </span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97"> 6825</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO3_Pos)                </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b"> 6826</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO3         TSC_IOCCR_G4_IO3_Msk                          </span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9b7cee0a7043c294839b2773c78e896"> 6827</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4_Pos     (15U)        </span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489"> 6828</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G4_IO4_Pos)                </span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b"> 6829</a></span><span class="preprocessor">#define TSC_IOCCR_G4_IO4         TSC_IOCCR_G4_IO4_Msk                          </span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12d456f6e2c9519609434715237dd5fd"> 6830</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1_Pos     (16U)        </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240"> 6831</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO1_Pos)                </span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e"> 6832</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO1         TSC_IOCCR_G5_IO1_Msk                          </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac45e42a0ef8189e049f59fb9f96c3f6d"> 6833</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2_Pos     (17U)        </span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382"> 6834</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO2_Pos)                </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7"> 6835</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO2         TSC_IOCCR_G5_IO2_Msk                          </span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67775753477da4a4d758113a2d70f1d9"> 6836</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3_Pos     (18U)        </span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221"> 6837</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO3_Pos)                </span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e"> 6838</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO3         TSC_IOCCR_G5_IO3_Msk                          </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af333be233b37fe5f259fa09e9843c7"> 6839</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4_Pos     (19U)        </span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304"> 6840</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G5_IO4_Pos)                </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582"> 6841</a></span><span class="preprocessor">#define TSC_IOCCR_G5_IO4         TSC_IOCCR_G5_IO4_Msk                          </span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1485af75534855cfa8d61119f6c63356"> 6842</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1_Pos     (20U)        </span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7"> 6843</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO1_Pos)                </span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12"> 6844</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO1         TSC_IOCCR_G6_IO1_Msk                          </span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92f1bbe10ee6e23cde08f8c04006a40"> 6845</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2_Pos     (21U)        </span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68"> 6846</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO2_Pos)                </span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0"> 6847</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO2         TSC_IOCCR_G6_IO2_Msk                          </span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4ef99b3c69d653d404f06a4c9ef063"> 6848</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3_Pos     (22U)        </span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b"> 6849</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO3_Pos)                </span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3"> 6850</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO3         TSC_IOCCR_G6_IO3_Msk                          </span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ca65f1e2035f7d50524598e9a7022b5"> 6851</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4_Pos     (23U)        </span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34"> 6852</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G6_IO4_Pos)                </span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c"> 6853</a></span><span class="preprocessor">#define TSC_IOCCR_G6_IO4         TSC_IOCCR_G6_IO4_Msk                          </span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1118c2d15493ac663efa59fc8b3e2c93"> 6854</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1_Pos     (24U)        </span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b"> 6855</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO1_Pos)                </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6"> 6856</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO1         TSC_IOCCR_G7_IO1_Msk                          </span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga768a1eecec78ae2e395d349afb063129"> 6857</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2_Pos     (25U)        </span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e"> 6858</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO2_Pos)                </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8"> 6859</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO2         TSC_IOCCR_G7_IO2_Msk                          </span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cdcf46239be64cb93a6ab9bcc22b2be"> 6860</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3_Pos     (26U)        </span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978"> 6861</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO3_Pos)                </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7"> 6862</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO3         TSC_IOCCR_G7_IO3_Msk                          </span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6daedc9770434c47e45c3da5cb258e64"> 6863</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4_Pos     (27U)        </span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c"> 6864</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G7_IO4_Pos)                </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4"> 6865</a></span><span class="preprocessor">#define TSC_IOCCR_G7_IO4         TSC_IOCCR_G7_IO4_Msk                          </span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5811b6823b03b4fb2546448ec39c2b65"> 6866</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO1_Pos     (28U)        </span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99285fcff4714b49b2154531c4573d5d"> 6867</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO1_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO1_Pos)                </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344"> 6868</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO1         TSC_IOCCR_G8_IO1_Msk                          </span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26973c73653476ba006dfecdb3fe292a"> 6869</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO2_Pos     (29U)        </span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1"> 6870</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO2_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO2_Pos)                </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911"> 6871</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO2         TSC_IOCCR_G8_IO2_Msk                          </span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd30ca8cd8fbb85626c7abbb4f51bd1"> 6872</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO3_Pos     (30U)        </span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31663888ed7a52678cdf5a70b540a2d8"> 6873</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO3_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO3_Pos)                </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152"> 6874</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO3         TSC_IOCCR_G8_IO3_Msk                          </span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300ec5995ecbc4f6e649de15ab7f6e1e"> 6875</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO4_Pos     (31U)        </span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4c0c84830281f611eeabe9a3345800"> 6876</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO4_Msk     (0x1UL &lt;&lt; TSC_IOCCR_G8_IO4_Pos)                </span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac"> 6877</a></span><span class="preprocessor">#define TSC_IOCCR_G8_IO4         TSC_IOCCR_G8_IO4_Msk                          </span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="comment">/*******************  Bit definition for TSC_IOGCSR register  *****************/</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b659cf8d7d5e349fb3dfd9a86a9b23"> 6880</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E_Pos       (0U)         </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33"> 6881</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1E_Pos)                  </span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491"> 6882</a></span><span class="preprocessor">#define TSC_IOGCSR_G1E           TSC_IOGCSR_G1E_Msk                            </span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9e65d9755773f9875309850cba7e42"> 6883</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E_Pos       (1U)         </span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f"> 6884</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2E_Pos)                  </span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10"> 6885</a></span><span class="preprocessor">#define TSC_IOGCSR_G2E           TSC_IOGCSR_G2E_Msk                            </span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe5cf786904073de0297f740a4d2214a"> 6886</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E_Pos       (2U)         </span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa"> 6887</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3E_Pos)                  </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f"> 6888</a></span><span class="preprocessor">#define TSC_IOGCSR_G3E           TSC_IOGCSR_G3E_Msk                            </span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b35195c52abeab7c7fd26e5d634b6b"> 6889</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E_Pos       (3U)         </span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae"> 6890</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4E_Pos)                  </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157"> 6891</a></span><span class="preprocessor">#define TSC_IOGCSR_G4E           TSC_IOGCSR_G4E_Msk                            </span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c671c9a12524b71610984a7caa68168"> 6892</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E_Pos       (4U)         </span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62"> 6893</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5E_Pos)                  </span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b"> 6894</a></span><span class="preprocessor">#define TSC_IOGCSR_G5E           TSC_IOGCSR_G5E_Msk                            </span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f1f2a00dd0e046eca2aba5a585c869e"> 6895</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E_Pos       (5U)         </span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13"> 6896</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6E_Pos)                  </span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff"> 6897</a></span><span class="preprocessor">#define TSC_IOGCSR_G6E           TSC_IOGCSR_G6E_Msk                            </span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d961fd8a7e0a93a7fba9eb54b1a0d71"> 6898</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E_Pos       (6U)         </span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9"> 6899</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7E_Pos)                  </span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402"> 6900</a></span><span class="preprocessor">#define TSC_IOGCSR_G7E           TSC_IOGCSR_G7E_Msk                            </span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f175deaf2a8186c25edae134390143"> 6901</a></span><span class="preprocessor">#define TSC_IOGCSR_G8E_Pos       (7U)         </span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f"> 6902</a></span><span class="preprocessor">#define TSC_IOGCSR_G8E_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G8E_Pos)                  </span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431"> 6903</a></span><span class="preprocessor">#define TSC_IOGCSR_G8E           TSC_IOGCSR_G8E_Msk                            </span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5718f3621ef203f283b650801e6563"> 6904</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S_Pos       (16U)        </span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412"> 6905</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G1S_Pos)                  </span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459"> 6906</a></span><span class="preprocessor">#define TSC_IOGCSR_G1S           TSC_IOGCSR_G1S_Msk                            </span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc9813a1c796a51aa3e88ca4ac47de4"> 6907</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S_Pos       (17U)        </span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74"> 6908</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G2S_Pos)                  </span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd"> 6909</a></span><span class="preprocessor">#define TSC_IOGCSR_G2S           TSC_IOGCSR_G2S_Msk                            </span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb06308e79f9f494b4ad65927ffbcbf"> 6910</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S_Pos       (18U)        </span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7"> 6911</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G3S_Pos)                  </span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93"> 6912</a></span><span class="preprocessor">#define TSC_IOGCSR_G3S           TSC_IOGCSR_G3S_Msk                            </span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed6a6008d0d3e27d41ce8671a5ab868"> 6913</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S_Pos       (19U)        </span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88"> 6914</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G4S_Pos)                  </span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a"> 6915</a></span><span class="preprocessor">#define TSC_IOGCSR_G4S           TSC_IOGCSR_G4S_Msk                            </span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59fd0561b2286aa52ca0e43244d164a"> 6916</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S_Pos       (20U)        </span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635"> 6917</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G5S_Pos)                  </span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed"> 6918</a></span><span class="preprocessor">#define TSC_IOGCSR_G5S           TSC_IOGCSR_G5S_Msk                            </span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35d028398cca01230a911c0e2f787a9"> 6919</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S_Pos       (21U)        </span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170"> 6920</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G6S_Pos)                  </span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519"> 6921</a></span><span class="preprocessor">#define TSC_IOGCSR_G6S           TSC_IOGCSR_G6S_Msk                            </span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f65677d51ef7ed8c2f2f8e744e4fc45"> 6922</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S_Pos       (22U)        </span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c"> 6923</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G7S_Pos)                  </span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2"> 6924</a></span><span class="preprocessor">#define TSC_IOGCSR_G7S           TSC_IOGCSR_G7S_Msk                            </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4330693756081ae5c055b4a47d82f964"> 6925</a></span><span class="preprocessor">#define TSC_IOGCSR_G8S_Pos       (23U)        </span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1449bd63454fcce6742b285748ca3caf"> 6926</a></span><span class="preprocessor">#define TSC_IOGCSR_G8S_Msk       (0x1UL &lt;&lt; TSC_IOGCSR_G8S_Pos)                  </span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159"> 6927</a></span><span class="preprocessor">#define TSC_IOGCSR_G8S           TSC_IOGCSR_G8S_Msk                            </span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span><span class="comment">/*******************  Bit definition for TSC_IOGXCR register  *****************/</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d28ff2f87c701b382c408f2ef1e9aea"> 6930</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT_Pos       (0U)         </span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga645148609fb21a6bac2b5f3279c907eb"> 6931</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT_Msk       (0x3FFFUL &lt;&lt; TSC_IOGXCR_CNT_Pos)               </span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d"> 6932</a></span><span class="preprocessor">#define TSC_IOGXCR_CNT           TSC_IOGXCR_CNT_Msk                            </span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span><span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span> </div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="comment">/*</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32L0 family)</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="comment"> */</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span> </div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb"> 6946</a></span><span class="preprocessor">#define USART_CR1_UE_Pos              (0U)    </span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6947</a></span><span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6948</a></span><span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0"> 6949</a></span><span class="preprocessor">#define USART_CR1_UESM_Pos            (1U)    </span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe"> 6950</a></span><span class="preprocessor">#define USART_CR1_UESM_Msk            (0x1UL &lt;&lt; USART_CR1_UESM_Pos)             </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a"> 6951</a></span><span class="preprocessor">#define USART_CR1_UESM                USART_CR1_UESM_Msk                       </span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58"> 6952</a></span><span class="preprocessor">#define USART_CR1_RE_Pos              (2U)    </span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 6953</a></span><span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6954</a></span><span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564"> 6955</a></span><span class="preprocessor">#define USART_CR1_TE_Pos              (3U)    </span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6956</a></span><span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6957</a></span><span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3"> 6958</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)    </span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6959</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6960</a></span><span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984"> 6961</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)    </span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 6962</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6963</a></span><span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a"> 6964</a></span><span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)    </span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6965</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6966</a></span><span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef"> 6967</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)    </span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 6968</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6969</a></span><span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b"> 6970</a></span><span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)    </span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6971</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6972</a></span><span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16"> 6973</a></span><span class="preprocessor">#define USART_CR1_PS_Pos              (9U)    </span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 6974</a></span><span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6975</a></span><span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b"> 6976</a></span><span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)   </span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6977</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6978</a></span><span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492"> 6979</a></span><span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)   </span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6980</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6981</a></span><span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308"> 6982</a></span><span class="preprocessor">#define USART_CR1_M_Pos               (12U)   </span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6983</a></span><span class="preprocessor">#define USART_CR1_M_Msk               (0x10001UL &lt;&lt; USART_CR1_M_Pos)            </span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6984</a></span><span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3"> 6985</a></span><span class="preprocessor">#define USART_CR1_M0_Pos              (12U)   </span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d"> 6986</a></span><span class="preprocessor">#define USART_CR1_M0_Msk              (0x1UL &lt;&lt; USART_CR1_M0_Pos)               </span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8"> 6987</a></span><span class="preprocessor">#define USART_CR1_M0                  USART_CR1_M0_Msk                         </span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f"> 6988</a></span><span class="preprocessor">#define USART_CR1_MME_Pos             (13U)   </span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510"> 6989</a></span><span class="preprocessor">#define USART_CR1_MME_Msk             (0x1UL &lt;&lt; USART_CR1_MME_Pos)              </span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 6990</a></span><span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b"> 6991</a></span><span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)   </span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 6992</a></span><span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1UL &lt;&lt; USART_CR1_CMIE_Pos)             </span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 6993</a></span><span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01"> 6994</a></span><span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)   </span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 6995</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6996</a></span><span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9"> 6997</a></span><span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)   </span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 6998</a></span><span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38"> 6999</a></span><span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142"> 7000</a></span><span class="preprocessor">#define USART_CR1_DEDT_0              (0x01UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 7001</a></span><span class="preprocessor">#define USART_CR1_DEDT_1              (0x02UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 7002</a></span><span class="preprocessor">#define USART_CR1_DEDT_2              (0x04UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 7003</a></span><span class="preprocessor">#define USART_CR1_DEDT_3              (0x08UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306"> 7004</a></span><span class="preprocessor">#define USART_CR1_DEDT_4              (0x10UL &lt;&lt; USART_CR1_DEDT_Pos)            </span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda"> 7005</a></span><span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)   </span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7"> 7006</a></span><span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FUL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 7007</a></span><span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 7008</a></span><span class="preprocessor">#define USART_CR1_DEAT_0              (0x01UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097"> 7009</a></span><span class="preprocessor">#define USART_CR1_DEAT_1              (0x02UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 7010</a></span><span class="preprocessor">#define USART_CR1_DEAT_2              (0x04UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a"> 7011</a></span><span class="preprocessor">#define USART_CR1_DEAT_3              (0x08UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 7012</a></span><span class="preprocessor">#define USART_CR1_DEAT_4              (0x10UL &lt;&lt; USART_CR1_DEAT_Pos)            </span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8"> 7013</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)   </span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 7014</a></span><span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1UL &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 7015</a></span><span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703"> 7016</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)   </span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6"> 7017</a></span><span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1UL &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3"> 7018</a></span><span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e"> 7019</a></span><span class="preprocessor">#define USART_CR1_M1_Pos              (28U)   </span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164"> 7020</a></span><span class="preprocessor">#define USART_CR1_M1_Msk              (0x1UL &lt;&lt; USART_CR1_M1_Pos)               </span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949"> 7021</a></span><span class="preprocessor">#define USART_CR1_M1                  USART_CR1_M1_Msk                         </span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c"> 7023</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)    </span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 7024</a></span><span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1UL &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823"> 7025</a></span><span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624"> 7026</a></span><span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)    </span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 7027</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 7028</a></span><span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f"> 7029</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)    </span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 7030</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 7031</a></span><span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0"> 7032</a></span><span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)    </span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 7033</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 7034</a></span><span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a"> 7035</a></span><span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)    </span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 7036</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 7037</a></span><span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a"> 7038</a></span><span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)   </span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 7039</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 7040</a></span><span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235"> 7041</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)   </span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 7042</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 7043</a></span><span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51"> 7044</a></span><span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)   </span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 7045</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 7046</a></span><span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 7047</a></span><span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 7048</a></span><span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f"> 7049</a></span><span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)   </span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 7050</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 7051</a></span><span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e"> 7052</a></span><span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)   </span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 7053</a></span><span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1UL &lt;&lt; USART_CR2_SWAP_Pos)             </span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad"> 7054</a></span><span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4"> 7055</a></span><span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)   </span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 7056</a></span><span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1UL &lt;&lt; USART_CR2_RXINV_Pos)            </span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5"> 7057</a></span><span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840"> 7058</a></span><span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)   </span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d"> 7059</a></span><span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1UL &lt;&lt; USART_CR2_TXINV_Pos)            </span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 7060</a></span><span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717"> 7061</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)   </span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 7062</a></span><span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1UL &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 7063</a></span><span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08"> 7064</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)   </span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 7065</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1UL &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812"> 7066</a></span><span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b"> 7067</a></span><span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)   </span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 7068</a></span><span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1UL &lt;&lt; USART_CR2_ABREN_Pos)            </span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 7069</a></span><span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7"> 7070</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)   </span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 7071</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 7072</a></span><span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 7073</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff"> 7074</a></span><span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2UL &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192"> 7075</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)   </span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3"> 7076</a></span><span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1UL &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca"> 7077</a></span><span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3"> 7078</a></span><span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)   </span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 7079</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFUL &lt;&lt; USART_CR2_ADD_Pos)             </span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 7080</a></span><span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e"> 7083</a></span><span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)    </span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 7084</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 7085</a></span><span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57"> 7086</a></span><span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)    </span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 7087</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 7088</a></span><span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5"> 7089</a></span><span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)    </span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 7090</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 7091</a></span><span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9"> 7092</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)    </span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 7093</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 7094</a></span><span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049"> 7095</a></span><span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)    </span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 7096</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 7097</a></span><span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d"> 7098</a></span><span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)    </span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 7099</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 7100</a></span><span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773"> 7101</a></span><span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)    </span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 7102</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 7103</a></span><span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f"> 7104</a></span><span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)    </span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 7105</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 7106</a></span><span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563"> 7107</a></span><span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)    </span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 7108</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 7109</a></span><span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01"> 7110</a></span><span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)    </span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 7111</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 7112</a></span><span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d"> 7113</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)   </span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 7114</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 7115</a></span><span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068"> 7116</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)   </span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 7117</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 7118</a></span><span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e"> 7119</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)   </span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 7120</a></span><span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1UL &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a"> 7121</a></span><span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120"> 7122</a></span><span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)   </span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 7123</a></span><span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1UL &lt;&lt; USART_CR3_DDRE_Pos)             </span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753"> 7124</a></span><span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101"> 7125</a></span><span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)   </span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 7126</a></span><span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1UL &lt;&lt; USART_CR3_DEM_Pos)              </span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 7127</a></span><span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7"> 7128</a></span><span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)   </span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245"> 7129</a></span><span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1UL &lt;&lt; USART_CR3_DEP_Pos)              </span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64"> 7130</a></span><span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383"> 7131</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Pos         (17U)   </span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc"> 7132</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_Msk         (0x7UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece"> 7133</a></span><span class="preprocessor">#define USART_CR3_SCARCNT             USART_CR3_SCARCNT_Msk                    </span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e"> 7134</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_0           (0x1UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a"> 7135</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_1           (0x2UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27"> 7136</a></span><span class="preprocessor">#define USART_CR3_SCARCNT_2           (0x4UL &lt;&lt; USART_CR3_SCARCNT_Pos)          </span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e"> 7137</a></span><span class="preprocessor">#define USART_CR3_WUS_Pos             (20U)   </span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17"> 7138</a></span><span class="preprocessor">#define USART_CR3_WUS_Msk             (0x3UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293"> 7139</a></span><span class="preprocessor">#define USART_CR3_WUS                 USART_CR3_WUS_Msk                        </span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf"> 7140</a></span><span class="preprocessor">#define USART_CR3_WUS_0               (0x1UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32"> 7141</a></span><span class="preprocessor">#define USART_CR3_WUS_1               (0x2UL &lt;&lt; USART_CR3_WUS_Pos)              </span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"> 7142</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Pos           (22U)   </span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15"> 7143</a></span><span class="preprocessor">#define USART_CR3_WUFIE_Msk           (0x1UL &lt;&lt; USART_CR3_WUFIE_Pos)            </span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c"> 7144</a></span><span class="preprocessor">#define USART_CR3_WUFIE               USART_CR3_WUFIE_Msk                      </span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d"> 7145</a></span><span class="preprocessor">#define USART_CR3_UCESM_Pos           (23U)   </span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25"> 7146</a></span><span class="preprocessor">#define USART_CR3_UCESM_Msk           (0x1UL &lt;&lt; USART_CR3_UCESM_Pos)            </span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e"> 7147</a></span><span class="preprocessor">#define USART_CR3_UCESM               USART_CR3_UCESM_Msk                      </span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e"> 7150</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)    </span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406"> 7151</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_FRACTION_Pos)     </span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 7152</a></span><span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3"> 7153</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)    </span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b"> 7154</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)   </span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 7155</a></span><span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2"> 7158</a></span><span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)    </span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 7159</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 7160</a></span><span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b"> 7161</a></span><span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)    </span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 7162</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 7163</a></span><span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec"> 7167</a></span><span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)    </span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 7168</a></span><span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFUL &lt;&lt; USART_RTOR_RTO_Pos)        </span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 7169</a></span><span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6"> 7170</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)   </span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58"> 7171</a></span><span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFUL &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d"> 7172</a></span><span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd"> 7175</a></span><span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)    </span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088"> 7176</a></span><span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1UL &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b"> 7177</a></span><span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314"> 7178</a></span><span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)    </span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f"> 7179</a></span><span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1UL &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 7180</a></span><span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910"> 7181</a></span><span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)    </span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d"> 7182</a></span><span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1UL &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 7183</a></span><span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c"> 7184</a></span><span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)    </span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4"> 7185</a></span><span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a"> 7186</a></span><span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161"> 7187</a></span><span class="preprocessor">#define USART_RQR_TXFRQ_Pos           (4U)    </span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83"> 7188</a></span><span class="preprocessor">#define USART_RQR_TXFRQ_Msk           (0x1UL &lt;&lt; USART_RQR_TXFRQ_Pos)            </span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8"> 7189</a></span><span class="preprocessor">#define USART_RQR_TXFRQ               USART_RQR_TXFRQ_Msk                      </span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d"> 7192</a></span><span class="preprocessor">#define USART_ISR_PE_Pos              (0U)    </span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973"> 7193</a></span><span class="preprocessor">#define USART_ISR_PE_Msk              (0x1UL &lt;&lt; USART_ISR_PE_Pos)               </span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 7194</a></span><span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e"> 7195</a></span><span class="preprocessor">#define USART_ISR_FE_Pos              (1U)    </span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 7196</a></span><span class="preprocessor">#define USART_ISR_FE_Msk              (0x1UL &lt;&lt; USART_ISR_FE_Pos)               </span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 7197</a></span><span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa"> 7198</a></span><span class="preprocessor">#define USART_ISR_NE_Pos              (2U)    </span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3"> 7199</a></span><span class="preprocessor">#define USART_ISR_NE_Msk              (0x1UL &lt;&lt; USART_ISR_NE_Pos)               </span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 7200</a></span><span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf"> 7201</a></span><span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)    </span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 7202</a></span><span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1UL &lt;&lt; USART_ISR_ORE_Pos)              </span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 7203</a></span><span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b"> 7204</a></span><span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)    </span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1"> 7205</a></span><span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1UL &lt;&lt; USART_ISR_IDLE_Pos)             </span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627"> 7206</a></span><span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977"> 7207</a></span><span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)    </span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982"> 7208</a></span><span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1UL &lt;&lt; USART_ISR_RXNE_Pos)             </span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03"> 7209</a></span><span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72"> 7210</a></span><span class="preprocessor">#define USART_ISR_TC_Pos              (6U)    </span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 7211</a></span><span class="preprocessor">#define USART_ISR_TC_Msk              (0x1UL &lt;&lt; USART_ISR_TC_Pos)               </span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 7212</a></span><span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b"> 7213</a></span><span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)    </span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba"> 7214</a></span><span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1UL &lt;&lt; USART_ISR_TXE_Pos)              </span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab"> 7215</a></span><span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd"> 7216</a></span><span class="preprocessor">#define USART_ISR_LBDF_Pos            (8U)    </span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e"> 7217</a></span><span class="preprocessor">#define USART_ISR_LBDF_Msk            (0x1UL &lt;&lt; USART_ISR_LBDF_Pos)             </span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44"> 7218</a></span><span class="preprocessor">#define USART_ISR_LBDF                USART_ISR_LBDF_Msk                       </span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128"> 7219</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)    </span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 7220</a></span><span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1UL &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 7221</a></span><span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"> 7222</a></span><span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)   </span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492"> 7223</a></span><span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1UL &lt;&lt; USART_ISR_CTS_Pos)              </span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 7224</a></span><span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53"> 7225</a></span><span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)   </span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981"> 7226</a></span><span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1UL &lt;&lt; USART_ISR_RTOF_Pos)             </span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 7227</a></span><span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085"> 7228</a></span><span class="preprocessor">#define USART_ISR_EOBF_Pos            (12U)   </span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c"> 7229</a></span><span class="preprocessor">#define USART_ISR_EOBF_Msk            (0x1UL &lt;&lt; USART_ISR_EOBF_Pos)             </span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904"> 7230</a></span><span class="preprocessor">#define USART_ISR_EOBF                USART_ISR_EOBF_Msk                       </span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6"> 7231</a></span><span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)   </span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac"> 7232</a></span><span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1UL &lt;&lt; USART_ISR_ABRE_Pos)             </span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 7233</a></span><span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c"> 7234</a></span><span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)   </span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 7235</a></span><span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1UL &lt;&lt; USART_ISR_ABRF_Pos)             </span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2"> 7236</a></span><span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620"> 7237</a></span><span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)   </span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 7238</a></span><span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1UL &lt;&lt; USART_ISR_BUSY_Pos)             </span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 7239</a></span><span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e"> 7240</a></span><span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)   </span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 7241</a></span><span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1UL &lt;&lt; USART_ISR_CMF_Pos)              </span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 7242</a></span><span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf"> 7243</a></span><span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)   </span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 7244</a></span><span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1UL &lt;&lt; USART_ISR_SBKF_Pos)             </span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 7245</a></span><span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf"> 7246</a></span><span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)   </span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 7247</a></span><span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1UL &lt;&lt; USART_ISR_RWU_Pos)              </span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 7248</a></span><span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5"> 7249</a></span><span class="preprocessor">#define USART_ISR_WUF_Pos             (20U)   </span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4"> 7250</a></span><span class="preprocessor">#define USART_ISR_WUF_Msk             (0x1UL &lt;&lt; USART_ISR_WUF_Pos)              </span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72"> 7251</a></span><span class="preprocessor">#define USART_ISR_WUF                 USART_ISR_WUF_Msk                        </span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d"> 7252</a></span><span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)   </span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 7253</a></span><span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1UL &lt;&lt; USART_ISR_TEACK_Pos)            </span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81"> 7254</a></span><span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990"> 7255</a></span><span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)   </span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda"> 7256</a></span><span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1UL &lt;&lt; USART_ISR_REACK_Pos)            </span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 7257</a></span><span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638"> 7260</a></span><span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)    </span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 7261</a></span><span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1UL &lt;&lt; USART_ICR_PECF_Pos)             </span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411"> 7262</a></span><span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af"> 7263</a></span><span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)    </span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 7264</a></span><span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1UL &lt;&lt; USART_ICR_FECF_Pos)             </span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 7265</a></span><span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051"> 7266</a></span><span class="preprocessor">#define USART_ICR_NCF_Pos             (2U)    </span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f"> 7267</a></span><span class="preprocessor">#define USART_ICR_NCF_Msk             (0x1UL &lt;&lt; USART_ICR_NCF_Pos)              </span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312"> 7268</a></span><span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        </span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f"> 7269</a></span><span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)    </span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 7270</a></span><span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1UL &lt;&lt; USART_ICR_ORECF_Pos)            </span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 7271</a></span><span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5"> 7272</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)    </span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 7273</a></span><span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1UL &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 7274</a></span><span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a"> 7275</a></span><span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)    </span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410"> 7276</a></span><span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1UL &lt;&lt; USART_ICR_TCCF_Pos)             </span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250"> 7277</a></span><span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283"> 7278</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Pos           (8U)    </span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240"> 7279</a></span><span class="preprocessor">#define USART_ICR_LBDCF_Msk           (0x1UL &lt;&lt; USART_ICR_LBDCF_Pos)            </span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f"> 7280</a></span><span class="preprocessor">#define USART_ICR_LBDCF               USART_ICR_LBDCF_Msk                      </span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae"> 7281</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)    </span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 7282</a></span><span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1UL &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 7283</a></span><span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0"> 7284</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)   </span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 7285</a></span><span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1UL &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 7286</a></span><span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278"> 7287</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Pos           (12U)   </span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826"> 7288</a></span><span class="preprocessor">#define USART_ICR_EOBCF_Msk           (0x1UL &lt;&lt; USART_ICR_EOBCF_Pos)            </span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616"> 7289</a></span><span class="preprocessor">#define USART_ICR_EOBCF               USART_ICR_EOBCF_Msk                      </span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744"> 7290</a></span><span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)   </span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff"> 7291</a></span><span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1UL &lt;&lt; USART_ICR_CMCF_Pos)             </span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be"> 7292</a></span><span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1"> 7293</a></span><span class="preprocessor">#define USART_ICR_WUCF_Pos            (20U)   </span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483"> 7294</a></span><span class="preprocessor">#define USART_ICR_WUCF_Msk            (0x1UL &lt;&lt; USART_ICR_WUCF_Pos)             </span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa"> 7295</a></span><span class="preprocessor">#define USART_ICR_WUCF                USART_ICR_WUCF_Msk                       </span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span><span class="comment">/* Compatibility defines with other series */</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331"> 7298</a></span><span class="preprocessor">#define USART_ICR_NECF                USART_ICR_NCF</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span> </div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4"> 7301</a></span><span class="preprocessor">#define USART_RDR_RDR_Pos             (0U)    </span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d"> 7302</a></span><span class="preprocessor">#define USART_RDR_RDR_Msk             (0x1FFUL &lt;&lt; USART_RDR_RDR_Pos)            </span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 7303</a></span><span class="preprocessor">#define USART_RDR_RDR                 USART_RDR_RDR_Msk                        </span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396"> 7306</a></span><span class="preprocessor">#define USART_TDR_TDR_Pos             (0U)    </span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d"> 7307</a></span><span class="preprocessor">#define USART_TDR_TDR_Msk             (0x1FFUL &lt;&lt; USART_TDR_TDR_Pos)            </span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 7308</a></span><span class="preprocessor">#define USART_TDR_TDR                 USART_TDR_TDR_Msk                        </span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span><span class="comment">/*                         USB Device General registers                       */</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04"> 7315</a></span><span class="preprocessor">#define USB_BASE                              (0x40005C00U)                    </span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585d11c200331336de28671243833198"> 7316</a></span><span class="preprocessor">#define USB_PMAADDR_Pos           (13U)       </span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc885bcbe933d79f0e31305f46fd504d"> 7317</a></span><span class="preprocessor">#define USB_PMAADDR_Msk           (0x20003UL &lt;&lt; USB_PMAADDR_Pos)                </span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf992dfdd5707568c5cb5506e2347e808"> 7318</a></span><span class="preprocessor">#define USB_PMAADDR               USB_PMAADDR_Msk                              </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2"> 7320</a></span><span class="preprocessor">#define USB_CNTR                             (USB_BASE + 0x40)           </span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2"> 7321</a></span><span class="preprocessor">#define USB_ISTR                             (USB_BASE + 0x44)           </span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1"> 7322</a></span><span class="preprocessor">#define USB_FNR                              (USB_BASE + 0x48)           </span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62"> 7323</a></span><span class="preprocessor">#define USB_DADDR                            (USB_BASE + 0x4C)           </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be"> 7324</a></span><span class="preprocessor">#define USB_BTABLE                           (USB_BASE + 0x50)           </span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966"> 7325</a></span><span class="preprocessor">#define USB_LPMCSR                           (USB_BASE + 0x54)           </span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384"> 7326</a></span><span class="preprocessor">#define USB_BCDR                             (USB_BASE + 0x58)           </span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span><span class="comment">/****************************  ISTR interrupt events  *************************/</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 7329</a></span><span class="preprocessor">#define USB_ISTR_CTR                          ((uint16_t)0x8000U)              </span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 7330</a></span><span class="preprocessor">#define USB_ISTR_PMAOVR                       ((uint16_t)0x4000U)              </span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 7331</a></span><span class="preprocessor">#define USB_ISTR_ERR                          ((uint16_t)0x2000U)              </span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 7332</a></span><span class="preprocessor">#define USB_ISTR_WKUP                         ((uint16_t)0x1000U)              </span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 7333</a></span><span class="preprocessor">#define USB_ISTR_SUSP                         ((uint16_t)0x0800U)              </span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 7334</a></span><span class="preprocessor">#define USB_ISTR_RESET                        ((uint16_t)0x0400U)              </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 7335</a></span><span class="preprocessor">#define USB_ISTR_SOF                          ((uint16_t)0x0200U)              </span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 7336</a></span><span class="preprocessor">#define USB_ISTR_ESOF                         ((uint16_t)0x0100U)              </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8"> 7337</a></span><span class="preprocessor">#define USB_ISTR_L1REQ                        ((uint16_t)0x0080U)              </span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 7338</a></span><span class="preprocessor">#define USB_ISTR_DIR                          ((uint16_t)0x0010U)              </span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 7339</a></span><span class="preprocessor">#define USB_ISTR_EP_ID                        ((uint16_t)0x000FU)              </span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5"> 7341</a></span><span class="preprocessor">#define USB_CLR_CTR                          (~USB_ISTR_CTR)             </span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b"> 7342</a></span><span class="preprocessor">#define USB_CLR_PMAOVR                       (~USB_ISTR_PMAOVR)          </span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00"> 7343</a></span><span class="preprocessor">#define USB_CLR_ERR                          (~USB_ISTR_ERR)             </span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd"> 7344</a></span><span class="preprocessor">#define USB_CLR_WKUP                         (~USB_ISTR_WKUP)            </span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1"> 7345</a></span><span class="preprocessor">#define USB_CLR_SUSP                         (~USB_ISTR_SUSP)            </span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90"> 7346</a></span><span class="preprocessor">#define USB_CLR_RESET                        (~USB_ISTR_RESET)           </span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d"> 7347</a></span><span class="preprocessor">#define USB_CLR_SOF                          (~USB_ISTR_SOF)             </span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79"> 7348</a></span><span class="preprocessor">#define USB_CLR_ESOF                         (~USB_ISTR_ESOF)            </span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a"> 7349</a></span><span class="preprocessor">#define USB_CLR_L1REQ                        (~USB_ISTR_L1REQ)           </span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"> 7350</span><span class="comment">/*************************  CNTR control register bits definitions  ***********/</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 7351</a></span><span class="preprocessor">#define USB_CNTR_CTRM                         ((uint16_t)0x8000U)              </span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 7352</a></span><span class="preprocessor">#define USB_CNTR_PMAOVRM                      ((uint16_t)0x4000U)              </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 7353</a></span><span class="preprocessor">#define USB_CNTR_ERRM                         ((uint16_t)0x2000U)              </span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 7354</a></span><span class="preprocessor">#define USB_CNTR_WKUPM                        ((uint16_t)0x1000U)              </span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 7355</a></span><span class="preprocessor">#define USB_CNTR_SUSPM                        ((uint16_t)0x0800U)              </span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 7356</a></span><span class="preprocessor">#define USB_CNTR_RESETM                       ((uint16_t)0x0400U)              </span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 7357</a></span><span class="preprocessor">#define USB_CNTR_SOFM                         ((uint16_t)0x0200U)              </span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 7358</a></span><span class="preprocessor">#define USB_CNTR_ESOFM                        ((uint16_t)0x0100U)              </span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd"> 7359</a></span><span class="preprocessor">#define USB_CNTR_L1REQM                       ((uint16_t)0x0080U)              </span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9"> 7360</a></span><span class="preprocessor">#define USB_CNTR_L1RESUME                     ((uint16_t)0x0020U)              </span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 7361</a></span><span class="preprocessor">#define USB_CNTR_RESUME                       ((uint16_t)0x0010U)              </span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a"> 7362</a></span><span class="preprocessor">#define USB_CNTR_FSUSP                        ((uint16_t)0x0008U)              </span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777"> 7363</a></span><span class="preprocessor">#define USB_CNTR_LPMODE                       ((uint16_t)0x0004U)              </span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 7364</a></span><span class="preprocessor">#define USB_CNTR_PDWN                         ((uint16_t)0x0002U)              </span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 7365</a></span><span class="preprocessor">#define USB_CNTR_FRES                         ((uint16_t)0x0001U)              </span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span><span class="comment">/*************************  BCDR control register bits definitions  ***********/</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170"> 7367</a></span><span class="preprocessor">#define USB_BCDR_DPPU                         ((uint16_t)0x8000U)              </span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e"> 7368</a></span><span class="preprocessor">#define USB_BCDR_PS2DET                       ((uint16_t)0x0080U)              </span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c"> 7369</a></span><span class="preprocessor">#define USB_BCDR_SDET                         ((uint16_t)0x0040U)              </span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c"> 7370</a></span><span class="preprocessor">#define USB_BCDR_PDET                         ((uint16_t)0x0020U)              </span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce"> 7371</a></span><span class="preprocessor">#define USB_BCDR_DCDET                        ((uint16_t)0x0010U)              </span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24"> 7372</a></span><span class="preprocessor">#define USB_BCDR_SDEN                         ((uint16_t)0x0008U)              </span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092"> 7373</a></span><span class="preprocessor">#define USB_BCDR_PDEN                         ((uint16_t)0x0004U)              </span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469"> 7374</a></span><span class="preprocessor">#define USB_BCDR_DCDEN                        ((uint16_t)0x0002U)              </span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3"> 7375</a></span><span class="preprocessor">#define USB_BCDR_BCDEN                        ((uint16_t)0x0001U)              </span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><span class="comment">/***************************  LPM register bits definitions  ******************/</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022"> 7377</a></span><span class="preprocessor">#define USB_LPMCSR_BESL                       ((uint16_t)0x00F0U)              </span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839"> 7378</a></span><span class="preprocessor">#define USB_LPMCSR_REMWAKE                    ((uint16_t)0x0008U)              </span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32"> 7379</a></span><span class="preprocessor">#define USB_LPMCSR_LPMACK                     ((uint16_t)0x0002U)              </span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c"> 7380</a></span><span class="preprocessor">#define USB_LPMCSR_LMPEN                      ((uint16_t)0x0001U)              </span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span><span class="comment">/********************  FNR Frame Number Register bit definitions   ************/</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 7382</a></span><span class="preprocessor">#define USB_FNR_RXDP                          ((uint16_t)0x8000U)              </span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 7383</a></span><span class="preprocessor">#define USB_FNR_RXDM                          ((uint16_t)0x4000U)              </span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 7384</a></span><span class="preprocessor">#define USB_FNR_LCK                           ((uint16_t)0x2000U)              </span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 7385</a></span><span class="preprocessor">#define USB_FNR_LSOF                          ((uint16_t)0x1800U)              </span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 7386</a></span><span class="preprocessor">#define USB_FNR_FN                            ((uint16_t)0x07FFU)              </span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="comment">/********************  DADDR Device ADDRess bit definitions    ****************/</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 7388</a></span><span class="preprocessor">#define USB_DADDR_EF                          ((uint8_t)0x80U)                 </span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052"> 7389</a></span><span class="preprocessor">#define USB_DADDR_ADD                         ((uint8_t)0x7FU)                 </span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="comment">/******************************  Endpoint register    *************************/</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952"> 7391</a></span><span class="preprocessor">#define USB_EP0R                              USB_BASE                   </span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307"> 7392</a></span><span class="preprocessor">#define USB_EP1R                             (USB_BASE + 0x04)           </span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4"> 7393</a></span><span class="preprocessor">#define USB_EP2R                             (USB_BASE + 0x08)           </span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2"> 7394</a></span><span class="preprocessor">#define USB_EP3R                             (USB_BASE + 0x0C)           </span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2"> 7395</a></span><span class="preprocessor">#define USB_EP4R                             (USB_BASE + 0x10)           </span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b"> 7396</a></span><span class="preprocessor">#define USB_EP5R                             (USB_BASE + 0x14)           </span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592"> 7397</a></span><span class="preprocessor">#define USB_EP6R                             (USB_BASE + 0x18)           </span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada"> 7398</a></span><span class="preprocessor">#define USB_EP7R                             (USB_BASE + 0x1C)           </span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span><span class="comment">/* bit positions */</span> </div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d"> 7400</a></span><span class="preprocessor">#define USB_EP_CTR_RX                         ((uint16_t)0x8000U)              </span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8"> 7401</a></span><span class="preprocessor">#define USB_EP_DTOG_RX                        ((uint16_t)0x4000U)              </span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2"> 7402</a></span><span class="preprocessor">#define USB_EPRX_STAT                         ((uint16_t)0x3000U)              </span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873"> 7403</a></span><span class="preprocessor">#define USB_EP_SETUP                          ((uint16_t)0x0800U)              </span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66"> 7404</a></span><span class="preprocessor">#define USB_EP_T_FIELD                        ((uint16_t)0x0600U)              </span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c"> 7405</a></span><span class="preprocessor">#define USB_EP_KIND                           ((uint16_t)0x0100U)              </span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e"> 7406</a></span><span class="preprocessor">#define USB_EP_CTR_TX                         ((uint16_t)0x0080U)              </span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f"> 7407</a></span><span class="preprocessor">#define USB_EP_DTOG_TX                        ((uint16_t)0x0040U)              </span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e"> 7408</a></span><span class="preprocessor">#define USB_EPTX_STAT                         ((uint16_t)0x0030U)              </span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1"> 7409</a></span><span class="preprocessor">#define USB_EPADDR_FIELD                      ((uint16_t)0x000FU)              </span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"> 7411</span><span class="comment">/* EndPoint REGister MASK (no toggle fields) */</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span><span class="preprocessor">#define USB_EPREG_MASK     (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f"> 7414</a></span><span class="preprocessor">#define USB_EP_TYPE_MASK                      ((uint16_t)0x0600U)              </span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f"> 7415</a></span><span class="preprocessor">#define USB_EP_BULK                           ((uint16_t)0x0000U)              </span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7"> 7416</a></span><span class="preprocessor">#define USB_EP_CONTROL                        ((uint16_t)0x0200U)              </span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b"> 7417</a></span><span class="preprocessor">#define USB_EP_ISOCHRONOUS                    ((uint16_t)0x0400U)              </span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352"> 7418</a></span><span class="preprocessor">#define USB_EP_INTERRUPT                      ((uint16_t)0x0600U)              </span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde"> 7419</a></span><span class="preprocessor">#define USB_EP_T_MASK                        ((uint16_t) ~USB_EP_T_FIELD &amp; USB_EPREG_MASK)</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"> 7420</span>                                                                 </div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"> 7421</span><span class="preprocessor">#define USB_EPKIND_MASK                      ((uint16_t)~USB_EP_KIND &amp; USB_EPREG_MASK) </span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2"> 7423</a></span><span class="preprocessor">#define USB_EP_TX_DIS                         ((uint16_t)0x0000U)              </span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc"> 7424</a></span><span class="preprocessor">#define USB_EP_TX_STALL                       ((uint16_t)0x0010U)              </span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950"> 7425</a></span><span class="preprocessor">#define USB_EP_TX_NAK                         ((uint16_t)0x0020U)              </span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70"> 7426</a></span><span class="preprocessor">#define USB_EP_TX_VALID                       ((uint16_t)0x0030U)              </span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464"> 7427</a></span><span class="preprocessor">#define USB_EPTX_DTOG1                        ((uint16_t)0x0010U)              </span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037"> 7428</a></span><span class="preprocessor">#define USB_EPTX_DTOG2                        ((uint16_t)0x0020U)              </span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span><span class="preprocessor">#define USB_EPTX_DTOGMASK  (USB_EPTX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c"> 7431</a></span><span class="preprocessor">#define USB_EP_RX_DIS                         ((uint16_t)0x0000U)              </span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6"> 7432</a></span><span class="preprocessor">#define USB_EP_RX_STALL                       ((uint16_t)0x1000U)              </span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9"> 7433</a></span><span class="preprocessor">#define USB_EP_RX_NAK                         ((uint16_t)0x2000U)              </span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf"> 7434</a></span><span class="preprocessor">#define USB_EP_RX_VALID                       ((uint16_t)0x3000U)              </span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce"> 7435</a></span><span class="preprocessor">#define USB_EPRX_DTOG1                        ((uint16_t)0x1000U)              </span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86"> 7436</a></span><span class="preprocessor">#define USB_EPRX_DTOG2                        ((uint16_t)0x2000U)              </span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0"> 7437</a></span><span class="preprocessor">#define USB_EPRX_DTOGMASK  (USB_EPRX_STAT|USB_EPREG_MASK)</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span> </div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span><span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span> </div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e"> 7446</a></span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)          </span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 7447</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 7448</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 7449</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 7450</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 7451</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 7452</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 7453</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 7454</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 7455</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 7458</a></span><span class="preprocessor">#define  WWDG_CR_T0    WWDG_CR_T_0</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 7459</a></span><span class="preprocessor">#define  WWDG_CR_T1    WWDG_CR_T_1</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 7460</a></span><span class="preprocessor">#define  WWDG_CR_T2    WWDG_CR_T_2</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 7461</a></span><span class="preprocessor">#define  WWDG_CR_T3    WWDG_CR_T_3</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 7462</a></span><span class="preprocessor">#define  WWDG_CR_T4    WWDG_CR_T_4</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 7463</a></span><span class="preprocessor">#define  WWDG_CR_T5    WWDG_CR_T_5</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 7464</a></span><span class="preprocessor">#define  WWDG_CR_T6    WWDG_CR_T_6</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span> </div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c"> 7466</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)          </span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 7467</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 7468</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b"> 7471</a></span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)          </span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 7472</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 7473</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 7474</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 7475</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 7476</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 7477</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 7478</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 7479</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 7480</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 7483</a></span><span class="preprocessor">#define  WWDG_CFR_W0    WWDG_CFR_W_0</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 7484</a></span><span class="preprocessor">#define  WWDG_CFR_W1    WWDG_CFR_W_1</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 7485</a></span><span class="preprocessor">#define  WWDG_CFR_W2    WWDG_CFR_W_2</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 7486</a></span><span class="preprocessor">#define  WWDG_CFR_W3    WWDG_CFR_W_3</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 7487</a></span><span class="preprocessor">#define  WWDG_CFR_W4    WWDG_CFR_W_4</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 7488</a></span><span class="preprocessor">#define  WWDG_CFR_W5    WWDG_CFR_W_5</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 7489</a></span><span class="preprocessor">#define  WWDG_CFR_W6    WWDG_CFR_W_6</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span> </div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1"> 7491</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)          </span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 7492</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 7493</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 7494</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 7495</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 7498</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB0    WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 7499</a></span><span class="preprocessor">#define  WWDG_CFR_WDGTB1    WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span> </div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648"> 7501</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)          </span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 7502</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 7503</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43"> 7506</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)          </span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 7507</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 7508</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23"> 7523</a></span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2"> 7524</a></span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span> </div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span><span class="comment">/******************************* COMP Instances *******************************/</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaefa161742156617f25fb34aec6354427"> 7527</a></span><span class="preprocessor">#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="preprocessor">                                       ((INSTANCE) == COMP2))</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"> 7529</span> </div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737"> 7530</a></span><span class="preprocessor">#define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON)</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span> </div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1"> 7533</a></span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"> 7534</span> </div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><span class="comment">/******************************* DAC Instances *********************************/</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8"> 7536</a></span><span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC)</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span> </div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><span class="comment">/******************************* DMA Instances *********************************/</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe"> 7539</a></span><span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"> 7540</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"> 7541</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span><span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7))</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span> </div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957"> 7548</a></span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span><span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span><span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"> 7553</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span> </div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535"> 7555</a></span><span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span><span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span><span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span> </div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2"> 7563</a></span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span><span class="preprocessor">                                       ((INSTANCE) == I2C2) || \</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span><span class="preprocessor">                                       ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span> </div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span><span class="comment">/****************** I2C Instances : wakeup capability from stop modes *********/</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9"> 7568</a></span><span class="preprocessor">#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span><span class="preprocessor">                                                   ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span> </div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span> </div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span><span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa"> 7573</a></span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == SPI2)</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span> </div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span><span class="comment">/******************************* RNG Instances ********************************/</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f"> 7576</a></span><span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span> </div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce"> 7579</a></span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span> </div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span><span class="comment">/******************************** SMBUS Instances *****************************/</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1c8726db4d490e175592f5ad49df10ed"> 7582</a></span><span class="preprocessor">#define IS_SMBUS_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span><span class="preprocessor">                                     ((INSTANCE) == I2C3))</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span> </div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c"> 7586</a></span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="preprocessor">                                       ((INSTANCE) == SPI2))</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span> </div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span><span class="comment">/****************** LPTIM Instances : All supported instances *****************/</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077"> 7590</a></span><span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE)       ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"> 7591</span> </div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span><span class="comment">/************* LPTIM instances supporting the encoder mode feature ************/</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19"> 7593</a></span><span class="preprocessor">#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span> </div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98"> 7596</a></span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span><span class="preprocessor">                                         ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span><span class="preprocessor">                                         ((INSTANCE) == TIM7)   || \</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"> 7600</span><span class="preprocessor">                                         ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"> 7601</span><span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"> 7602</span> </div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464"> 7604</a></span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span><span class="preprocessor">                                         ((INSTANCE) == TIM21) || \</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span><span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span> </div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c"> 7610</a></span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><span class="preprocessor">                                        ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="preprocessor">                                        ((INSTANCE) == TIM21) || \</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span><span class="preprocessor">                                        ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span> </div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e"> 7616</a></span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span><span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span> </div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07"> 7620</a></span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"> 7621</span><span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"> 7622</span> </div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371"> 7624</a></span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)      (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span><span class="preprocessor">                                            ((INSTANCE) == TIM3) || \</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="preprocessor">                                            ((INSTANCE) == TIM6) || \</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span><span class="preprocessor">                                            ((INSTANCE) == TIM7))</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span> </div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span><span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf"> 7630</a></span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"> 7631</span><span class="preprocessor">                                           ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span> </div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e"> 7634</a></span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><span class="preprocessor">                                            ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span> </div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e"> 7638</a></span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span><span class="preprocessor">   (((((INSTANCE) == TIM2) ||                  \</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span><span class="preprocessor">      ((INSTANCE) == TIM3))                    \</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="preprocessor">     &amp;&amp;                                        \</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"> 7643</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"> 7645</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><span class="preprocessor">     (((INSTANCE) == TIM21) &amp;&amp;                 \</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1) ||         \</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="preprocessor">       ((CHANNEL) == TIM_CHANNEL_2)))          \</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="preprocessor">     ||                                        \</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span><span class="preprocessor">     (((INSTANCE) == TIM22) &amp;&amp;                 \</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="preprocessor">      (((CHANNEL) == TIM_CHANNEL_1) ||         \</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"> 7653</span><span class="preprocessor">       ((CHANNEL) == TIM_CHANNEL_2))))</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"> 7654</span> </div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a"> 7656</a></span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="preprocessor">                                                        ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="preprocessor">                                                        ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span><span class="preprocessor">                                                        ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span> </div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade"> 7662</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span><span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span><span class="preprocessor">                                                          ((INSTANCE) == TIM21))</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span> </div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9"> 7667</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span><span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span><span class="preprocessor">                                                          ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span><span class="preprocessor">                                                          ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span> </div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><span class="comment">/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c"> 7673</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)        (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="preprocessor">                                                          ((INSTANCE) == TIM21))</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span> </div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"> 7677</span><span class="comment">/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df"> 7678</a></span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><span class="preprocessor">                                                          ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span><span class="preprocessor">                                                          ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="preprocessor">                                                          ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span> </div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span> </div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be"> 7684</a></span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)       (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"> 7685</span><span class="preprocessor">                                                             ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"> 7686</span><span class="preprocessor">                                                             ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"> 7687</span><span class="preprocessor">                                                             ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span> </div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402"> 7690</a></span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="preprocessor">                                                     ((INSTANCE) == TIM3)   || \</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="preprocessor">                                                     ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span><span class="preprocessor">                                                     ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"> 7694</span> </div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><span class="comment">/***************** TIM Instances : external trigger input availabe ************/</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7"> 7696</a></span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)      (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span> </div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span><span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba"> 7702</a></span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span><span class="preprocessor">                                            ((INSTANCE) == TIM6)  || \</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span><span class="preprocessor">                                            ((INSTANCE) == TIM7)  || \</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span><span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span> </div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"> 7709</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14"> 7710</a></span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)    (((INSTANCE) == TIM2)  || \</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"> 7711</span><span class="preprocessor">                                            ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"> 7712</span><span class="preprocessor">                                            ((INSTANCE) == TIM21) || \</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span><span class="preprocessor">                                            ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"> 7714</span> </div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9"> 7716</a></span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)   || \</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span><span class="preprocessor">                                         ((INSTANCE) == TIM3)  || \</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="preprocessor">                                         ((INSTANCE) == TIM21)  || \</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span><span class="preprocessor">                                         ((INSTANCE) == TIM22))</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"> 7720</span> </div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"> 7721</span><span class="comment">/******************* TIM Instances : output(s) OCXEC register *****************/</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc"> 7722</a></span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"> 7723</span><span class="preprocessor">                                                ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"> 7724</span> </div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"> 7725</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a"> 7726</a></span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2) || \</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"> 7727</span><span class="preprocessor">                                        ((INSTANCE) == TIM3))</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span> </div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"> 7729</span><span class="comment">/****************************** TSC Instances *********************************/</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf29af2609f6b7748104a965262e95475"> 7730</a></span><span class="preprocessor">#define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC)</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span> </div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span><span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b"> 7733</a></span><span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span><span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span><span class="preprocessor">                                    ((INSTANCE) == USART4) || \</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span><span class="preprocessor">                                    ((INSTANCE) == USART5))</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span> </div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"> 7738</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe"> 7739</a></span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span><span class="preprocessor">                                     ((INSTANCE) == USART4) || \</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span><span class="preprocessor">                                     ((INSTANCE) == USART5))</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span> </div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><span class="comment">/****************** USART Instances : Auto Baud Rate detection ****************/</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span> </div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e"> 7746</a></span><span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span><span class="preprocessor">                                                            ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span> </div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span><span class="comment">/****************** UART Instances : Driver Enable *****************/</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596"> 7750</a></span><span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="preprocessor">                                                 ((INSTANCE) == USART4) || \</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="preprocessor">                                                 ((INSTANCE) == USART5) || \</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span> </div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b"> 7757</a></span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="preprocessor">                                                 ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span><span class="preprocessor">                                                 ((INSTANCE) == USART4) || \</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span><span class="preprocessor">                                                 ((INSTANCE) == USART5) || \</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span><span class="preprocessor">                                                 ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"> 7762</span> </div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482"> 7764</a></span><span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE)    (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span><span class="preprocessor">                                           ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span> </div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="comment">/******************** UART Instances : Wake-up from Stop mode **********************/</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e"> 7768</a></span><span class="preprocessor">#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span><span class="preprocessor">                                                      ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span><span class="preprocessor">                                                      ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span> </div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"> 7772</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad"> 7773</a></span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><span class="preprocessor">                                           ((INSTANCE) == USART4) || \</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="preprocessor">                                           ((INSTANCE) == USART5) || \</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span><span class="preprocessor">                                           ((INSTANCE) == LPUART1))</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"> 7778</span> </div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988"> 7780</a></span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span><span class="preprocessor">                                         ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span> </div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429"> 7784</a></span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span><span class="preprocessor">                                    ((INSTANCE) == USART2))</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"> 7786</span> </div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span><span class="comment">/******************** LPUART Instance *****************************************/</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de"> 7788</a></span><span class="preprocessor">#define IS_LPUART_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span> </div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39"> 7791</a></span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span> </div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span><span class="comment">/******************************* USB Instances *******************************/</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga763f287042e73e61b91e12bb065777cd"> 7794</a></span><span class="preprocessor">#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga724d83a3d14d744ac367aa25a89853d8"> 7795</a></span><span class="preprocessor">#define IS_PCD_ALL_INSTANCE           IS_USB_ALL_INSTANCE</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span> </div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f"> 7798</a></span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span> </div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span><span class="comment">/****************************** LCD Instances ********************************/</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gab7d694aaa5c10f07fdfd6be38b526076"> 7801</a></span><span class="preprocessor">#define IS_LCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LCD)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span> </div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span><span class="comment">/*  For a painless codes migration between the STM32L0xx device product       */</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span><span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span><span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="comment">/*  product lines within the same STM32L0 Family                              */</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span> </div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span><span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span> </div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga81ae19e2cd84e17e99a07f0cc8a89d3f"> 7817</a></span><span class="preprocessor">#define LPUART1_IRQn                   RNG_LPUART1_IRQn</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gac5fdc327d0f445a069a0006bd09331bf"> 7818</a></span><span class="preprocessor">#define AES_LPUART1_IRQn               RNG_LPUART1_IRQn</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga509c3ed7f9046b16727f307fe03973ff"> 7819</a></span><span class="preprocessor">#define AES_RNG_LPUART1_IRQn           RNG_LPUART1_IRQn</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga16b30b9f4d374c506d31c9d4c6cce8a1"> 7820</a></span><span class="preprocessor">#define TIM6_IRQn                      TIM6_DAC_IRQn</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gaae92cbf893c67700dbc28d2ca87eac9d"> 7821</a></span><span class="preprocessor">#define RCC_IRQn                       RCC_CRS_IRQn</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga35a41592e06a61cdced6514b54e1ceb3"> 7822</a></span><span class="preprocessor">#define DMA1_Channel4_5_IRQn           DMA1_Channel4_5_6_7_IRQn</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gaa7d642ec0ffe7089d01841fe5992321c"> 7823</a></span><span class="preprocessor">#define ADC1_IRQn                      ADC1_COMP_IRQn</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span> </div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span><span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gaf9068427e76715a79a7676cea82c868d"> 7826</a></span><span class="preprocessor">#define LPUART1_IRQHandler             RNG_LPUART1_IRQHandler</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga920c0dd2183d96d34c061ce7b17021ff"> 7827</a></span><span class="preprocessor">#define AES_LPUART1_IRQHandler         RNG_LPUART1_IRQHandler</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga466c5ac7a574b622aa29b7278f86db68"> 7828</a></span><span class="preprocessor">#define AES_RNG_LPUART1_IRQHandler     RNG_LPUART1_IRQHandler</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gae30e35a563a952a284f3f54d7f164ccd"> 7829</a></span><span class="preprocessor">#define TIM6_IRQHandler                TIM6_DAC_IRQHandler</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#ga5a6d083fa78461da86a717b28973e009"> 7830</a></span><span class="preprocessor">#define RCC_IRQHandler                 RCC_CRS_IRQHandler</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gac0e40c40e17f156c06448e594bf54eaf"> 7831</a></span><span class="preprocessor">#define DMA1_Channel4_5_IRQHandler     DMA1_Channel4_5_6_7_IRQHandler</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="group__stm32l073xx.html#gacfad9f182b248bceb2ebedd9ae366546"> 7832</a></span><span class="preprocessor">#define ADC1_IRQHandler                ADC1_COMP_IRQHandler</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"> 7833</span> </div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span>}</div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span> </div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32L073xx_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span> </div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span> </div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span> </div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="acore__cm0plus_8h_html"><div class="ttname"><a href="core__cm0plus_8h.html">core_cm0plus.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">stm32l073xx Interrupt Number Definition, according to the selected device in Library_configuration_se...</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdeci">@ I2C2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a></div><div class="ttdeci">@ RCC_CRS_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_5_6_7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a></div><div class="ttdeci">@ LCD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></div><div class="ttdeci">@ ADC1_COMP_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">TIM22_IRQn</a></div><div class="ttdeci">@ TIM22_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a></div><div class="ttdeci">@ USB_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdeci">@ SVC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdeci">@ EXTI2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a></div><div class="ttdeci">@ RNG_LPUART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdeci">@ EXTI0_1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdeci">@ LPTIM1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">I2C3_IRQn</a></div><div class="ttdeci">@ I2C3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">USART4_5_IRQn</a></div><div class="ttdeci">@ USART4_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdeci">@ EXTI4_15_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">TIM21_IRQn</a></div><div class="ttdeci">@ TIM21_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdeci">@ I2C1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a></div><div class="ttdeci">@ TSC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:88</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:149</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:150</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:130</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:141</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:143</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:138</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:139</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:132</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:134</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:131</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:133</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:145</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:137</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:135</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:136</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:140</div></div>
<div class="ttc" id="astruct_c_o_m_p___common___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:164</div></div>
<div class="ttc" id="astruct_c_o_m_p___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_c_o_m_p___common___type_def.html#a876dd0a8546697065f406b7543e27af2">COMP_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:165</div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html"><div class="ttname"><a href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></div><div class="ttdoc">Comparator.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:159</div></div>
<div class="ttc" id="astruct_c_o_m_p___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_c_o_m_p___type_def.html#a876dd0a8546697065f406b7543e27af2">COMP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:160</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:174</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:175</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:180</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:176</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:178</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_a9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89">CRC_TypeDef::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:182</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:177</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:179</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html_af29f59e3e9149946df6717c205eaac7c"><div class="ttname"><a href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:181</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html"><div class="ttname"><a href="struct_c_r_s___type_def.html">CRS_TypeDef</a></div><div class="ttdoc">Clock Recovery System.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:190</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_c_r_s___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">CRS_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:194</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_c_r_s___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CRS_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:192</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_c_r_s___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">CRS_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:193</div></div>
<div class="ttc" id="astruct_c_r_s___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_s___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRS_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:191</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:202</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:211</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a2e45f9c9d67e384187b25334ba0a3e3d"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:209</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a4c435f0e34ace4421241cd5c3ae87fc2"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:210</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a804c7e15dbb587c7ea25511f6a7809f7"><div class="ttname"><a href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:208</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:204</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:213</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:214</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:203</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_aba9fb810b0cf6cbc1280c5c63be2418b"><div class="ttname"><a href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:215</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:205</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:212</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:207</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_ae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:206</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_d_a_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:216</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:224</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:225</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:228</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_a5eaefc557573ae7bdc632ef6b6d574b5"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:227</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:226</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:236</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:239</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:237</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:238</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:240</div></div>
<div class="ttc" id="astruct_d_m_a___request___type_def_html"><div class="ttname"><a href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:250</div></div>
<div class="ttc" id="astruct_d_m_a___request___type_def_html_a8d5130e778eb9b27f300d322abb91aea"><div class="ttname"><a href="struct_d_m_a___request___type_def.html#a8d5130e778eb9b27f300d322abb91aea">DMA_Request_TypeDef::CSELR</a></div><div class="ttdeci">__IO uint32_t CSELR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:251</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:244</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:245</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:246</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:259</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:262</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:261</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_a9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:264</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_aa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:263</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:260</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:265</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a></div><div class="ttdoc">MIFARE Firewall.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:397</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_a2c89da0cd6362ca351f8aea64462000d"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#a2c89da0cd6362ca351f8aea64462000d">FIREWALL_TypeDef::CSL</a></div><div class="ttdeci">__IO uint32_t CSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:399</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_a34f9f4beb28c2855e308e728deb5f9e8"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#a34f9f4beb28c2855e308e728deb5f9e8">FIREWALL_TypeDef::LSL</a></div><div class="ttdeci">__IO uint32_t LSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:405</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_a3d47a88a32a7135456abf98d9b66ecfe"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#a3d47a88a32a7135456abf98d9b66ecfe">FIREWALL_TypeDef::NVDSL</a></div><div class="ttdeci">__IO uint32_t NVDSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:401</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_aa24c679664bd0bbf6c221424f671fc72"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#aa24c679664bd0bbf6c221424f671fc72">FIREWALL_TypeDef::LSSA</a></div><div class="ttdeci">__IO uint32_t LSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:404</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_aa6fda69974f14440b23deb42739fdd2b"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#aa6fda69974f14440b23deb42739fdd2b">FIREWALL_TypeDef::VDSL</a></div><div class="ttdeci">__IO uint32_t VDSL</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:403</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FIREWALL_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:406</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_ae1befdc49974a5a153256ab47791cc7b"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#ae1befdc49974a5a153256ab47791cc7b">FIREWALL_TypeDef::NVDSSA</a></div><div class="ttdeci">__IO uint32_t NVDSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:400</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_ae294d9d26e6662b6453eedd1671e755b"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#ae294d9d26e6662b6453eedd1671e755b">FIREWALL_TypeDef::VDSSA</a></div><div class="ttdeci">__IO uint32_t VDSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:402</div></div>
<div class="ttc" id="astruct_f_i_r_e_w_a_l_l___type_def_html_afcf8761721f3debd6b7349f786a7f633"><div class="ttname"><a href="struct_f_i_r_e_w_a_l_l___type_def.html#afcf8761721f3debd6b7349f786a7f633">FIREWALL_TypeDef::CSSA</a></div><div class="ttdeci">__IO uint32_t CSSA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:398</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:272</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a0a5451bd489a6183347939eecfb69b14"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14">FLASH_TypeDef::OPTR</a></div><div class="ttdeci">__IO uint32_t OPTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:280</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9bc0e514c0860e3c153a6cfa72bdf1c3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:281</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:273</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aa9419c579c6ae3c9ceae47d15cfc81ad"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aa9419c579c6ae3c9ceae47d15cfc81ad">FLASH_TypeDef::PRGKEYR</a></div><div class="ttdeci">__IO uint32_t PRGKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:277</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aa9f5b0f466070a82627be260a1ad062b"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b">FLASH_TypeDef::PDKEYR</a></div><div class="ttdeci">__IO uint32_t PDKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:275</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_ad4ccc01de880de51e9af9315c9fff06d"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ad4ccc01de880de51e9af9315c9fff06d">FLASH_TypeDef::PEKEYR</a></div><div class="ttdeci">__IO uint32_t PEKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:276</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_aecd0b8fa5d4654c7489b00556fdca85e"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aecd0b8fa5d4654c7489b00556fdca85e">FLASH_TypeDef::WRPR2</a></div><div class="ttdeci">__IO uint32_t WRPR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:283</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af427631ab4515bb1f16bf5869682c18b">FLASH_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:274</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:279</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:278</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose IO.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:305</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:315</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:313</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:306</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:308</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:310</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:307</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:309</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:311</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:312</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:353</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:356</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:361</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:358</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:359</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:363</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:354</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:360</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:357</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:364</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:362</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:355</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:372</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:373</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:375</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_a794a46a7a95dca7444f7a797a4f6aa2a"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:377</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:376</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:374</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html"><div class="ttname"><a href="struct_l_c_d___type_def.html">LCD_TypeDef</a></div><div class="ttdoc">LCD.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:384</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html_a0e5030971ec1bfd3101f83f546493c83"><div class="ttname"><a href="struct_l_c_d___type_def.html#a0e5030971ec1bfd3101f83f546493c83">LCD_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:389</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html_a5d5cc7f32884945503dd29f8f6cbb415"><div class="ttname"><a href="struct_l_c_d___type_def.html#a5d5cc7f32884945503dd29f8f6cbb415">LCD_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:386</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_l_c_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LCD_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:385</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html_af2bd5517878a28f6939ce8b5048ef98b"><div class="ttname"><a href="struct_l_c_d___type_def.html#af2bd5517878a28f6939ce8b5048ef98b">LCD_TypeDef::CLR</a></div><div class="ttdeci">__IO uint32_t CLR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:388</div></div>
<div class="ttc" id="astruct_l_c_d___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_l_c_d___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">LCD_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:387</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMIMER.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:322</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">LPTIM_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:324</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a12521d40371a2f123a6834c74f2b2041"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">LPTIM_TypeDef::CMP</a></div><div class="ttdeci">__IO uint32_t CMP</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:328</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:326</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:330</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">LPTIM_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:325</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">LPTIM_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:323</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:327</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">LPTIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:329</div></div>
<div class="ttc" id="astruct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:291</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a15752f7c1bfe42d462cb4f2b32e93a9a"><div class="ttname"><a href="struct_o_b___type_def.html#a15752f7c1bfe42d462cb4f2b32e93a9a">OB_TypeDef::WRP23</a></div><div class="ttdeci">__IO uint32_t WRP23</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:295</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a2cfa857ed480f0f8b63b21117a19fb79"><div class="ttname"><a href="struct_o_b___type_def.html#a2cfa857ed480f0f8b63b21117a19fb79">OB_TypeDef::WRP01</a></div><div class="ttdeci">__IO uint32_t WRP01</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:294</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a6b3817d7716314788d54cdca4e6d5d98"><div class="ttname"><a href="struct_o_b___type_def.html#a6b3817d7716314788d54cdca4e6d5d98">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint32_t USER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:293</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_a6ea55f4c0d6b6fa3640caf4be53f58dc"><div class="ttname"><a href="struct_o_b___type_def.html#a6ea55f4c0d6b6fa3640caf4be53f58dc">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint32_t RDP</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:292</div></div>
<div class="ttc" id="astruct_o_b___type_def_html_acaa80a6b0a529f7089172baa248e1d10"><div class="ttname"><a href="struct_o_b___type_def.html#acaa80a6b0a529f7089172baa248e1d10">OB_TypeDef::WRP45</a></div><div class="ttdeci">__IO uint32_t WRP45</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:296</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:414</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:416</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:415</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:423</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a0067b334dc6480de6ebe57955248758f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:432</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a02ffd74ece967afd9be85342469e65b9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a02ffd74ece967afd9be85342469e65b9">RCC_TypeDef::IOPSMENR</a></div><div class="ttdeci">__IO uint32_t IOPSMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:439</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a04dc454e176d50a3a5918b2095880924"><div class="ttname"><a href="struct_r_c_c___type_def.html#a04dc454e176d50a3a5918b2095880924">RCC_TypeDef::CCIPR</a></div><div class="ttdeci">__IO uint32_t CCIPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:443</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a056687364a883b087fc5664830563cad"><div class="ttname"><a href="struct_r_c_c___type_def.html#a056687364a883b087fc5664830563cad">RCC_TypeDef::ICSCR</a></div><div class="ttdeci">__IO uint32_t ICSCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:425</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a197c5ad92b90b5d78ebb04f072983c14"><div class="ttname"><a href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef::CIER</a></div><div class="ttdeci">__IO uint32_t CIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:428</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:427</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a33476477ea4cf2eb950970d6c82ded52"><div class="ttname"><a href="struct_r_c_c___type_def.html#a33476477ea4cf2eb950970d6c82ded52">RCC_TypeDef::AHBSMENR</a></div><div class="ttdeci">__IO uint32_t AHBSMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:440</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a4484a5d1f02025926b62dcc5e0311bb0"><div class="ttname"><a href="struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0">RCC_TypeDef::APB2SMENR</a></div><div class="ttdeci">__IO uint32_t APB2SMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:441</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a543aa341a8ebd0ea0c03b89bf0beceff"><div class="ttname"><a href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef::CICR</a></div><div class="ttdeci">__IO uint32_t CICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:430</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a6b231dcf4fb48b6e5637e26f36c15884"><div class="ttname"><a href="struct_r_c_c___type_def.html#a6b231dcf4fb48b6e5637e26f36c15884">RCC_TypeDef::APB1SMENR</a></div><div class="ttdeci">__IO uint32_t APB1SMENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:442</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7b00c145cb4055a4f2a6d6a5c9d16032"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7b00c145cb4055a4f2a6d6a5c9d16032">RCC_TypeDef::IOPRSTR</a></div><div class="ttdeci">__IO uint32_t IOPRSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:431</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:434</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a7f0ff70edf1518ec0cf18b3868ae8419"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">RCC_TypeDef::CRRCR</a></div><div class="ttdeci">__IO uint32_t CRRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:426</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:444</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:433</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:424</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_ac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:438</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:437</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_acdf2b32fb3d8dad6bee74bf4cbe25020"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:436</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af7b2383b3d5fbc21e7356b6cbefc2c0f"><div class="ttname"><a href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef::CIFR</a></div><div class="ttdeci">__IO uint32_t CIFR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:429</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_affd28dc6ddec7885e7b0f2e2631388b1"><div class="ttname"><a href="struct_r_c_c___type_def.html#affd28dc6ddec7885e7b0f2e2631388b1">RCC_TypeDef::IOPENR</a></div><div class="ttdeci">__IO uint32_t IOPENR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:435</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">Random numbers generator.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:451</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_n_g___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RNG_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:454</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_n_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RNG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:452</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_r_n_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">RNG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:453</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:461</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:474</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a0b1eeda834c3cfd4d2c67f242f7b2a1c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0b1eeda834c3cfd4d2c67f242f7b2a1c">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:485</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a0e5030971ec1bfd3101f83f546493c83"><div class="ttname"><a href="struct_r_t_c___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RTC_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:468</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:476</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:473</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:477</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:463</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4808ec597e5a5fefd8a83a9127dd1aec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4808ec597e5a5fefd8a83a9127dd1aec">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:482</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4e513deb9f58a138ad9f317cc5a3555d"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:470</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a4ef7499da5d5beb1cfc81f7be057a7b2"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:480</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:479</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:471</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:462</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">RTC_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:481</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:472</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_aaa251a80daa57ad0bd7db75cb3b9cdec"><div class="ttname"><a href="struct_r_t_c___type_def.html#aaa251a80daa57ad0bd7db75cb3b9cdec">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:484</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab13e106cc2eca92d1f4022df3bfdbcd7"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab13e106cc2eca92d1f4022df3bfdbcd7">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:486</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:465</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:464</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ab96baad20d23ce254a22d99b1ae7b385"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab96baad20d23ce254a22d99b1ae7b385">RTC_TypeDef::TAMPCR</a></div><div class="ttdeci">__IO uint32_t TAMPCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:478</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:475</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:469</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac5b3c8be61045a304d3076d4714d29f2"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:467</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:466</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html_af85290529fb82acef7c9fcea3718346c"><div class="ttname"><a href="struct_r_t_c___type_def.html#af85290529fb82acef7c9fcea3718346c">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:483</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:494</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:500</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:498</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:502</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:495</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:501</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ab9be89a916ee5904381e10da10e5e8e9"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab9be89a916ee5904381e10da10e5e8e9">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint32_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:503</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:499</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:497</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:496</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:338</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a2a080bea2fd90b70e0e528b9b655cf6a"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">SYSCFG_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:343</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:339</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:340</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:510</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:514</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:518</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:519</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:516</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:526</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:513</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:520</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6c605b6b6c09b884d683b0fe61042dd1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6c605b6b6c09b884d683b0fe61042dd1">TIM_TypeDef::RESERVED17</a></div><div class="ttdeci">uint32_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:528</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:531</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:527</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:521</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa07d6fc4bef7bc8a2bf6a466692f6ef7"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint32_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:523</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:511</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:530</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:525</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:524</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:517</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:522</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:529</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:515</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:512</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html"><div class="ttname"><a href="struct_t_s_c___type_def.html">TSC_TypeDef</a></div><div class="ttdoc">Touch Sensing Controller (TSC)</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:538</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_t_s_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">TSC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:541</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a2eaed98d8be30aa1f577f65817e37b2d"><div class="ttname"><a href="struct_t_s_c___type_def.html#a2eaed98d8be30aa1f577f65817e37b2d">TSC_TypeDef::IOHCR</a></div><div class="ttdeci">__IO uint32_t IOHCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:543</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a3e7f82c383f073dd71524bda07a7d76d"><div class="ttname"><a href="struct_t_s_c___type_def.html#a3e7f82c383f073dd71524bda07a7d76d">TSC_TypeDef::IOGCSR</a></div><div class="ttdeci">__IO uint32_t IOGCSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:551</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_t_s_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">TSC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:546</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_t_s_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">TSC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:540</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_a86d0ebb96aba44d9cf4ca082924bd2e5"><div class="ttname"><a href="struct_t_s_c___type_def.html#a86d0ebb96aba44d9cf4ca082924bd2e5">TSC_TypeDef::IOCCR</a></div><div class="ttdeci">__IO uint32_t IOCCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:549</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_t_s_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">TSC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:542</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_t_s_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">TSC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:539</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_t_s_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">TSC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:550</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_t_s_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">TSC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:544</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_aeff4f7701e46bc9c662eff485349df74"><div class="ttname"><a href="struct_t_s_c___type_def.html#aeff4f7701e46bc9c662eff485349df74">TSC_TypeDef::IOASCR</a></div><div class="ttdeci">__IO uint32_t IOASCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:545</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_t_s_c___type_def.html#af2b40c5e36a5e861490988275499e158">TSC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:548</div></div>
<div class="ttc" id="astruct_t_s_c___type_def_html_af63334a3c8d2a8672fb7b603e4832817"><div class="ttname"><a href="struct_t_s_c___type_def.html#af63334a3c8d2a8672fb7b603e4832817">TSC_TypeDef::IOSCR</a></div><div class="ttdeci">__IO uint32_t IOSCR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:547</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:559</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:563</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:568</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a40540a209bca9f0e2045a5748e1803da"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a40540a209bca9f0e2045a5748e1803da">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:570</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:564</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a8aa81f5cac584bdef4235fcc7e8fa745"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8aa81f5cac584bdef4235fcc7e8fa745">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:569</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aab90d7451f8af4b6e6fd1de6c72d8f22"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:566</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:560</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:567</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:562</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af702fd1614d8606cf715e9f961f2e381"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:565</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:561</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html"><div class="ttname"><a href="struct_u_s_b___type_def.html">USB_TypeDef</a></div><div class="ttdoc">Universal Serial Bus Full Speed Device.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:587</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a045130eb8c2d3eb353a4417f24f34f46"><div class="ttname"><a href="struct_u_s_b___type_def.html#a045130eb8c2d3eb353a4417f24f34f46">USB_TypeDef::BTABLE</a></div><div class="ttdeci">__IO uint16_t BTABLE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:612</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a0fdf1be4be4317a597f6b5f1f667290b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a0fdf1be4be4317a597f6b5f1f667290b">USB_TypeDef::RESERVEDE</a></div><div class="ttdeci">__IO uint16_t RESERVEDE</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:617</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a181159566b312dd1471e247e6a74b8ef"><div class="ttname"><a href="struct_u_s_b___type_def.html#a181159566b312dd1471e247e6a74b8ef">USB_TypeDef::EP1R</a></div><div class="ttdeci">__IO uint16_t EP1R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:590</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a27f713a0ca762e5fd478a66a82f39a36"><div class="ttname"><a href="struct_u_s_b___type_def.html#a27f713a0ca762e5fd478a66a82f39a36">USB_TypeDef::RESERVED4</a></div><div class="ttdeci">__IO uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:597</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a2eaf7996b107c6bf4c1930b05241420c"><div class="ttname"><a href="struct_u_s_b___type_def.html#a2eaf7996b107c6bf4c1930b05241420c">USB_TypeDef::RESERVEDD</a></div><div class="ttdeci">__IO uint16_t RESERVEDD</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:615</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a304267e30a8fb671cfe22c8ef965d284"><div class="ttname"><a href="struct_u_s_b___type_def.html#a304267e30a8fb671cfe22c8ef965d284">USB_TypeDef::EP4R</a></div><div class="ttdeci">__IO uint16_t EP4R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:596</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a325f0bdb1f81ce237dea2773bc26aed2"><div class="ttname"><a href="struct_u_s_b___type_def.html#a325f0bdb1f81ce237dea2773bc26aed2">USB_TypeDef::EP0R</a></div><div class="ttdeci">__IO uint16_t EP0R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:588</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a44086b7a050f78b2148a60945e477293"><div class="ttname"><a href="struct_u_s_b___type_def.html#a44086b7a050f78b2148a60945e477293">USB_TypeDef::RESERVED2</a></div><div class="ttdeci">__IO uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:593</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a532529aa4c809b7e6881ce081f55c37b"><div class="ttname"><a href="struct_u_s_b___type_def.html#a532529aa4c809b7e6881ce081f55c37b">USB_TypeDef::CNTR</a></div><div class="ttdeci">__IO uint16_t CNTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:604</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a54fc7329a9549448d56b50bcca73bab4"><div class="ttname"><a href="struct_u_s_b___type_def.html#a54fc7329a9549448d56b50bcca73bab4">USB_TypeDef::ISTR</a></div><div class="ttdeci">__IO uint16_t ISTR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:606</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a5c7950efccc55900c811a434d259e357"><div class="ttname"><a href="struct_u_s_b___type_def.html#a5c7950efccc55900c811a434d259e357">USB_TypeDef::EP5R</a></div><div class="ttdeci">__IO uint16_t EP5R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:598</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a5ecb1ade997ff76fd2ff76370717d464"><div class="ttname"><a href="struct_u_s_b___type_def.html#a5ecb1ade997ff76fd2ff76370717d464">USB_TypeDef::FNR</a></div><div class="ttdeci">__IO uint16_t FNR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:608</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a71145eb8e6d24d871c231d38f2ff49f7"><div class="ttname"><a href="struct_u_s_b___type_def.html#a71145eb8e6d24d871c231d38f2ff49f7">USB_TypeDef::RESERVED5</a></div><div class="ttdeci">__IO uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:599</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a73aa1eb05d9f4581a6efe7a8e919bcbf"><div class="ttname"><a href="struct_u_s_b___type_def.html#a73aa1eb05d9f4581a6efe7a8e919bcbf">USB_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:595</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a952c408bacd5ee662017440986eca043"><div class="ttname"><a href="struct_u_s_b___type_def.html#a952c408bacd5ee662017440986eca043">USB_TypeDef::RESERVEDB</a></div><div class="ttdeci">__IO uint16_t RESERVEDB</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:611</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_a9af23dac80d50cdf937b9fbbc4add948"><div class="ttname"><a href="struct_u_s_b___type_def.html#a9af23dac80d50cdf937b9fbbc4add948">USB_TypeDef::RESERVEDC</a></div><div class="ttdeci">__IO uint16_t RESERVEDC</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:613</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aaa3240660b9b6f379ecdffd4d440f726"><div class="ttname"><a href="struct_u_s_b___type_def.html#aaa3240660b9b6f379ecdffd4d440f726">USB_TypeDef::RESERVEDA</a></div><div class="ttdeci">__IO uint16_t RESERVEDA</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:609</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aaf056ff97c76de78e90701449c8cbf16"><div class="ttname"><a href="struct_u_s_b___type_def.html#aaf056ff97c76de78e90701449c8cbf16">USB_TypeDef::EP2R</a></div><div class="ttdeci">__IO uint16_t EP2R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:592</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ab234cb4952ccf50c24a841b3f2f28a91"><div class="ttname"><a href="struct_u_s_b___type_def.html#ab234cb4952ccf50c24a841b3f2f28a91">USB_TypeDef::RESERVED0</a></div><div class="ttdeci">__IO uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:589</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_aba6ced7617c465949dc6b9ba64b96ef7"><div class="ttname"><a href="struct_u_s_b___type_def.html#aba6ced7617c465949dc6b9ba64b96ef7">USB_TypeDef::EP6R</a></div><div class="ttdeci">__IO uint16_t EP6R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:600</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_abc8d8ef89e886cc3492e0617bef98edf"><div class="ttname"><a href="struct_u_s_b___type_def.html#abc8d8ef89e886cc3492e0617bef98edf">USB_TypeDef::EP7R</a></div><div class="ttdeci">__IO uint16_t EP7R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:602</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_abd0cb7c1fef737616a25adb37ef909bd"><div class="ttname"><a href="struct_u_s_b___type_def.html#abd0cb7c1fef737616a25adb37ef909bd">USB_TypeDef::RESERVED1</a></div><div class="ttdeci">__IO uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:591</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ac4d0c88deada778ef870d2f6d478768f"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac4d0c88deada778ef870d2f6d478768f">USB_TypeDef::EP3R</a></div><div class="ttdeci">__IO uint16_t EP3R</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:594</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ac72f7489a9d2c795bce1158ee23e78f3"><div class="ttname"><a href="struct_u_s_b___type_def.html#ac72f7489a9d2c795bce1158ee23e78f3">USB_TypeDef::RESERVED9</a></div><div class="ttdeci">__IO uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:607</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_adcfbdb4bcad575e5ed423803e0a0b321"><div class="ttname"><a href="struct_u_s_b___type_def.html#adcfbdb4bcad575e5ed423803e0a0b321">USB_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:605</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ae21a63f0e47e2b526ec7087deca91d96"><div class="ttname"><a href="struct_u_s_b___type_def.html#ae21a63f0e47e2b526ec7087deca91d96">USB_TypeDef::LPMCSR</a></div><div class="ttdeci">__IO uint16_t LPMCSR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:614</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_ae95ebb359f2974e0f25b27e488978922"><div class="ttname"><a href="struct_u_s_b___type_def.html#ae95ebb359f2974e0f25b27e488978922">USB_TypeDef::DADDR</a></div><div class="ttdeci">__IO uint16_t DADDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:610</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_af6264c920c71ea17140e0f673bd2f9ca"><div class="ttname"><a href="struct_u_s_b___type_def.html#af6264c920c71ea17140e0f673bd2f9ca">USB_TypeDef::RESERVED6</a></div><div class="ttdeci">__IO uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:601</div></div>
<div class="ttc" id="astruct_u_s_b___type_def_html_afa745ad72775fcf145e7637311dc2852"><div class="ttname"><a href="struct_u_s_b___type_def.html#afa745ad72775fcf145e7637311dc2852">USB_TypeDef::BCDR</a></div><div class="ttdeci">__IO uint16_t BCDR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:616</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:577</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:578</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:579</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32l073xx.h:580</div></div>
<div class="ttc" id="asystem__stm32l0xx_8h_html"><div class="ttname"><a href="system__stm32l0xx_8h.html">system_stm32l0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device Peripheral Access Layer System Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4c4cf36c2d9eea2521e35a4672d1c86e.html">workspace_1.7.0__</a></li><li class="navelem"><a class="el" href="dir_06a561f76b6164bcfdeee1e6f6a62760.html">curtain-manage-prototype</a></li><li class="navelem"><a class="el" href="dir_2006ca96eb118cba51e99ac6b565d4b2.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_382470e179c82e002fca6262a1f41a95.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d4ce25226cc04f132d10441b0060d6a6.html">Device</a></li><li class="navelem"><a class="el" href="dir_61e97c75f15976b8b363ccbac71b623f.html">ST</a></li><li class="navelem"><a class="el" href="dir_65635472db8af3790a2485e646f6fb58.html">STM32L0xx</a></li><li class="navelem"><a class="el" href="dir_17bb294ac8b6094f80d0eb4c9f9e4d4a.html">Include</a></li><li class="navelem"><a class="el" href="stm32l073xx_8h.html">stm32l073xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
