Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 25 15:21:21 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (25)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart/tx/uartClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.065       -0.068                      2                 8647        0.021        0.000                      0                 8647        3.000        0.000                       0                  5713  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_pll/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_out_CLK_PLL    {0.000 5.000}      10.000          100.000         
  clkfbout_CLK_PLL   {0.000 5.000}      10.000          100.000         
iclk                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pll/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_CLK_PLL         -0.065       -0.068                      2                 8629        0.021        0.000                      0                 8629        4.020        0.000                       0                  5691  
  clkfbout_CLK_PLL                                                                                                                                                     7.845        0.000                       0                     3  
iclk                       7.768        0.000                      0                   18        0.268        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pll/inst/clk_in
  To Clock:  clk_pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_CLK_PLL
  To Clock:  clk_out_CLK_PLL

Setup :            2  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 2.387ns (23.814%)  route 7.636ns (76.186%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          1.010     5.384    cpu/regs/EXE_RS1_reg[16]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.508 r  cpu/regs/EXE_RS1[29]_i_2/O
                         net (fo=1, routed)           0.471     5.980    cpu/regs/EXE_RS1[29]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.104 r  cpu/regs/EXE_RS1[29]_i_1/O
                         net (fo=1, routed)           0.000     6.104    cpu/regs_n_3
    SLICE_X12Y25         FDRE                                         r  cpu/EXE_RS1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X12Y25         FDRE                                         r  cpu/EXE_RS1_reg[29]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)        0.079     6.039    cpu/EXE_RS1_reg[29]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 2.511ns (25.334%)  route 7.401ns (74.666%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.483     4.857    cpu/WR_RS[31]_i_3_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  cpu/WR_RS[15]_i_2/O
                         net (fo=3, routed)           0.324     5.305    cpu/regs/EXE_RS1_reg[15]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124     5.429 r  cpu/regs/EXE_RS1[15]_i_2/O
                         net (fo=1, routed)           0.439     5.868    cpu/regs/EXE_RS1[15]_i_2_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  cpu/regs/EXE_RS1[15]_i_1/O
                         net (fo=1, routed)           0.000     5.992    cpu/regs_n_17
    SLICE_X9Y24          FDRE                                         r  cpu/EXE_RS1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X9Y24          FDRE                                         r  cpu/EXE_RS1_reg[15]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.029     5.989    cpu/EXE_RS1_reg[15]
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.921ns  (logic 2.139ns (21.560%)  route 7.782ns (78.440%))
  Logic Levels:           11  (LUT2=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.938     1.842    cpu/ipc/MDATA1
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.355     2.197 r  cpu/ram_i_259/O
                         net (fo=1, routed)           0.609     2.807    cpu/ram_i_259_n_0
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.931 r  cpu/ram_i_101/O
                         net (fo=1, routed)           0.592     3.522    cpu/ram_i_101_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.646 r  cpu/ram_i_36/O
                         net (fo=8, routed)           1.151     4.797    cpu/MDATA[1]
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.921 r  cpu/WR_RS[1]_i_2/O
                         net (fo=3, routed)           0.478     5.399    cpu/regs/EXE_RS1_reg[1]
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.523 r  cpu/regs/EXE_RS2[1]_i_2/O
                         net (fo=1, routed)           0.354     5.877    cpu/regs/EXE_RS2[1]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.001 r  cpu/regs/EXE_RS2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.001    cpu/regs_n_63
    SLICE_X12Y24         FDRE                                         r  cpu/EXE_RS2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X12Y24         FDRE                                         r  cpu/EXE_RS2_reg[1]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.077     6.037    cpu/EXE_RS2_reg[1]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 2.387ns (24.111%)  route 7.513ns (75.889%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 6.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.807     5.181    cpu/regs/EXE_RS1_reg[16]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  cpu/regs/EXE_RS1[22]_i_2/O
                         net (fo=1, routed)           0.551     5.856    cpu/regs/EXE_RS1[22]_i_2_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.980 r  cpu/regs/EXE_RS1[22]_i_1/O
                         net (fo=1, routed)           0.000     5.980    cpu/regs_n_10
    SLICE_X14Y22         FDRE                                         r  cpu/EXE_RS1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.436     6.537    cpu/clk_out
    SLICE_X14Y22         FDRE                                         r  cpu/EXE_RS1_reg[22]/C
                         clock pessimism             -0.497     6.040    
                         clock uncertainty           -0.077     5.963    
    SLICE_X14Y22         FDRE (Setup_fdre_C_D)        0.077     6.040    cpu/EXE_RS1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.040    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 2.387ns (24.117%)  route 7.511ns (75.883%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.737     5.111    cpu/regs/EXE_RS1_reg[16]
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.235 r  cpu/regs/EXE_RS2[21]_i_2/O
                         net (fo=1, routed)           0.618     5.854    cpu/regs/EXE_RS2[21]_i_2_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.978 r  cpu/regs/EXE_RS2[21]_i_1/O
                         net (fo=1, routed)           0.000     5.978    cpu/regs_n_43
    SLICE_X12Y24         FDRE                                         r  cpu/EXE_RS2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X12Y24         FDRE                                         r  cpu/EXE_RS2_reg[21]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.081     6.041    cpu/EXE_RS2_reg[21]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.387ns (24.237%)  route 7.461ns (75.763%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 6.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.855     5.229    cpu/regs/EXE_RS1_reg[16]
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  cpu/regs/EXE_RS1[17]_i_2/O
                         net (fo=1, routed)           0.451     5.805    cpu/regs/EXE_RS1[17]_i_2_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  cpu/regs/EXE_RS1[17]_i_1/O
                         net (fo=1, routed)           0.000     5.929    cpu/regs_n_15
    SLICE_X13Y23         FDRE                                         r  cpu/EXE_RS1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.435     6.536    cpu/clk_out
    SLICE_X13Y23         FDRE                                         r  cpu/EXE_RS1_reg[17]/C
                         clock pessimism             -0.497     6.039    
                         clock uncertainty           -0.077     5.962    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031     5.993    cpu/EXE_RS1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.993    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.830ns  (logic 2.139ns (21.760%)  route 7.691ns (78.240%))
  Logic Levels:           11  (LUT2=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.459     1.364    cpu/ipc/MDATA1
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.355     1.719 r  cpu/ram_i_249/O
                         net (fo=1, routed)           0.934     2.653    cpu/ram_i_249_n_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.777 r  cpu/ram_i_97/O
                         net (fo=1, routed)           0.602     3.379    cpu/ram_i_97_n_0
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.124     3.503 r  cpu/ram_i_34/O
                         net (fo=8, routed)           1.173     4.676    cpu/MDATA[3]
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.800 r  cpu/WR_RS[3]_i_2/O
                         net (fo=3, routed)           0.427     5.227    cpu/regs/EXE_RS1_reg[3]
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.351 r  cpu/regs/EXE_RS2[3]_i_2/O
                         net (fo=1, routed)           0.435     5.786    cpu/regs/EXE_RS2[3]_i_2_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  cpu/regs/EXE_RS2[3]_i_1/O
                         net (fo=1, routed)           0.000     5.910    cpu/regs_n_61
    SLICE_X15Y24         FDRE                                         r  cpu/EXE_RS2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X15Y24         FDRE                                         r  cpu/EXE_RS2_reg[3]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031     5.991    cpu/EXE_RS2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.828ns  (logic 2.139ns (21.764%)  route 7.689ns (78.236%))
  Logic Levels:           11  (LUT2=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.938     1.842    cpu/ipc/MDATA1
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.355     2.197 r  cpu/ram_i_259/O
                         net (fo=1, routed)           0.609     2.807    cpu/ram_i_259_n_0
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.931 r  cpu/ram_i_101/O
                         net (fo=1, routed)           0.592     3.522    cpu/ram_i_101_n_0
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.646 r  cpu/ram_i_36/O
                         net (fo=8, routed)           1.151     4.797    cpu/MDATA[1]
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.921 r  cpu/WR_RS[1]_i_2/O
                         net (fo=3, routed)           0.326     5.247    cpu/regs/EXE_RS1_reg[1]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.371 r  cpu/regs/EXE_RS1[1]_i_2/O
                         net (fo=1, routed)           0.414     5.784    cpu/regs/EXE_RS1[1]_i_2_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.124     5.908 r  cpu/regs/EXE_RS1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.908    cpu/regs_n_31
    SLICE_X9Y24          FDRE                                         r  cpu/EXE_RS1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X9Y24          FDRE                                         r  cpu/EXE_RS1_reg[1]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.031     5.991    cpu/EXE_RS1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 2.387ns (24.158%)  route 7.494ns (75.842%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 6.541 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.874     5.249    cpu/regs/EXE_RS1_reg[16]
    SLICE_X11Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.373 r  cpu/regs/EXE_RS2[28]_i_2/O
                         net (fo=1, routed)           0.464     5.837    cpu/regs/EXE_RS2[28]_i_2_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.961 r  cpu/regs/EXE_RS2[28]_i_1/O
                         net (fo=1, routed)           0.000     5.961    cpu/regs_n_36
    SLICE_X10Y30         FDRE                                         r  cpu/EXE_RS2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.440     6.541    cpu/clk_out
    SLICE_X10Y30         FDRE                                         r  cpu/EXE_RS2_reg[28]/C
                         clock pessimism             -0.497     6.044    
                         clock uncertainty           -0.077     5.967    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.077     6.044    cpu/EXE_RS2_reg[28]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EXE_RS1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_CLK_PLL rise@10.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 2.387ns (24.362%)  route 7.411ns (75.638%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 6.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.920ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.556    -3.920    cpu/clk_out
    SLICE_X8Y29          FDRE                                         r  cpu/MEM_ADDR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    -3.402 f  cpu/MEM_ADDR_reg[23]/Q
                         net (fo=4, routed)           0.675    -2.726    cpu/MADDR[23]
    SLICE_X8Y29          LUT4 (Prop_lut4_I0_O)        0.124    -2.602 f  cpu/ram_i_266/O
                         net (fo=1, routed)           0.594    -2.008    cpu/ram_i_266_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.884 f  cpu/ram_i_104/O
                         net (fo=3, routed)           0.428    -1.456    cpu/ram_i_104_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124    -1.332 f  cpu/udata[7]_i_3/O
                         net (fo=3, routed)           0.423    -0.909    cpu/udata[7]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    -0.785 r  cpu/mem_stall_inferred_i_11/O
                         net (fo=2, routed)           0.539    -0.245    cpu/ipc/p_1_in2_in
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.150    -0.095 r  cpu/ram_i_271/O
                         net (fo=64, routed)          1.008     0.912    cpu/ipc/MDATA1
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.355     1.267 r  cpu/ram_i_106/O
                         net (fo=1, routed)           0.475     1.742    cpu/ram_i_106_n_0
    SLICE_X8Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.866 r  cpu/ram_i_40/O
                         net (fo=1, routed)           0.544     2.410    cpu/ram_i_40_n_0
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.124     2.534 r  cpu/ram_i_6/O
                         net (fo=11, routed)          0.690     3.224    cpu/MDATA[31]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.348 r  cpu/WR_RS[7]_i_3/O
                         net (fo=2, routed)           0.419     3.768    cpu/WR_RS[7]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.892 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.359     4.250    cpu/WR_RS[31]_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.374 f  cpu/WR_RS[31]_i_3/O
                         net (fo=49, routed)          0.853     5.227    cpu/regs/EXE_RS1_reg[16]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.351 r  cpu/regs/EXE_RS1[23]_i_2/O
                         net (fo=1, routed)           0.403     5.754    cpu/regs/EXE_RS1[23]_i_2_n_0
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.878 r  cpu/regs/EXE_RS1[23]_i_1/O
                         net (fo=1, routed)           0.000     5.878    cpu/regs_n_9
    SLICE_X15Y25         FDRE                                         r  cpu/EXE_RS1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                     10.000    10.000 r  
    N14                  IBUF                         0.000    10.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     3.427 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.009    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.100 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        1.433     6.534    cpu/clk_out
    SLICE_X15Y25         FDRE                                         r  cpu/EXE_RS1_reg[23]/C
                         clock pessimism             -0.497     6.037    
                         clock uncertainty           -0.077     5.960    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.029     5.989    cpu/EXE_RS1_reg[23]
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.789%)  route 0.213ns (60.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.559    -0.797    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y61         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.213    -0.442    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[14]
    SLICE_X37Y61         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.827    -0.754    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y61         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.221    -0.533    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.070    -0.463    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.030%)  route 0.220ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.559    -0.797    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X35Y59         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.656 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.220    -0.435    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[2]
    SLICE_X40Y57         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.830    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y57         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.070    -0.461    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.368%)  route 0.217ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.552    -0.804    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X31Y70         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.446    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]_0[5]
    SLICE_X36Y71         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.817    -0.764    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y71         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.221    -0.543    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.066    -0.477    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.976%)  route 0.230ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.558    -0.798    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y62         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.657 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.426    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[9]
    SLICE_X37Y62         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.825    -0.756    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y62         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.221    -0.535    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.070    -0.465    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.768%)  route 0.194ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.560    -0.796    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y59         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.668 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.194    -0.474    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[25]_0[11]
    SLICE_X36Y55         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.829    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y55         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.018    -0.513    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.153%)  route 0.239ns (62.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.561    -0.795    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X33Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=3, routed)           0.239    -0.415    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[7]
    SLICE_X39Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.829    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X39Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.075    -0.456    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.065%)  route 0.200ns (60.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.560    -0.796    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y58         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.668 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.468    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[23]_0[7]
    SLICE_X36Y55         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.829    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y55         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.022    -0.509    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.891%)  route 0.241ns (63.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.564    -0.792    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/aclk
    SLICE_X31Y47         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.651 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.241    -0.410    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/D[11]
    SLICE_X33Y52         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.830    -0.751    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y52         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.226    -0.525    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.070    -0.455    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.192%)  route 0.207ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.561    -0.795    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X32Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=3, routed)           0.207    -0.460    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[4]
    SLICE_X36Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.829    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X36Y53         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.022    -0.509    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_CLK_PLL  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_CLK_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_CLK_PLL rise@0.000ns - clk_out_CLK_PLL rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.789%)  route 0.169ns (40.211%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.560    -0.796    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X35Y54         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.655 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=3, routed)           0.169    -0.485    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[31][10]
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.045    -0.440 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.440    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.374 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.374    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[10]
    SLICE_X39Y54         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_CLK_PLL rise edge)
                                                      0.000     0.000 r  
    N14                  IBUF                         0.000     0.000 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    clk_pll/inst/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk_pll/inst/clk_out_CLK_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk_pll/inst/clkout1_buf/O
                         net (fo=5689, routed)        0.829    -0.752    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y54         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.221    -0.531    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.105    -0.426    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_CLK_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y46    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y46    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y46    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y46    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y47    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y47    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[4].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y54    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y54    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y54    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y54    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y54    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y56    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y56    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y56    cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y45    cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_PLL
  To Clock:  clkfbout_CLK_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iclk
  To Clock:  iclk

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 12.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.071     2.587    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     3.043 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.539     3.582    counter_reg_n_0_[5]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.256 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.484    counter_reg[12]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.818 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.818    counter_reg[16]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.991    12.436    iclk_IBUF
    SLICE_X0Y30          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.123    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.586    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.383 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.383    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.717 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.717    counter_reg[12]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970    12.416    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.123    12.539    
                         clock uncertainty           -0.035    12.504    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.566    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.383 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.383    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.696 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.696    counter_reg[12]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970    12.416    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.123    12.539    
                         clock uncertainty           -0.035    12.504    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.566    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.436ns = ( 12.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          1.071     2.587    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.456     3.043 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.539     3.582    counter_reg_n_0_[5]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.256 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.484 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.484    counter_reg[12]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.707 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.707    counter_reg[16]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.991    12.436    iclk_IBUF
    SLICE_X0Y30          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.123    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    12.586    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 12.397 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.603 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.603    counter_reg[8]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.951    12.397    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.123    12.520    
                         clock uncertainty           -0.035    12.484    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    12.546    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.383 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.383    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.622 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.622    counter_reg[12]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970    12.416    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.123    12.539    
                         clock uncertainty           -0.035    12.504    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.566    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.959ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.383 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.383    counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.606 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.606    counter_reg[12]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970    12.416    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.123    12.539    
                         clock uncertainty           -0.035    12.504    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    12.566    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  7.959    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 12.397 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.582 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.582    counter_reg[8]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.951    12.397    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.123    12.520    
                         clock uncertainty           -0.035    12.484    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    12.546    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.464ns (73.096%)  route 0.539ns (26.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.489 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.489    counter_reg[4]_i_1_n_6
    SLICE_X0Y27          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.929    12.375    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.123    12.497    
                         clock uncertainty           -0.035    12.462    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    12.524    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iclk rise@10.000ns - iclk rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 12.397 - 10.000 ) 
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.970     2.486    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     2.942 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.539     3.481    counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.155 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.155    counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.269 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.269    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.508 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.508    counter_reg[8]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)      10.000    10.000 r  
    N14                                               0.000    10.000 r  iclk (IN)
                         net (fo=0)                   0.000    10.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.951    12.397    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.123    12.520    
                         clock uncertainty           -0.035    12.484    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    12.546    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -4.508    
  -------------------------------------------------------------------
                         slack                                  8.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.458     0.742    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.883 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.005    counter_reg_n_0_[14]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.116 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.116    counter_reg[12]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.532     1.005    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.262     0.742    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     0.847    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.438     0.722    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.863 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.984    counter_reg_n_0_[6]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.095 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.095    counter_reg[4]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.509     0.981    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.259     0.722    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     0.827    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.464     0.748    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.889 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.011    counter_reg_n_0_[10]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.122 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.122    counter_reg[8]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.539     1.011    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.263     0.748    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.853    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.437     0.721    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.983    counter_reg_n_0_[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.094 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.094    counter_reg[0]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.500     0.972    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.251     0.721    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     0.826    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.458     0.742    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.883 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.005    counter_reg_n_0_[14]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.165 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.165    counter_reg[12]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.219 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.219    counter_reg[16]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.571     1.043    iclk_IBUF
    SLICE_X0Y30          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.219     0.824    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.929    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.508%)  route 0.121ns (25.492%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.438     0.722    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.863 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.984    counter_reg_n_0_[6]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.144 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.144    counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.198 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.198    counter_reg[8]_i_1_n_7
    SLICE_X0Y28          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.539     1.011    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.219     0.792    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.897    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.458     0.742    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.883 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.005    counter_reg_n_0_[14]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.149 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.149    counter_reg[12]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.532     1.005    iclk_IBUF
    SLICE_X0Y29          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.262     0.742    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     0.847    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.438     0.722    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.863 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.121     0.984    counter_reg_n_0_[6]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.128 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.128    counter_reg[4]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.509     0.981    iclk_IBUF
    SLICE_X0Y27          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.259     0.722    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     0.827    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.748ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.464     0.748    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.889 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.011    counter_reg_n_0_[10]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.155 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.155    counter_reg[8]_i_1_n_4
    SLICE_X0Y28          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.539     1.011    iclk_IBUF
    SLICE_X0Y28          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.263     0.748    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     0.853    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk rise@0.000ns - iclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.437     0.721    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.121     0.983    counter_reg_n_0_[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.127 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.127    counter_reg[0]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk rise edge)       0.000     0.000 r  
    N14                                               0.000     0.000 r  iclk (IN)
                         net (fo=0)                   0.000     0.000    iclk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  iclk_IBUF_inst/O
                         net (fo=19, routed)          0.500     0.972    iclk_IBUF
    SLICE_X0Y26          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.251     0.721    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     0.826    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30  counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29  counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30  counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28  counter_reg[11]/C



