// Seed: 386263184
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output wand id_5
);
  assign id_4 = id_3;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    input  wand  id_2,
    output logic id_3
);
  always @(posedge id_2 or posedge 1) begin
    id_3 <= 1;
  end
  notif1 (id_3, id_1, id_2);
  module_0(
      id_2, id_0, id_1, id_2, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      id_2, 1
  );
endmodule
module module_3;
  wand id_2;
  module_2(
      id_2, id_2, id_2
  );
  assign id_2 = 1;
endmodule
