/*
 * tegra186-vcm31-p2382-disp.dtsi: VCM3.1 based P2382(sunstreaker)
 * display dtsi.
 *
 * Copyright (c) 2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <dt-bindings/display/tegra-dc.h>
#include <dt-bindings/display/tegra-panel.h>

//#include "tegra210-display-p2393-0000-a00-panel-dsi-1080p.dtsi"
#include "tegra186-hdmi.dtsi"
#include "tegra186-dp.dtsi"

/ {
	host1x {
		status = "okay";

		nvdisplay@15200000 {
			status = "okay";
			nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
			nvidia,emc-clk-rate = <300000000>;
			nvidia,fb-bpp = <32>; /* bits per pixel */
			nvidia,fb-win = <0>;
			nvidia,dc-ctrlnum = <0>;
			nvidia,dc-or-node = "/host1x/sor";
		};

		nvdisplay@15210000 {
			status = "okay";
			nvidia,dc-flags = <TEGRA_DC_FLAG_ENABLED>;
			nvidia,emc-clk-rate = <300000000>;
			nvidia,fb-bpp = <32>; /* bits per pixel */
			nvidia,fb-win = <3>;
			nvidia,dc-ctrlnum = <1>;
			nvidia,dc-or-node = "/host1x/sor1";
		};

		dsi {   /* dsi@15300000 */
			status = "disabled";
			nvidia,dsi-controller-vs = <DSI_VS_1>;
			panel-s-wuxga-8-0 {
				status = "disabled";
			};
			panel-dsi-1080p-p2393 {
				status = "okay";
				nvidia,dsi-edp-bridge = <TEGRA_DSI_ENABLE>;
				nvidia,panel-bridge-en-0-gpio = <&tegra_gpio TEGRA_GPIO(O, 1) 0>; /* PO1 */
				disp-default-out {
					nvidia,out-type = <TEGRA_DC_OUT_DSI>;
				};
			};
		};

		sor{
			status = "okay";
			nvidia,xbar-ctrl = <2 1 0 3 4>;
			nvidia,ddc-i2c-bus = <&dp_aux_ch0_i2c>;
			//nvidia,hpd-gpio = <&tegra_gpio TEGRA_GPIO(P, 0) 0>;
			dp-display {
				status = "okay";
				compatible = "dp, display";
				nvidia,is_ext_dp_panel = <1>;

				disp-default-out {
					nvidia,out-type = <TEGRA_DC_OUT_DP>;
					nvidia,out-flags = <TEGRA_DC_OUT_HOTPLUG_HIGH>;
					nvidia,out-parent-clk = "plld3";
					nvidia,out-xres = <4096>;
					nvidia,out-yres = <2160>;
				};
				/* default display timing for test
				 * (only the first entry is effective) */
/*
				display-timings {
					1920x1080-32 {
						clock-frequency = <148500000>;
						hactive = <1920>;
						vactive = <1080>;
						hfront-porch = <88>;
						hback-porch = <148>;
						hsync-len = <44>;
						vfront-porch = <4>;
						vback-porch = <36>;
						vsync-len = <5>;
						nvidia,h-ref-to-sync = <1>;
						nvidia,v-ref-to-sync = <1>;
					};
				};
*/
			};
			hdmi-display {
				status = "disabled";
			};
		};

		sor1 {
			status = "okay";
			nvidia,xbar-ctrl = <2 1 0 3 4>;
			nvidia,ddc-i2c-bus = <&dp_aux_ch1_i2c>;
			nvidia,hpd-gpio = <&tegra_gpio TEGRA_GPIO(P, 1) 1>;

			hdmi-display {
				status = "okay";
				compatible = "hdmi,display";

				disp-default-out {
					nvidia,out-type = <TEGRA_DC_OUT_HDMI>;
					nvidia,out-flags = <TEGRA_DC_OUT_HOTPLUG_LOW>;
					nvidia,out-parent-clk = "plld2";
					nvidia,out-align = <TEGRA_DC_ALIGN_MSB>;
					nvidia,out-order = <TEGRA_DC_ORDER_RED_BLUE>;
					nvidia,out-xres = <4096>;
					nvidia,out-yres = <2160>;
				};
				/* default display timing for test
				 * (only the first entry is effective) */
/*
				display-timings {
					1920x1080-32 {
						clock-frequency = <148500000>;
						hactive = <1920>;
						vactive = <1080>;
						hfront-porch = <88>;
						hback-porch = <148>;
						hsync-len = <44>;
						vfront-porch = <4>;
						vback-porch = <36>;
						vsync-len = <5>;
						nvidia,h-ref-to-sync = <1>;
						nvidia,v-ref-to-sync = <1>;
					};
				};
*/
			};

			prod-settings {
				prod_c_54M {
					prod = <
						0x0000058c 0xf0f0f0ff 0x05050000
						0x00000590 0xff0fe0ff 0x00301300
						0x00000598 0x00fff00f 0x38000440
						0x00000138 0x00000000 0x333A3A3A
						0x00000148 0x00000000 0x00000000
						0x000005a0 0xffbf00ff 0x00401000
						0x000005a8 0x00ffffff 0x52000000
					>;
				};
				prod_c_75M {
					prod = <
						0x0000058c 0xf0f0f0ff 0x05050100
						0x00000590 0xff0fe0ff 0x00301300
						0x00000598 0x00fff00f 0x38000440
						0x00000138 0x00000000 0x333A3A3A
						0x00000148 0x00000000 0x00000000
						0x000005a0 0xffbf00ff 0x00404000
						0x000005a8 0x00ffffff 0x42000000
					>;
				};
				prod_c_150M {
					prod = <
						0x0000058c 0xf0f0f0ff 0x05050300
						0x00000590 0xff0fe0ff 0x00301300
						0x00000598 0x00fff00f 0x3C002440
						0x00000138 0x00000000 0x33333333
						0x00000148 0x00000000 0x00000000
						0x000005a0 0xffbf00ff 0x00A06600
						0x000005a8 0x00ffffff 0x32000000
					>;
				};
				prod_c_300M {
					prod = <
						0x0000058c 0xf0f0f0ff 0x05050300
						0x00000590 0xff0fe0ff 0x00301300
						0x00000598 0x00fff00f 0x3C000440
						0x00000138 0x00000000 0x333F3F3F
						0x00000148 0x00000000 0x00070707
						0x000005a0 0xffbf00ff 0x00A06600
						0x000005a8 0x00ffffff 0x32000000
					>;
				};
				prod_c_600M {
					prod = <
						0x0000058c 0xf0f0f0ff 0x05050300
						0x00000590 0xff0fe0ff 0x00301300
						0x00000598 0x00fff00f 0x3C000440
						0x00000138 0x00000000 0x333F3F3F
						0x00000148 0x00000000 0x00070707
						0x000005a0 0xffbf00ff 0x00406600
						0x000005a8 0x00ffffff 0x32000000
					>;
				};
			};
		};

		dpaux@155c0000 {
			status = "okay";
		};
		dpaux@15040000 {
			status = "okay";
		};
	};

	i2c@31b0000 {  //i2c5, dp_aux_ch0_i2c
		status = "okay";
	};
	i2c@3190000 {  //i2c3, dp_aux_ch1_i2c
		status = "okay";
	};

	i2c@3160000 { /* Tegra I2C1 - VCM I2CA */
		ds1050-backlight@2f {
			 compatible = "maxim,ds1050";
			 reg = <0x2f>;
			 status = "okay";
		};
	};
};
