
Loading design for application trce from file OneBitADCTestLattice_First_Implementation.ncd.
Design name: ADC_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Jun 27 18:15:52 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitADCTestLattice_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/promote.xml OneBitADCTestLattice_First_Implementation.ncd OneBitADCTestLattice_First_Implementation.prf 
Design file:     OneBitADCTestLattice_First_Implementation.ncd
Preference file: OneBitADCTestLattice_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_in" 25.000000 MHz ;
            1103 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.575ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i8  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.685ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.685ns physical path delay uart_tx_inst/SLICE_67 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 33.575ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_67 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C74A.CLK to     R38C74A.Q1 uart_tx_inst/SLICE_67 (from clk_in_c)
ROUTE         2     1.202     R38C74A.Q1 to     R39C75B.A1 uart_tx_inst/r_Clock_Count_8
CTOF_DEL    ---     0.236     R39C75B.A1 to     R39C75B.F1 uart_tx_inst/SLICE_86
ROUTE         1     0.558     R39C75B.F1 to     R39C75C.B1 uart_tx_inst/n848
CTOF_DEL    ---     0.236     R39C75C.B1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.685   (25.5% logic, 74.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R38C74A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.766ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i10  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.494ns  (26.2% logic, 73.8% route), 6 logic levels.

 Constraint Details:

      6.494ns physical path delay uart_tx_inst/SLICE_68 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 33.766ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_68 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R40C74B.CLK to     R40C74B.Q1 uart_tx_inst/SLICE_68 (from clk_in_c)
ROUTE         2     1.011     R40C74B.Q1 to     R39C75B.B1 uart_tx_inst/r_Clock_Count_10
CTOF_DEL    ---     0.236     R39C75B.B1 to     R39C75B.F1 uart_tx_inst/SLICE_86
ROUTE         1     0.558     R39C75B.F1 to     R39C75C.B1 uart_tx_inst/n848
CTOF_DEL    ---     0.236     R39C75C.B1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.494   (26.2% logic, 73.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R40C74B.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i14  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.350ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

      6.350ns physical path delay uart_tx_inst/SLICE_70 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 33.910ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_70 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R40C74A.CLK to     R40C74A.Q1 uart_tx_inst/SLICE_70 (from clk_in_c)
ROUTE         2     1.232     R40C74A.Q1 to     R39C75B.B0 uart_tx_inst/r_Clock_Count_14
CTOF_DEL    ---     0.236     R39C75B.B0 to     R39C75B.F0 uart_tx_inst/SLICE_86
ROUTE         1     0.193     R39C75B.F0 to     R39C75C.D1 uart_tx_inst/n846
CTOF_DEL    ---     0.236     R39C75C.D1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.350   (26.8% logic, 73.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R40C74A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i9  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.155ns  (27.7% logic, 72.3% route), 6 logic levels.

 Constraint Details:

      6.155ns physical path delay uart_tx_inst/SLICE_68 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 34.105ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_68 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C74B.CLK to     R40C74B.Q0 uart_tx_inst/SLICE_68 (from clk_in_c)
ROUTE         2     1.034     R40C74B.Q0 to     R39C75B.A0 uart_tx_inst/r_Clock_Count_9
CTOF_DEL    ---     0.236     R39C75B.A0 to     R39C75B.F0 uart_tx_inst/SLICE_86
ROUTE         1     0.193     R39C75B.F0 to     R39C75C.D1 uart_tx_inst/n846
CTOF_DEL    ---     0.236     R39C75C.D1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.155   (27.7% logic, 72.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R40C74B.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i15  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.097ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      6.097ns physical path delay uart_tx_inst/SLICE_71 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 34.163ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_71 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C75C.CLK to     R40C75C.Q0 uart_tx_inst/SLICE_71 (from clk_in_c)
ROUTE         2     0.611     R40C75C.Q0 to     R39C75B.C1 uart_tx_inst/r_Clock_Count_15
CTOF_DEL    ---     0.236     R39C75B.C1 to     R39C75B.F1 uart_tx_inst/SLICE_86
ROUTE         1     0.558     R39C75B.F1 to     R39C75C.B1 uart_tx_inst/n848
CTOF_DEL    ---     0.236     R39C75C.B1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.097   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R40C75C.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i11  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               6.094ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay uart_tx_inst/SLICE_69 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 34.166ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_69 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C75C.CLK to     R38C75C.Q0 uart_tx_inst/SLICE_69 (from clk_in_c)
ROUTE         2     0.608     R38C75C.Q0 to     R39C75B.D1 uart_tx_inst/r_Clock_Count_11
CTOF_DEL    ---     0.236     R39C75B.D1 to     R39C75B.F1 uart_tx_inst/SLICE_86
ROUTE         1     0.558     R39C75B.F1 to     R39C75C.B1 uart_tx_inst/n848
CTOF_DEL    ---     0.236     R39C75C.B1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    6.094   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R38C75C.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_tx_inst/r_Clock_Count_98__i13  (from clk_in_c +)
   Destination:    FF         Data in        uart_tx_inst/r_SM_Main_i0  (to clk_in_c +)

   Delay:               5.947ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      5.947ns physical path delay uart_tx_inst/SLICE_70 to uart_tx_inst/SLICE_72 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 34.313ns

 Physical Path Details:

      Data path uart_tx_inst/SLICE_70 to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R40C74A.CLK to     R40C74A.Q0 uart_tx_inst/SLICE_70 (from clk_in_c)
ROUTE         2     1.255     R40C74A.Q0 to     R39C75C.A1 uart_tx_inst/r_Clock_Count_13
CTOF_DEL    ---     0.236     R39C75C.A1 to     R39C75C.F1 uart_tx_inst/SLICE_83
ROUTE        21     1.620     R39C75C.F1 to     R38C72C.A0 uart_tx_inst/n653
CTOF_DEL    ---     0.236     R38C72C.A0 to     R38C72C.F0 uart_tx_inst/SLICE_80
ROUTE         4     1.221     R38C72C.F0 to     R39C71C.B0 uart_tx_inst/n1098
CTOF_DEL    ---     0.236     R39C71C.B0 to     R39C71C.F0 uart_tx_inst/SLICE_81
ROUTE         1     0.382     R39C71C.F0 to     R39C71A.C0 uart_tx_inst/n14
CTOF_DEL    ---     0.236     R39C71A.C0 to     R39C71A.F0 uart_tx_inst/SLICE_72
ROUTE         1     0.000     R39C71A.F0 to    R39C71A.DI0 uart_tx_inst/r_SM_Main_2_N_180_0 (to clk_in_c)
                  --------
                    5.947   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to uart_tx_inst/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R40C74A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to uart_tx_inst/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R39C71A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/delta_22  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i7  (to clk_in_c +)

   Delay:               5.918ns  (30.8% logic, 69.2% route), 6 logic levels.

 Constraint Details:

      5.918ns physical path delay SSD_ADC/SLICE_45 to SSD_ADC/SLICE_61 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 34.348ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_45 to SSD_ADC/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525   R49C124A.CLK to    R49C124A.Q0 SSD_ADC/SLICE_45 (from clk_in_c)
ROUTE         3     3.308    R49C124A.Q0 to     R51C68A.B0 analog_out_c
C0TOFCO_DE  ---     0.447     R51C68A.B0 to    R51C68A.FCO SLICE_3
ROUTE         1     0.000    R51C68A.FCO to    R51C68B.FCI n613
FCITOFCO_D  ---     0.071    R51C68B.FCI to    R51C68B.FCO SLICE_2
ROUTE         1     0.000    R51C68B.FCO to    R51C68C.FCI n614
FCITOFCO_D  ---     0.071    R51C68C.FCI to    R51C68C.FCO SLICE_1
ROUTE         1     0.000    R51C68C.FCO to    R51C68D.FCI n615
FCITOF1_DE  ---     0.474    R51C68D.FCI to     R51C68D.F1 SLICE_0
ROUTE         1     0.786     R51C68D.F1 to     R51C69A.A1 n20
CTOF_DEL    ---     0.236     R51C69A.A1 to     R51C69A.F1 SSD_ADC/SLICE_61
ROUTE         1     0.000     R51C69A.F1 to    R51C69A.DI1 SSD_ADC/n413 (to clk_in_c)
                  --------
                    5.918   (30.8% logic, 69.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to   R49C124A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R51C69A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/delta_22  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i5  (to clk_in_c +)

   Delay:               5.847ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      5.847ns physical path delay SSD_ADC/SLICE_45 to SSD_ADC/SLICE_60 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 34.419ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_45 to SSD_ADC/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525   R49C124A.CLK to    R49C124A.Q0 SSD_ADC/SLICE_45 (from clk_in_c)
ROUTE         3     3.308    R49C124A.Q0 to     R51C68A.B0 analog_out_c
C0TOFCO_DE  ---     0.447     R51C68A.B0 to    R51C68A.FCO SLICE_3
ROUTE         1     0.000    R51C68A.FCO to    R51C68B.FCI n613
FCITOFCO_D  ---     0.071    R51C68B.FCI to    R51C68B.FCO SLICE_2
ROUTE         1     0.000    R51C68B.FCO to    R51C68C.FCI n614
FCITOF1_DE  ---     0.474    R51C68C.FCI to     R51C68C.F1 SLICE_1
ROUTE         1     0.786     R51C68C.F1 to     R51C69B.A1 n26
CTOF_DEL    ---     0.236     R51C69B.A1 to     R51C69B.F1 SSD_ADC/SLICE_60
ROUTE         1     0.000     R51C69B.F1 to    R51C69B.DI1 SSD_ADC/n417 (to clk_in_c)
                  --------
                    5.847   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to   R49C124A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R51C69B.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.498ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/delta_22  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i3  (to clk_in_c +)

   Delay:               5.768ns  (29.2% logic, 70.8% route), 4 logic levels.

 Constraint Details:

      5.768ns physical path delay SSD_ADC/SLICE_45 to SSD_ADC/SLICE_59 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 34.498ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_45 to SSD_ADC/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525   R49C124A.CLK to    R49C124A.Q0 SSD_ADC/SLICE_45 (from clk_in_c)
ROUTE         3     3.308    R49C124A.Q0 to     R51C68A.B0 analog_out_c
C0TOFCO_DE  ---     0.447     R51C68A.B0 to    R51C68A.FCO SLICE_3
ROUTE         1     0.000    R51C68A.FCO to    R51C68B.FCI n613
FCITOF1_DE  ---     0.474    R51C68B.FCI to     R51C68B.F1 SLICE_2
ROUTE         1     0.778     R51C68B.F1 to     R51C69D.B1 n32
CTOF_DEL    ---     0.236     R51C69D.B1 to     R51C69D.F1 SSD_ADC/SLICE_59
ROUTE         1     0.000     R51C69D.F1 to    R51C69D.DI1 SSD_ADC/n421 (to clk_in_c)
                  --------
                    5.768   (29.2% logic, 70.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to   R49C124A.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.781       G2.PADDI to    R51C69D.CLK clk_in_c
                  --------
                    2.781   (0.0% logic, 100.0% route), 0 logic levels.

Report:  155.642MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_in" 25.000000 MHz ; |   25.000 MHz|  155.642 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 62
   Covered under: FREQUENCY PORT "clk_in" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1103 paths, 1 nets, and 612 connections (96.53% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Jun 27 18:15:52 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitADCTestLattice_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/promote.xml OneBitADCTestLattice_First_Implementation.ncd OneBitADCTestLattice_First_Implementation.prf 
Design file:     OneBitADCTestLattice_First_Implementation.ncd
Preference file: OneBitADCTestLattice_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_in" 25.000000 MHz ;
            1103 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/accum_101__i1  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/accum_101__i1  (to clk_in_c +)

   Delay:               0.295ns  (81.4% logic, 18.6% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay SSD_ADC/box_ave/SLICE_28 to SSD_ADC/box_ave/SLICE_28 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.176ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_28 to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C67B.CLK to     R47C67B.Q0 SSD_ADC/box_ave/SLICE_28 (from clk_in_c)
ROUTE         1     0.055     R47C67B.Q0 to     R47C67B.D0 SSD_ADC/box_ave/n9
CTOF_DEL    ---     0.076     R47C67B.D0 to     R47C67B.F0 SSD_ADC/box_ave/SLICE_28
ROUTE         1     0.000     R47C67B.F0 to    R47C67B.DI0 SSD_ADC/box_ave/n54 (to clk_in_c)
                  --------
                    0.295   (81.4% logic, 18.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C67B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C67B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/accum_101__i7  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/accum_101__i7  (to clk_in_c +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SSD_ADC/box_ave/SLICE_27 to SSD_ADC/box_ave/SLICE_27 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_27 to SSD_ADC/box_ave/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C68A.CLK to     R47C68A.Q0 SSD_ADC/box_ave/SLICE_27 (from clk_in_c)
ROUTE         2     0.057     R47C68A.Q0 to     R47C68A.D0 SSD_ADC/box_ave/accum_7_adj_293
CTOF_DEL    ---     0.076     R47C68A.D0 to     R47C68A.F0 SSD_ADC/box_ave/SLICE_27
ROUTE         1     0.000     R47C68A.F0 to    R47C68A.DI0 SSD_ADC/box_ave/n48 (to clk_in_c)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/count_100__i0  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/count_100__i0  (to clk_in_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SSD_ADC/box_ave/SLICE_38 to SSD_ADC/box_ave/SLICE_38 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_38 to SSD_ADC/box_ave/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C68A.CLK to     R48C68A.Q0 SSD_ADC/box_ave/SLICE_38 (from clk_in_c)
ROUTE        12     0.058     R48C68A.Q0 to     R48C68A.D0 SSD_ADC/box_ave/count_0
CTOF_DEL    ---     0.076     R48C68A.D0 to     R48C68A.F0 SSD_ADC/box_ave/SLICE_38
ROUTE         1     0.000     R48C68A.F0 to    R48C68A.DI0 SSD_ADC/box_ave/n15 (to clk_in_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R48C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R48C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/sample_d1_30  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/sample_d2_31  (to clk_in_c +)

   Delay:               0.299ns  (54.8% logic, 45.2% route), 1 logic levels.

 Constraint Details:

      0.299ns physical path delay SSD_ADC/box_ave/SLICE_43 to SSD_ADC/box_ave/SLICE_43 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.181ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_43 to SSD_ADC/box_ave/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C69B.CLK to     R48C69B.Q0 SSD_ADC/box_ave/SLICE_43 (from clk_in_c)
ROUTE         3     0.135     R48C69B.Q0 to     R48C69B.M1 SSD_ADC/box_ave/sample_d1 (to clk_in_c)
                  --------
                    0.299   (54.8% logic, 45.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R48C69B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R48C69B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i0  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/accum_i0_i0  (to clk_in_c +)

   Delay:               0.300ns  (54.7% logic, 45.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay SSD_ADC/SLICE_58 to SSD_ADC/SLICE_33 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.182ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_58 to SSD_ADC/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C68C.CLK to     R50C68C.Q0 SSD_ADC/SLICE_58 (from clk_in_c)
ROUTE         4     0.136     R50C68C.Q0 to     R50C68B.M0 sigma_0 (to clk_in_c)
                  --------
                    0.300   (54.7% logic, 45.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68C.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/accum_i0_i5  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/raw_data_d1_i5  (to clk_in_c +)

   Delay:               0.308ns  (52.9% logic, 47.1% route), 1 logic levels.

 Constraint Details:

      0.308ns physical path delay SSD_ADC/SLICE_35 to SSD_ADC/box_ave/SLICE_41 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_35 to SSD_ADC/box_ave/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C68C.CLK to     R49C68C.Q1 SSD_ADC/SLICE_35 (from clk_in_c)
ROUTE         1     0.145     R49C68C.Q1 to     R49C68A.M1 SSD_ADC/accum_5 (to clk_in_c)
                  --------
                    0.308   (52.9% logic, 47.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R49C68C.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R49C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/accum_101__i7  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/ave_data_out__i6  (to clk_in_c +)

   Delay:               0.311ns  (52.7% logic, 47.3% route), 1 logic levels.

 Constraint Details:

      0.311ns physical path delay SSD_ADC/box_ave/SLICE_27 to SSD_ADC/box_ave/SLICE_31 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.193ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_27 to SSD_ADC/box_ave/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C68A.CLK to     R47C68A.Q0 SSD_ADC/box_ave/SLICE_27 (from clk_in_c)
ROUTE         2     0.147     R47C68A.Q0 to     R47C69A.M1 SSD_ADC/box_ave/accum_7_adj_293 (to clk_in_c)
                  --------
                    0.311   (52.7% logic, 47.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C68A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C69A.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i0  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/sigma_i0  (to clk_in_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SSD_ADC/SLICE_58 to SSD_ADC/SLICE_58 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_58 to SSD_ADC/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C68C.CLK to     R50C68C.Q0 SSD_ADC/SLICE_58 (from clk_in_c)
ROUTE         4     0.072     R50C68C.Q0 to     R50C68C.C0 sigma_0
CTOF_DEL    ---     0.076     R50C68C.C0 to     R50C68C.F0 SSD_ADC/SLICE_58
ROUTE         1     0.000     R50C68C.F0 to    R50C68C.DI0 SSD_ADC/sigma_7_N_108_0 (to clk_in_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68C.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68C.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/sigma_i1  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/accum_i0_i1  (to clk_in_c +)

   Delay:               0.327ns  (49.8% logic, 50.2% route), 1 logic levels.

 Constraint Details:

      0.327ns physical path delay SSD_ADC/SLICE_58 to SSD_ADC/SLICE_33 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.209ns

 Physical Path Details:

      Data path SSD_ADC/SLICE_58 to SSD_ADC/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C68C.CLK to     R50C68C.Q1 SSD_ADC/SLICE_58 (from clk_in_c)
ROUTE         3     0.164     R50C68C.Q1 to     R50C68B.M1 sigma_1 (to clk_in_c)
                  --------
                    0.327   (49.8% logic, 50.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68C.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R50C68B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SSD_ADC/box_ave/accum_101__i2  (from clk_in_c +)
   Destination:    FF         Data in        SSD_ADC/box_ave/accum_101__i2  (to clk_in_c +)

   Delay:               0.362ns  (66.0% logic, 34.0% route), 2 logic levels.

 Constraint Details:

      0.362ns physical path delay SSD_ADC/box_ave/SLICE_28 to SSD_ADC/box_ave/SLICE_28 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.243ns

 Physical Path Details:

      Data path SSD_ADC/box_ave/SLICE_28 to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C67B.CLK to     R47C67B.Q1 SSD_ADC/box_ave/SLICE_28 (from clk_in_c)
ROUTE         2     0.123     R47C67B.Q1 to     R47C67B.D1 SSD_ADC/box_ave/accum_2
CTOF_DEL    ---     0.076     R47C67B.D1 to     R47C67B.F1 SSD_ADC/box_ave/SLICE_28
ROUTE         1     0.000     R47C67B.F1 to    R47C67B.DI1 SSD_ADC/box_ave/n53 (to clk_in_c)
                  --------
                    0.362   (66.0% logic, 34.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C67B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SSD_ADC/box_ave/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     0.911       G2.PADDI to    R47C67B.CLK clk_in_c
                  --------
                    0.911   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_in" 25.000000 MHz ; |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 62
   Covered under: FREQUENCY PORT "clk_in" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1103 paths, 1 nets, and 612 connections (96.53% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

