# combinational_logic_circuits
The following repository contains the verilog code along with test bench codes and the corresponding output (terminal outputs mostly) for all basic CLCs

