{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1481858767915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1481858767916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 11:26:07 2016 " "Processing started: Fri Dec 16 11:26:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1481858767916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1481858767916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_rx -c uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1481858767916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1481858768128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "src/uart_tx.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_tx.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481858768493 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_tx.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_rx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "src/uart_rx.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_rx.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481858768495 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart_rx.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_rx.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_buf-SYN " "Found design unit 1: uart_buf-SYN" {  } { { "src/uart_buf.vhd" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_buf.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481858768497 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_buf " "Found entity 1: uart_buf" {  } { { "src/uart_buf.vhd" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_buf.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "src/top.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/top.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1481858768499 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/top.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1481858768583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_m0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_m0\"" {  } { { "src/top.vhdl" "uart_rx_m0" { Text "F:/AX4010/VHDL/06_uart_rx/src/top.vhdl" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_m0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_m0\"" {  } { { "src/top.vhdl" "uart_tx_m0" { Text "F:/AX4010/VHDL/06_uart_rx/src/top.vhdl" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_buf uart_buf:uart_buf_m0 " "Elaborating entity \"uart_buf\" for hierarchy \"uart_buf:uart_buf_m0\"" {  } { { "src/top.vhdl" "uart_buf_m0" { Text "F:/AX4010/VHDL/06_uart_rx/src/top.vhdl" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\"" {  } { { "src/uart_buf.vhd" "scfifo_component" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_buf.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\"" {  } { { "src/uart_buf.vhd" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_buf.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1481858768786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_buf:uart_buf_m0\|scfifo:scfifo_component " "Instantiated megafunction \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1481858768786 ""}  } { { "src/uart_buf.vhd" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_buf.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1481858768786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f441 " "Found entity 1: scfifo_f441" {  } { { "db/scfifo_f441.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/scfifo_f441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f441 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated " "Elaborating entity \"scfifo_f441\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ma41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ma41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ma41 " "Found entity 1: a_dpfifo_ma41" {  } { { "db/a_dpfifo_ma41.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_dpfifo_ma41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ma41 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo " "Elaborating entity \"a_dpfifo_ma41\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\"" {  } { { "db/scfifo_f441.tdf" "dpfifo" { Text "F:/AX4010/VHDL/06_uart_rx/db/scfifo_f441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ma41.tdf" "fifo_state" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_dpfifo_ma41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/dpram_4711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858768956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858768956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_ma41.tdf" "FIFOram" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_dpfifo_ma41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858768956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/altsyncram_q0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858769012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858769012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "F:/AX4010/VHDL/06_uart_rx/db/dpram_4711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858769012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "F:/AX4010/VHDL/06_uart_rx/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1481858769064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1481858769064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"uart_buf:uart_buf_m0\|scfifo:scfifo_component\|scfifo_f441:auto_generated\|a_dpfifo_ma41:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ma41.tdf" "rd_ptr_count" { Text "F:/AX4010/VHDL/06_uart_rx/db/a_dpfifo_ma41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1481858769064 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart_tx.vhdl" "" { Text "F:/AX4010/VHDL/06_uart_rx/src/uart_tx.vhdl" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1481858769748 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1481858769748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1481858769929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1481858770244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1481858770244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1481858770304 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1481858770304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "248 " "Implemented 248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1481858770304 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1481858770304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1481858770304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1481858770318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 11:26:10 2016 " "Processing ended: Fri Dec 16 11:26:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1481858770318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1481858770318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1481858770318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1481858770318 ""}
