 Timing Path to multiplier_M_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : multiplier_M_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[0]                          Rise  0.2000 0.0000 0.1000 1.80471  6.36707 8.17179           4       56.649   c             | 
|    i_0_0_312/A           INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                  | 
|    i_0_0_312/ZN          INV_X1  Fall  0.2110 0.0110 0.0210 1.16497  1.41309 2.57807           1       56.649                 | 
|    i_0_0_170/A1          NOR2_X1 Fall  0.2110 0.0000 0.0210          1.41309                                                  | 
|    i_0_0_170/ZN          NOR2_X1 Rise  0.2390 0.0280 0.0160 0.433485 1.06234 1.49583           1       55.639                 | 
|    multiplier_M_reg[0]/D DFF_X1  Rise  0.2390 0.0000 0.0160          1.14029                                    MF            | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[0]/CK DFF_X1        Rise  0.1940 0.0090 0.0670          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0240 0.2180 | 
| data required time                       |  0.2180        | 
|                                          |                | 
| data arrival time                        |  0.2390        | 
| data required time                       | -0.2180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0210        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : multiplier_M_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                           Rise  0.2000 0.0000 0.1000 1.67846  6.6888  8.36726           4       54.6931  c             | 
|    i_0_0_228/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_228/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.202293 1.54936 1.75165           1       54.6931                | 
|    i_0_0_227/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_227/ZN           INV_X1   Rise  0.2430 0.0120 0.0070 0.669715 1.06234 1.73206           1       54.6931                | 
|    multiplier_M_reg[29]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[29]/CK DFF_X1        Rise  0.1940 0.0090 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0200 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : multiplier_M_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                           Rise  0.2000 0.0000 0.1000 0.797091 8.1888  8.98589           5       54.6931  c             | 
|    i_0_0_226/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_226/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0100 0.346788 1.54936 1.89615           1       54.6931                | 
|    i_0_0_225/A            INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_225/ZN           INV_X1   Rise  0.2440 0.0120 0.0060 0.170352 1.06234 1.23269           1       54.6931                | 
|    multiplier_M_reg[28]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[28]/CK DFF_X1        Rise  0.1940 0.0090 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0200 0.2140 | 
| data required time                       |  0.2140        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : multiplier_M_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                           Rise  0.2000 0.0000 0.1000 0.510221 3.93472 4.44495           3       59.76    c             | 
|    i_0_0_202/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_202/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.170352 1.54936 1.71971           1       59.76                  | 
|    i_0_0_201/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_201/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.357435 1.06234 1.41978           1       59.76                  | 
|    multiplier_M_reg[16]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[16]/CK DFF_X1        Rise  0.1910 0.0060 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : multiplier_M_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                           Rise  0.2000 0.0000 0.1000 1.95011  5.20039 7.1505            3       54.6931  c             | 
|    i_0_0_210/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_210/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.231192 1.54936 1.78055           1       59.76                  | 
|    i_0_0_209/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_209/ZN           INV_X1   Rise  0.2420 0.0110 0.0060 0.270738 1.06234 1.33308           1       59.76                  | 
|    multiplier_M_reg[20]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[20]/CK DFF_X1        Rise  0.1910 0.0060 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : multiplier_M_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[27]                           Rise  0.2000 0.0000 0.1000 0.551661 3.93472 4.48639           3       54.6931  c             | 
|    i_0_0_224/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_224/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0080 0.401164 1.54936 1.95052           1       54.6931                | 
|    i_0_0_223/A            INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_223/ZN           INV_X1   Rise  0.2440 0.0120 0.0070 0.559728 1.06234 1.62207           1       54.6931                | 
|    multiplier_M_reg[27]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[27]/CK DFF_X1        Rise  0.1930 0.0080 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1930 0.1930 | 
| library hold check                       |  0.0200 0.2130 | 
| data required time                       |  0.2130        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.2130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0310        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : multiplier_M_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                           Rise  0.2000 0.0000 0.1000 0.346272 4.59699 4.94326           3       56.649   c             | 
|    i_0_0_184/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_184/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0100 0.260091 1.54936 1.80945           1       56.649                 | 
|    i_0_0_183/A           INV_X1   Fall  0.2310 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_183/ZN          INV_X1   Rise  0.2430 0.0120 0.0070 0.438487 1.06234 1.50083           1       56.649                 | 
|    multiplier_M_reg[7]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[7]/CK DFF_X1        Rise  0.1910 0.0060 0.0670          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : multiplier_M_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                           Rise  0.2000 0.0000 0.1000 0.513642 3.93472 4.44837           3       56.649   c             | 
|    i_0_0_188/B2          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_188/ZN          AOI22_X1 Fall  0.2310 0.0310 0.0080 0.170352 1.54936 1.71971           1       56.649                 | 
|    i_0_0_187/A           INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_187/ZN          INV_X1   Rise  0.2430 0.0120 0.0070 0.420216 1.06234 1.48256           1       56.649                 | 
|    multiplier_M_reg[9]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    MF            | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A    CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z    CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A     CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z     CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[9]/CK DFF_X1        Rise  0.1910 0.0060 0.0670          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : multiplier_M_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                           Rise  0.2000 0.0000 0.1000 0.441922 5.19888 5.6408            3       59.76    c             | 
|    i_0_0_196/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_196/ZN           AOI22_X1 Fall  0.2310 0.0310 0.0080 0.202293 1.54936 1.75165           1       56.649                 | 
|    i_0_0_195/A            INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_195/ZN           INV_X1   Rise  0.2430 0.0120 0.0070 0.473031 1.06234 1.53537           1       56.649                 | 
|    multiplier_M_reg[13]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[13]/CK DFF_X1        Rise  0.1910 0.0060 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1910 0.1910 | 
| library hold check                       |  0.0200 0.2110 | 
| data required time                       |  0.2110        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.2110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : multiplier_M_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                           Rise  0.2000 0.0000 0.1000 0.318095 5.19552 5.51362           3       54.6931  c             | 
|    i_0_0_212/B2           AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_212/ZN           AOI22_X1 Fall  0.2320 0.0320 0.0090 0.392364 1.54936 1.94172           1       59.76                  | 
|    i_0_0_211/A            INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_211/ZN           INV_X1   Rise  0.2440 0.0120 0.0070 0.419133 1.06234 1.48147           1       59.76                  | 
|    multiplier_M_reg[21]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    MF            | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.240604 1.42116  1.66177           1       54.6931  c    K/M      | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     mF            | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0710 0.0710 0.0230 6.19618  16.6982  22.8944           3       54.6931  mF   K/M      | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0720 0.0010 0.0230          7.95918                                     mFA           | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0990 0.0270 0.0050 0.790427 1.42116  2.21159           1       59.76    mFA  K/M      | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0990 0.0000 0.0050          1.42116                                     mF            | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1850 0.0860 0.0680 46.2974  32.2882  78.5856           34      59.76    mF   K/M      | 
|    multiplier_M_reg[21]/CK DFF_X1        Rise  0.1920 0.0070 0.0670          0.949653                                    MmF           | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1920 0.1920 | 
| library hold check                       |  0.0200 0.2120 | 
| data required time                       |  0.2120        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.2120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 363M, CVMEM - 1741M, PVMEM - 2263M)
