#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Tue Oct  1 14:57:47 2024
# Process ID: 8252
# Current directory: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4004 D:\COA_LAB\Final Assignments\RISC_Customized_ALU_Submission\Reg_Bank_and_ALU_Lab_Submission.xpr
# Log file: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/vivado.log
# Journal file: D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.xpr}
INFO: [Project 1-313] Project file moved from 'D:/COA_LAB/Final Assignments/Reg_Bank_and_ALU_Lab_Submission' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1099.734 ; gain = 0.000
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v} w ]
add_files {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v} w ]
add_files {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v} w ]
add_files {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v} w ]
add_files {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v} w ]
add_files {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v} w ]
add_files -fileset sim_1 {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v} w ]
add_files -fileset sim_1 {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v} w ]
add_files -fileset sim_1 {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v} w ]
add_files -fileset sim_1 {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v}}
close [ open {D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v} w ]
add_files -fileset sim_1 {{D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v}}
set_property top ALU_HAM_32_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1176.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'a' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1'b1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b10)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b11)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3'b100)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:15:31 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 11111111111111111111111111111111 | Hamming Weight:          z
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.625 ; gain = 46.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_NOR_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_NOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_NOR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_NOR_tb_behav xil_defaultlib.ALU_NOR_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_NOR_tb_behav xil_defaultlib.ALU_NOR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_NOR_tb_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:19:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_NOR_tb_behav -key {Behavioral:sim_1:Functional:ALU_NOR_tb} -tclbatch {ALU_NOR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_NOR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input A: 00000000000000000000011001001010 | Input B: 00000000000000000000010100011010 | Output: 11111111111111111111100010100101
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_NOR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_NOR_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_NOR_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_NOR_tb_behav xil_defaultlib.ALU_NOR_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_NOR_tb_behav xil_defaultlib.ALU_NOR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_NOR_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_NOR_tb_behav -key {Behavioral:sim_1:Functional:ALU_NOR_tb} -tclbatch {ALU_NOR_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_NOR_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input A: 00000000000000000000000000011111 | Input B: 00000000000000000000000000000000 | Output: 11111111111111111111111111100000
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_NOR_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1223.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_SGT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SGT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_SGT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_SGT_tb_behav xil_defaultlib.ALU_SGT_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_SGT_tb_behav xil_defaultlib.ALU_SGT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_SGT_tb_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:22:57 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SGT_tb_behav -key {Behavioral:sim_1:Functional:ALU_SGT_tb} -tclbatch {ALU_SGT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_SGT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input A: 00000000000000000000000000011111 | Input B: 00000000000000000000000000000110 | Output: 00000000000000000000000000000001
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SGT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1223.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_SLT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_SLT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_SLT_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_SLT_tb_behav xil_defaultlib.ALU_SLT_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_SLT_tb_behav xil_defaultlib.ALU_SLT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SLT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_SLT_tb_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:24:05 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_SLT_tb_behav -key {Behavioral:sim_1:Functional:ALU_SLT_tb} -tclbatch {ALU_SLT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_SLT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input A: 00000000000000000000000000011111 | Input B: 00000000000000000000000000000110 | Output: 00000000000000000000000000000000
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_SLT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_LUI_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_LUI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_LUI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1325.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_LUI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_LUI_tb_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:26:24 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1325.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_LUI_tb_behav -key {Behavioral:sim_1:Functional:ALU_LUI_tb} -tclbatch {ALU_LUI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_LUI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000010101010 | Output: 00000000000000000000000000000000
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_LUI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1330.754 ; gain = 5.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_LUI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_LUI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_LUI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_LUI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_LUI_tb_behav -key {Behavioral:sim_1:Functional:ALU_LUI_tb} -tclbatch {ALU_LUI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_LUI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 11111111111111111111111111111111 | Output: 11111111111111110000000000000000
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_LUI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.707 ; gain = 1.953
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_LUI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_LUI_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1334.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_LUI_tb_behav xil_defaultlib.ALU_LUI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_LUI_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_LUI_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_LUI_tb_behav -key {Behavioral:sim_1:Functional:ALU_LUI_tb} -tclbatch {ALU_LUI_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_LUI_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 11111111111111111111111111111111 | Output: 11111111111111110000000000000000
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_LUI_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1334.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_Ham_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_Ham_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_Ham_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Ham_TB_behav xil_defaultlib.ALU_Ham_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Ham_TB_behav xil_defaultlib.ALU_Ham_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'count' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.ALU_Ham_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_Ham_TB_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:29:05 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_Ham_TB_behav -key {Behavioral:sim_1:Functional:ALU_Ham_TB} -tclbatch {ALU_Ham_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_Ham_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_Ham_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_HAM_32_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'a' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1'b1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b10)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b11)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3'b100)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000000011111 | Hamming Weight:          z
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1'b1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b10)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2'b11)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3'b100)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3'b101)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000000011111 | Hamming Weight:          z
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000000011111 | Hamming Weight:          z
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000000011111 | Hamming Weight:          5
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1335.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_HAM_32_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_HAM_32_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_HAM_32_tb_behav xil_defaultlib.ALU_HAM_32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_HAM_32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_HAM_32_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_HAM_32_tb_behav -key {Behavioral:sim_1:Functional:ALU_HAM_32_tb} -tclbatch {ALU_HAM_32_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_HAM_32_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | Input: 00000000000000000000000111111111 | Hamming Weight:          9
$finish called at time : 10 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_HAM_32_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1339.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'p' on this module [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v:52]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
ERROR: [VRFC 10-3180] cannot find port 'q' on this module [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v:53]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1339.930 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'a' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'b' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v:31]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'out' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/COA_LAB/Final -notrace
couldn't read file "D:/COA_LAB/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  1 16:50:02 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1010101010101011 : 
1010101010101001 : 
0000000000000001 : 
0000000000000000 : 
1010101010101011 : 
0101010101010101 : 
0000000000000000 : 
0101010101010100 : 
0x0x0x0x0x0x0x00 : 
xx0x0x0x0x0x0x0x : 
xxxxxxxxxxxxxxxx : 
1010101010101110 : 
1010101010100110 : 
0000000000xxxxxx : 
$finish called at time : 260 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1345.273 ; gain = 5.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000000000000001110111 : 
11111111111111111111111111111001 : 
00000000000000000000000000000001 : 
00000000000000000000000000000000 : 
00000000000000000000000000111000 : 
00000000000000000000000000111111 : 
00000000000000000000000000000111 : 
11111111111111111111111111000111 : 
00000000000000000000000000000000 : 
11111111111111111111111111000000 : 
00000000000000000000000000000000 : 
00000000000000000000000000111100 : 
00000000000000000000000000110100 : 
00000000000000000000000000000011 : 
$finish called at time : 260 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1373.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000000000111111000011101 : 
00000000000000000111110110011111 : 
00000000000000000000000000000001 : 
00000000000000000000000000000000 : 
00000000000000000000000000011110 : 
00000000000000000111110111111111 : 
00000000000000000111110111100001 : 
11111111111111111000001000100001 : 
00000000000000000000000000000000 : 
11111111111111111000001000000000 : 
00000000000000000000000000000000 : 
00000000000000000111110111100010 : 
00000000000000000111110111011010 : 
00000000000000000000000000001100 : 
$finish called at time : 260 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.816 ; gain = 0.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/AND_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_2Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Adder_3Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_3Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_16to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/MUX_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/NEG_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NEGATION
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/OR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Twos_Complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Twos_Complement
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/XOR_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_Barrel_Arith_Right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Arithmetic_Right
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Register_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ControlPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/Master_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT
INFO: [VRFC 10-2458] undeclared symbol borrow_check_sgt, assumed default net type wire [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_NOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_LUI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Shift_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Barrel_Shift_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Dec4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Dec4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Divide_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Divide_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Ham_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ham_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Inc4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Inc4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Multiply_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Multiply_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Left_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Arithmetic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Arithmetic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Shift_Right_Logical_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Shift_Right_Logical_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Subtractor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Subtractor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_Barrel_Left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU_Barrel_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_HAM_32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_HAM_32_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_SGT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SGT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_LUI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_LUI_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1373.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
"xelab -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 457b98182d5a4de99ca18990b40da8a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-2861] module 'ALU_Subtractor' does not have a parameter named SIZES [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SLT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a_in' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_SGT.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sources_1/new/ALU_HAM_32.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Adder_default
Compiling module xil_defaultlib.Twos_Complement_default
Compiling module xil_defaultlib.ALU_Subtractor
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.ALU_SLT(SIZE=32)
Compiling module xil_defaultlib.ALU_SGT(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.ALU_Adder(SIZE=1)
Compiling module xil_defaultlib.ALU_Adder(SIZE=2)
Compiling module xil_defaultlib.ALU_Adder(SIZE=3)
Compiling module xil_defaultlib.ALU_Adder(SIZE=4)
Compiling module xil_defaultlib.ALU_Adder(SIZE=5)
Compiling module xil_defaultlib.ALU_HAM_32_default
Compiling module xil_defaultlib.ALU_LUI(SIZE=32)
Compiling module xil_defaultlib.ALU_NOR(SIZE=32)
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
00000000000001001110101011101101 : 
00000000000001001110101001101111 : 
00000000000000000000000000000000 : 
00000000000000000000000000000001 : 
00000000000000000000000000101110 : 
00000000000001001110101010111111 : 
00000000000001001110101010010001 : 
11111111111110110001010101010001 : 
00000000000001000000000000000000 : 
11111111111110110001010101000000 : 
00000000000000000000000000000000 : 
00000000000001001110101010110010 : 
00000000000001001110101010101010 : 
00000000000000000000000000001011 : 
$finish called at time : 260 ns : File "D:/COA_LAB/Final Assignments/RISC_Customized_ALU_Submission/Reg_Bank_and_ALU_Lab_Submission.srcs/sim_1/new/ALU_TB.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1373.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 16:58:26 2024...
