
all_test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082a8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08008430  08008430  00018430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008750  08008750  00018750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008758  08008758  00018758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800875c  0800875c  0001875c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  08008760  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
  8 .bss          000003dc  200001e0  200001e0  000201e0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200005bc  200005bc  000201e0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001bfa6  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004156  00000000  00000000  0003c1b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000bd2b  00000000  00000000  0004030c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fa8  00000000  00000000  0004c038  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013e0  00000000  00000000  0004cfe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008ef5  00000000  00000000  0004e3c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005c30  00000000  00000000  000572b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005cee5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003e2c  00000000  00000000  0005cf64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008418 	.word	0x08008418

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	08008418 	.word	0x08008418

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b97a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	460d      	mov	r5, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	9e08      	ldr	r6, [sp, #32]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d151      	bne.n	8000c7c <__udivmoddi4+0xb4>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d96d      	bls.n	8000cba <__udivmoddi4+0xf2>
 8000bde:	fab2 fe82 	clz	lr, r2
 8000be2:	f1be 0f00 	cmp.w	lr, #0
 8000be6:	d00b      	beq.n	8000c00 <__udivmoddi4+0x38>
 8000be8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bec:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bf4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bf8:	ea4c 0c05 	orr.w	ip, ip, r5
 8000bfc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c00:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c04:	0c25      	lsrs	r5, r4, #16
 8000c06:	fbbc f8fa 	udiv	r8, ip, sl
 8000c0a:	fa1f f987 	uxth.w	r9, r7
 8000c0e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c12:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c16:	fb08 f309 	mul.w	r3, r8, r9
 8000c1a:	42ab      	cmp	r3, r5
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x6c>
 8000c1e:	19ed      	adds	r5, r5, r7
 8000c20:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c24:	f080 8123 	bcs.w	8000e6e <__udivmoddi4+0x2a6>
 8000c28:	42ab      	cmp	r3, r5
 8000c2a:	f240 8120 	bls.w	8000e6e <__udivmoddi4+0x2a6>
 8000c2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c32:	443d      	add	r5, r7
 8000c34:	1aed      	subs	r5, r5, r3
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c3c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c40:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c44:	fb00 f909 	mul.w	r9, r0, r9
 8000c48:	45a1      	cmp	r9, r4
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x98>
 8000c4c:	19e4      	adds	r4, r4, r7
 8000c4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c52:	f080 810a 	bcs.w	8000e6a <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8107 	bls.w	8000e6a <__udivmoddi4+0x2a2>
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	443c      	add	r4, r7
 8000c60:	eba4 0409 	sub.w	r4, r4, r9
 8000c64:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	d061      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000c6e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c72:	2300      	movs	r3, #0
 8000c74:	6034      	str	r4, [r6, #0]
 8000c76:	6073      	str	r3, [r6, #4]
 8000c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0xc8>
 8000c80:	2e00      	cmp	r6, #0
 8000c82:	d054      	beq.n	8000d2e <__udivmoddi4+0x166>
 8000c84:	2100      	movs	r1, #0
 8000c86:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c90:	fab3 f183 	clz	r1, r3
 8000c94:	2900      	cmp	r1, #0
 8000c96:	f040 808e 	bne.w	8000db6 <__udivmoddi4+0x1ee>
 8000c9a:	42ab      	cmp	r3, r5
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xdc>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80fa 	bhi.w	8000e98 <__udivmoddi4+0x2d0>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb65 0503 	sbc.w	r5, r5, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	46ac      	mov	ip, r5
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d03f      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000cb2:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	b912      	cbnz	r2, 8000cc2 <__udivmoddi4+0xfa>
 8000cbc:	2701      	movs	r7, #1
 8000cbe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc2:	fab7 fe87 	clz	lr, r7
 8000cc6:	f1be 0f00 	cmp.w	lr, #0
 8000cca:	d134      	bne.n	8000d36 <__udivmoddi4+0x16e>
 8000ccc:	1beb      	subs	r3, r5, r7
 8000cce:	0c3a      	lsrs	r2, r7, #16
 8000cd0:	fa1f fc87 	uxth.w	ip, r7
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cda:	0c25      	lsrs	r5, r4, #16
 8000cdc:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ce4:	fb0c f308 	mul.w	r3, ip, r8
 8000ce8:	42ab      	cmp	r3, r5
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x134>
 8000cec:	19ed      	adds	r5, r5, r7
 8000cee:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x132>
 8000cf4:	42ab      	cmp	r3, r5
 8000cf6:	f200 80d1 	bhi.w	8000e9c <__udivmoddi4+0x2d4>
 8000cfa:	4680      	mov	r8, r0
 8000cfc:	1aed      	subs	r5, r5, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d04:	fb02 5510 	mls	r5, r2, r0, r5
 8000d08:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d0c:	fb0c fc00 	mul.w	ip, ip, r0
 8000d10:	45a4      	cmp	ip, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x15c>
 8000d14:	19e4      	adds	r4, r4, r7
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x15a>
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	f200 80b8 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 040c 	sub.w	r4, r4, ip
 8000d28:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d2c:	e79d      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000d2e:	4631      	mov	r1, r6
 8000d30:	4630      	mov	r0, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	f1ce 0420 	rsb	r4, lr, #32
 8000d3a:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d3e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d42:	fa20 f804 	lsr.w	r8, r0, r4
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	fa25 f404 	lsr.w	r4, r5, r4
 8000d4c:	ea48 0803 	orr.w	r8, r8, r3
 8000d50:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d54:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d58:	fb02 4411 	mls	r4, r2, r1, r4
 8000d5c:	fa1f fc87 	uxth.w	ip, r7
 8000d60:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d64:	fb01 f30c 	mul.w	r3, r1, ip
 8000d68:	42ab      	cmp	r3, r5
 8000d6a:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x1bc>
 8000d70:	19ed      	adds	r5, r5, r7
 8000d72:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d76:	f080 808a 	bcs.w	8000e8e <__udivmoddi4+0x2c6>
 8000d7a:	42ab      	cmp	r3, r5
 8000d7c:	f240 8087 	bls.w	8000e8e <__udivmoddi4+0x2c6>
 8000d80:	3902      	subs	r1, #2
 8000d82:	443d      	add	r5, r7
 8000d84:	1aeb      	subs	r3, r5, r3
 8000d86:	fa1f f588 	uxth.w	r5, r8
 8000d8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d8e:	fb02 3310 	mls	r3, r2, r0, r3
 8000d92:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d96:	fb00 f30c 	mul.w	r3, r0, ip
 8000d9a:	42ab      	cmp	r3, r5
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1e6>
 8000d9e:	19ed      	adds	r5, r5, r7
 8000da0:	f100 38ff 	add.w	r8, r0, #4294967295
 8000da4:	d26f      	bcs.n	8000e86 <__udivmoddi4+0x2be>
 8000da6:	42ab      	cmp	r3, r5
 8000da8:	d96d      	bls.n	8000e86 <__udivmoddi4+0x2be>
 8000daa:	3802      	subs	r0, #2
 8000dac:	443d      	add	r5, r7
 8000dae:	1aeb      	subs	r3, r5, r3
 8000db0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db4:	e78f      	b.n	8000cd6 <__udivmoddi4+0x10e>
 8000db6:	f1c1 0720 	rsb	r7, r1, #32
 8000dba:	fa22 f807 	lsr.w	r8, r2, r7
 8000dbe:	408b      	lsls	r3, r1
 8000dc0:	fa05 f401 	lsl.w	r4, r5, r1
 8000dc4:	ea48 0303 	orr.w	r3, r8, r3
 8000dc8:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dcc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dd6:	fbb5 f9fc 	udiv	r9, r5, ip
 8000dda:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dde:	fb0c 5519 	mls	r5, ip, r9, r5
 8000de2:	fa1f f883 	uxth.w	r8, r3
 8000de6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000dea:	fb09 f408 	mul.w	r4, r9, r8
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	fa02 f201 	lsl.w	r2, r2, r1
 8000df4:	fa00 fa01 	lsl.w	sl, r0, r1
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x244>
 8000dfa:	18ed      	adds	r5, r5, r3
 8000dfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e00:	d243      	bcs.n	8000e8a <__udivmoddi4+0x2c2>
 8000e02:	42ac      	cmp	r4, r5
 8000e04:	d941      	bls.n	8000e8a <__udivmoddi4+0x2c2>
 8000e06:	f1a9 0902 	sub.w	r9, r9, #2
 8000e0a:	441d      	add	r5, r3
 8000e0c:	1b2d      	subs	r5, r5, r4
 8000e0e:	fa1f fe8e 	uxth.w	lr, lr
 8000e12:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e16:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e1a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e1e:	fb00 f808 	mul.w	r8, r0, r8
 8000e22:	45a0      	cmp	r8, r4
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x26e>
 8000e26:	18e4      	adds	r4, r4, r3
 8000e28:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e2c:	d229      	bcs.n	8000e82 <__udivmoddi4+0x2ba>
 8000e2e:	45a0      	cmp	r8, r4
 8000e30:	d927      	bls.n	8000e82 <__udivmoddi4+0x2ba>
 8000e32:	3802      	subs	r0, #2
 8000e34:	441c      	add	r4, r3
 8000e36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e3a:	eba4 0408 	sub.w	r4, r4, r8
 8000e3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e42:	454c      	cmp	r4, r9
 8000e44:	46c6      	mov	lr, r8
 8000e46:	464d      	mov	r5, r9
 8000e48:	d315      	bcc.n	8000e76 <__udivmoddi4+0x2ae>
 8000e4a:	d012      	beq.n	8000e72 <__udivmoddi4+0x2aa>
 8000e4c:	b156      	cbz	r6, 8000e64 <__udivmoddi4+0x29c>
 8000e4e:	ebba 030e 	subs.w	r3, sl, lr
 8000e52:	eb64 0405 	sbc.w	r4, r4, r5
 8000e56:	fa04 f707 	lsl.w	r7, r4, r7
 8000e5a:	40cb      	lsrs	r3, r1
 8000e5c:	431f      	orrs	r7, r3
 8000e5e:	40cc      	lsrs	r4, r1
 8000e60:	6037      	str	r7, [r6, #0]
 8000e62:	6074      	str	r4, [r6, #4]
 8000e64:	2100      	movs	r1, #0
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	e6f8      	b.n	8000c60 <__udivmoddi4+0x98>
 8000e6e:	4690      	mov	r8, r2
 8000e70:	e6e0      	b.n	8000c34 <__udivmoddi4+0x6c>
 8000e72:	45c2      	cmp	sl, r8
 8000e74:	d2ea      	bcs.n	8000e4c <__udivmoddi4+0x284>
 8000e76:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e7a:	eb69 0503 	sbc.w	r5, r9, r3
 8000e7e:	3801      	subs	r0, #1
 8000e80:	e7e4      	b.n	8000e4c <__udivmoddi4+0x284>
 8000e82:	4628      	mov	r0, r5
 8000e84:	e7d7      	b.n	8000e36 <__udivmoddi4+0x26e>
 8000e86:	4640      	mov	r0, r8
 8000e88:	e791      	b.n	8000dae <__udivmoddi4+0x1e6>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e7be      	b.n	8000e0c <__udivmoddi4+0x244>
 8000e8e:	4601      	mov	r1, r0
 8000e90:	e778      	b.n	8000d84 <__udivmoddi4+0x1bc>
 8000e92:	3802      	subs	r0, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	e745      	b.n	8000d24 <__udivmoddi4+0x15c>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e708      	b.n	8000cae <__udivmoddi4+0xe6>
 8000e9c:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea0:	443d      	add	r5, r7
 8000ea2:	e72b      	b.n	8000cfc <__udivmoddi4+0x134>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eaa:	4a0e      	ldr	r2, [pc, #56]	; (8000ee4 <HAL_InitTick+0x3c>)
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_InitTick+0x40>)
{
 8000eae:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb0:	7818      	ldrb	r0, [r3, #0]
 8000eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eb6:	fbb3 f3f0 	udiv	r3, r3, r0
 8000eba:	6810      	ldr	r0, [r2, #0]
 8000ebc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ec0:	f000 fad8 	bl	8001474 <HAL_SYSTICK_Config>
 8000ec4:	4604      	mov	r4, r0
 8000ec6:	b958      	cbnz	r0, 8000ee0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec8:	2d0f      	cmp	r5, #15
 8000eca:	d809      	bhi.n	8000ee0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ecc:	4602      	mov	r2, r0
 8000ece:	4629      	mov	r1, r5
 8000ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed4:	f000 fa8c 	bl	80013f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed8:	4b04      	ldr	r3, [pc, #16]	; (8000eec <HAL_InitTick+0x44>)
 8000eda:	4620      	mov	r0, r4
 8000edc:	601d      	str	r5, [r3, #0]
 8000ede:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000ee0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000ee2:	bd38      	pop	{r3, r4, r5, pc}
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_Init>:
{
 8000ef0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <HAL_Init+0x30>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000efa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f02:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f0a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f000 fa5d 	bl	80013cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff ffc8 	bl	8000ea8 <HAL_InitTick>
  HAL_MspInit();
 8000f18:	f003 fd32 	bl	8004980 <HAL_MspInit>
}
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	bd08      	pop	{r3, pc}
 8000f20:	40023c00 	.word	0x40023c00

08000f24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f24:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f26:	4604      	mov	r4, r0
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	f000 809b 	beq.w	8001064 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f2e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8000f30:	b925      	cbnz	r5, 8000f3c <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f32:	f003 f87d 	bl	8004030 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f36:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f38:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f3e:	06db      	lsls	r3, r3, #27
 8000f40:	f100 808e 	bmi.w	8001060 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f46:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f4a:	f023 0302 	bic.w	r3, r3, #2
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000f54:	4b44      	ldr	r3, [pc, #272]	; (8001068 <HAL_ADC_Init+0x144>)
 8000f56:	685a      	ldr	r2, [r3, #4]
 8000f58:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000f5c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000f5e:	685a      	ldr	r2, [r3, #4]
 8000f60:	6861      	ldr	r1, [r4, #4]
 8000f62:	430a      	orrs	r2, r1
 8000f64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f66:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f68:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000f78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f7a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f7c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000f7e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000f82:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	430a      	orrs	r2, r1
 8000f88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f8a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f8c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000f8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	430a      	orrs	r2, r1
 8000f98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f9a:	4934      	ldr	r1, [pc, #208]	; (800106c <HAL_ADC_Init+0x148>)
 8000f9c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f9e:	428a      	cmp	r2, r1
 8000fa0:	d052      	beq.n	8001048 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000fa2:	6899      	ldr	r1, [r3, #8]
 8000fa4:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000fa8:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000faa:	6899      	ldr	r1, [r3, #8]
 8000fac:	430a      	orrs	r2, r1
 8000fae:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fb0:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000fb2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000fb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000fba:	689a      	ldr	r2, [r3, #8]
 8000fbc:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000fbe:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000fc0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000fc2:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000fc4:	f022 0202 	bic.w	r2, r2, #2
 8000fc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000fd0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000fd2:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000fd6:	2a00      	cmp	r2, #0
 8000fd8:	d03e      	beq.n	8001058 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fda:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fdc:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000fde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fe2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000fe4:	685a      	ldr	r2, [r3, #4]
 8000fe6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000fea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	3901      	subs	r1, #1
 8000ff0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000ff4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ff8:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ffa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000ffe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001002:	3901      	subs	r1, #1
 8001004:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001008:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800100a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800100c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001010:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001014:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800101c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800101e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001020:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001026:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001028:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800102a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800102c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001030:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001032:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001034:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001036:	f023 0303 	bic.w	r3, r3, #3
 800103a:	f043 0301 	orr.w	r3, r3, #1
 800103e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001040:	2300      	movs	r3, #0
 8001042:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001046:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800104e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001056:	e7b2      	b.n	8000fbe <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001058:	685a      	ldr	r2, [r3, #4]
 800105a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800105e:	e7c9      	b.n	8000ff4 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001060:	2001      	movs	r0, #1
 8001062:	e7ed      	b.n	8001040 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
}
 8001066:	bd38      	pop	{r3, r4, r5, pc}
 8001068:	40012300 	.word	0x40012300
 800106c:	0f000001 	.word	0x0f000001

08001070 <HAL_ADC_Start_IT>:
{
 8001070:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001072:	2300      	movs	r3, #0
 8001074:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001076:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800107a:	2b01      	cmp	r3, #1
 800107c:	d067      	beq.n	800114e <HAL_ADC_Start_IT+0xde>
 800107e:	2301      	movs	r3, #1
 8001080:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001084:	6803      	ldr	r3, [r0, #0]
 8001086:	689a      	ldr	r2, [r3, #8]
 8001088:	07d1      	lsls	r1, r2, #31
 800108a:	d505      	bpl.n	8001098 <HAL_ADC_Start_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	07d2      	lsls	r2, r2, #31
 8001090:	d414      	bmi.n	80010bc <HAL_ADC_Start_IT+0x4c>
  return HAL_OK;
 8001092:	2000      	movs	r0, #0
}
 8001094:	b002      	add	sp, #8
 8001096:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8001098:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800109a:	492e      	ldr	r1, [pc, #184]	; (8001154 <HAL_ADC_Start_IT+0xe4>)
    __HAL_ADC_ENABLE(hadc);
 800109c:	f042 0201 	orr.w	r2, r2, #1
 80010a0:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010a2:	4a2d      	ldr	r2, [pc, #180]	; (8001158 <HAL_ADC_Start_IT+0xe8>)
 80010a4:	6812      	ldr	r2, [r2, #0]
 80010a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80010aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 80010ae:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 80010b0:	9a01      	ldr	r2, [sp, #4]
 80010b2:	2a00      	cmp	r2, #0
 80010b4:	d0ea      	beq.n	800108c <HAL_ADC_Start_IT+0x1c>
      counter--;
 80010b6:	9a01      	ldr	r2, [sp, #4]
 80010b8:	3a01      	subs	r2, #1
 80010ba:	e7f8      	b.n	80010ae <HAL_ADC_Start_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 80010bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80010c2:	f022 0201 	bic.w	r2, r2, #1
 80010c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010ca:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010d0:	bf41      	itttt	mi
 80010d2:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80010d4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80010d8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80010dc:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010de:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010e4:	bf1c      	itt	ne
 80010e6:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80010e8:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80010ec:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010f4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010f8:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80010fa:	685a      	ldr	r2, [r3, #4]
 80010fc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001100:	f042 0220 	orr.w	r2, r2, #32
 8001104:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001106:	4a15      	ldr	r2, [pc, #84]	; (800115c <HAL_ADC_Start_IT+0xec>)
 8001108:	6851      	ldr	r1, [r2, #4]
 800110a:	f011 0f1f 	tst.w	r1, #31
 800110e:	4914      	ldr	r1, [pc, #80]	; (8001160 <HAL_ADC_Start_IT+0xf0>)
 8001110:	d11a      	bne.n	8001148 <HAL_ADC_Start_IT+0xd8>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001112:	428b      	cmp	r3, r1
 8001114:	d006      	beq.n	8001124 <HAL_ADC_Start_IT+0xb4>
 8001116:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800111a:	428b      	cmp	r3, r1
 800111c:	d10b      	bne.n	8001136 <HAL_ADC_Start_IT+0xc6>
 800111e:	6852      	ldr	r2, [r2, #4]
 8001120:	06d2      	lsls	r2, r2, #27
 8001122:	d1b6      	bne.n	8001092 <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001124:	6898      	ldr	r0, [r3, #8]
 8001126:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800112a:	d1b2      	bne.n	8001092 <HAL_ADC_Start_IT+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800112c:	689a      	ldr	r2, [r3, #8]
 800112e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	e7ae      	b.n	8001094 <HAL_ADC_Start_IT+0x24>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001136:	490b      	ldr	r1, [pc, #44]	; (8001164 <HAL_ADC_Start_IT+0xf4>)
 8001138:	428b      	cmp	r3, r1
 800113a:	d1aa      	bne.n	8001092 <HAL_ADC_Start_IT+0x22>
 800113c:	6852      	ldr	r2, [r2, #4]
 800113e:	f002 021f 	and.w	r2, r2, #31
 8001142:	2a0f      	cmp	r2, #15
 8001144:	d9ee      	bls.n	8001124 <HAL_ADC_Start_IT+0xb4>
 8001146:	e7a4      	b.n	8001092 <HAL_ADC_Start_IT+0x22>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001148:	428b      	cmp	r3, r1
 800114a:	d1a2      	bne.n	8001092 <HAL_ADC_Start_IT+0x22>
 800114c:	e7ea      	b.n	8001124 <HAL_ADC_Start_IT+0xb4>
  __HAL_LOCK(hadc);
 800114e:	2002      	movs	r0, #2
 8001150:	e7a0      	b.n	8001094 <HAL_ADC_Start_IT+0x24>
 8001152:	bf00      	nop
 8001154:	000f4240 	.word	0x000f4240
 8001158:	20000008 	.word	0x20000008
 800115c:	40012300 	.word	0x40012300
 8001160:	40012000 	.word	0x40012000
 8001164:	40012200 	.word	0x40012200

08001168 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001168:	6803      	ldr	r3, [r0, #0]
 800116a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 800116c:	4770      	bx	lr

0800116e <HAL_ADC_LevelOutOfWindowCallback>:
 800116e:	4770      	bx	lr

08001170 <HAL_ADC_ErrorCallback>:
{
 8001170:	4770      	bx	lr

08001172 <HAL_ADC_IRQHandler>:
{
 8001172:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001174:	6803      	ldr	r3, [r0, #0]
 8001176:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001178:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 800117a:	078d      	lsls	r5, r1, #30
{
 800117c:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 800117e:	d52b      	bpl.n	80011d8 <HAL_ADC_IRQHandler+0x66>
 8001180:	0690      	lsls	r0, r2, #26
 8001182:	d529      	bpl.n	80011d8 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001184:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001186:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001188:	bf5e      	ittt	pl
 800118a:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 800118c:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001190:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001192:	689a      	ldr	r2, [r3, #8]
 8001194:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001198:	d117      	bne.n	80011ca <HAL_ADC_IRQHandler+0x58>
 800119a:	7e22      	ldrb	r2, [r4, #24]
 800119c:	b9aa      	cbnz	r2, 80011ca <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800119e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011a0:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80011a4:	d002      	beq.n	80011ac <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80011a6:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80011a8:	0552      	lsls	r2, r2, #21
 80011aa:	d40e      	bmi.n	80011ca <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	f022 0220 	bic.w	r2, r2, #32
 80011b2:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011ba:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011be:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c0:	bf5e      	ittt	pl
 80011c2:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80011c4:	f043 0301 	orrpl.w	r3, r3, #1
 80011c8:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80011ca:	4620      	mov	r0, r4
 80011cc:	f003 f912 	bl	80043f4 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011d0:	6823      	ldr	r3, [r4, #0]
 80011d2:	f06f 0212 	mvn.w	r2, #18
 80011d6:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80011dc:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80011de:	074d      	lsls	r5, r1, #29
 80011e0:	d532      	bpl.n	8001248 <HAL_ADC_IRQHandler+0xd6>
 80011e2:	0610      	lsls	r0, r2, #24
 80011e4:	d530      	bpl.n	8001248 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80011e8:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80011ea:	bf5e      	ittt	pl
 80011ec:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 80011ee:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80011f2:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80011f4:	689a      	ldr	r2, [r3, #8]
 80011f6:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80011fa:	d11e      	bne.n	800123a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80011fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80011fe:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001202:	d002      	beq.n	800120a <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001204:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001206:	0552      	lsls	r2, r2, #21
 8001208:	d417      	bmi.n	800123a <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800120a:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800120c:	0555      	lsls	r5, r2, #21
 800120e:	d414      	bmi.n	800123a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001210:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001212:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001216:	d110      	bne.n	800123a <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001218:	7e22      	ldrb	r2, [r4, #24]
 800121a:	b972      	cbnz	r2, 800123a <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001222:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001224:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001226:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800122a:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800122c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800122e:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001230:	bf5e      	ittt	pl
 8001232:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 8001234:	f043 0301 	orrpl.w	r3, r3, #1
 8001238:	6423      	strpl	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800123a:	4620      	mov	r0, r4
 800123c:	f000 f8c4 	bl	80013c8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001240:	6823      	ldr	r3, [r4, #0]
 8001242:	f06f 020c 	mvn.w	r2, #12
 8001246:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800124c:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 800124e:	07c9      	lsls	r1, r1, #31
 8001250:	d50f      	bpl.n	8001272 <HAL_ADC_IRQHandler+0x100>
 8001252:	0655      	lsls	r5, r2, #25
 8001254:	d50d      	bpl.n	8001272 <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	07d8      	lsls	r0, r3, #31
 800125a:	d50a      	bpl.n	8001272 <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800125c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800125e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001262:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001264:	4620      	mov	r0, r4
 8001266:	f7ff ff82 	bl	800116e <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	f06f 0201 	mvn.w	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001272:	6823      	ldr	r3, [r4, #0]
 8001274:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001276:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001278:	0689      	lsls	r1, r1, #26
 800127a:	d50d      	bpl.n	8001298 <HAL_ADC_IRQHandler+0x126>
 800127c:	0152      	lsls	r2, r2, #5
 800127e:	d50b      	bpl.n	8001298 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001280:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001282:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001286:	f042 0202 	orr.w	r2, r2, #2
 800128a:	6462      	str	r2, [r4, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 800128c:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800128e:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001290:	f7ff ff6e 	bl	8001170 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001294:	6823      	ldr	r3, [r4, #0]
 8001296:	601d      	str	r5, [r3, #0]
 8001298:	bd38      	pop	{r3, r4, r5, pc}
	...

0800129c <HAL_ADC_ConfigChannel>:
{
 800129c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800129e:	2300      	movs	r3, #0
 80012a0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80012a2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	f000 8083 	beq.w	80013b2 <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012ac:	680d      	ldr	r5, [r1, #0]
 80012ae:	6804      	ldr	r4, [r0, #0]
 80012b0:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80012b2:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012b4:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80012b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80012ba:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012bc:	d92a      	bls.n	8001314 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80012be:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80012c2:	68e7      	ldr	r7, [r4, #12]
 80012c4:	3b1e      	subs	r3, #30
 80012c6:	f04f 0e07 	mov.w	lr, #7
 80012ca:	fa0e fe03 	lsl.w	lr, lr, r3
 80012ce:	ea27 070e 	bic.w	r7, r7, lr
 80012d2:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80012d4:	68e7      	ldr	r7, [r4, #12]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	433b      	orrs	r3, r7
 80012dc:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80012de:	684a      	ldr	r2, [r1, #4]
 80012e0:	2a06      	cmp	r2, #6
 80012e2:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80012e6:	d825      	bhi.n	8001334 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012e8:	4413      	add	r3, r2
 80012ea:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80012ec:	1f59      	subs	r1, r3, #5
 80012ee:	231f      	movs	r3, #31
 80012f0:	408b      	lsls	r3, r1
 80012f2:	ea27 0303 	bic.w	r3, r7, r3
 80012f6:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012f8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80012fa:	fa06 f101 	lsl.w	r1, r6, r1
 80012fe:	4311      	orrs	r1, r2
 8001300:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001302:	4b2d      	ldr	r3, [pc, #180]	; (80013b8 <HAL_ADC_ConfigChannel+0x11c>)
 8001304:	429c      	cmp	r4, r3
 8001306:	d034      	beq.n	8001372 <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001308:	2300      	movs	r3, #0
 800130a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800130e:	4618      	mov	r0, r3
}
 8001310:	b003      	add	sp, #12
 8001312:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001314:	6927      	ldr	r7, [r4, #16]
 8001316:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800131a:	f04f 0e07 	mov.w	lr, #7
 800131e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001322:	ea27 070e 	bic.w	r7, r7, lr
 8001326:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001328:	6927      	ldr	r7, [r4, #16]
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	433b      	orrs	r3, r7
 8001330:	6123      	str	r3, [r4, #16]
 8001332:	e7d4      	b.n	80012de <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8001334:	2a0c      	cmp	r2, #12
 8001336:	d80e      	bhi.n	8001356 <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001338:	4413      	add	r3, r2
 800133a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800133c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001340:	231f      	movs	r3, #31
 8001342:	4093      	lsls	r3, r2
 8001344:	ea21 0303 	bic.w	r3, r1, r3
 8001348:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800134a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800134c:	fa06 f202 	lsl.w	r2, r6, r2
 8001350:	431a      	orrs	r2, r3
 8001352:	6322      	str	r2, [r4, #48]	; 0x30
 8001354:	e7d5      	b.n	8001302 <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001356:	4413      	add	r3, r2
 8001358:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800135a:	3b41      	subs	r3, #65	; 0x41
 800135c:	221f      	movs	r2, #31
 800135e:	409a      	lsls	r2, r3
 8001360:	ea21 0202 	bic.w	r2, r1, r2
 8001364:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001366:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001368:	fa06 f103 	lsl.w	r1, r6, r3
 800136c:	4311      	orrs	r1, r2
 800136e:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001370:	e7c7      	b.n	8001302 <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001372:	2d12      	cmp	r5, #18
 8001374:	d104      	bne.n	8001380 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001376:	4a11      	ldr	r2, [pc, #68]	; (80013bc <HAL_ADC_ConfigChannel+0x120>)
 8001378:	6853      	ldr	r3, [r2, #4]
 800137a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800137e:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001380:	f1a5 0310 	sub.w	r3, r5, #16
 8001384:	2b01      	cmp	r3, #1
 8001386:	d8bf      	bhi.n	8001308 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001388:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <HAL_ADC_ConfigChannel+0x120>)
 800138a:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800138c:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800138e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001392:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001394:	d1b8      	bne.n	8001308 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <HAL_ADC_ConfigChannel+0x124>)
 8001398:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <HAL_ADC_ConfigChannel+0x128>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	fbb3 f2f2 	udiv	r2, r3, r2
 80013a0:	230a      	movs	r3, #10
 80013a2:	4353      	muls	r3, r2
        counter--;
 80013a4:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80013a6:	9b01      	ldr	r3, [sp, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0ad      	beq.n	8001308 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80013ac:	9b01      	ldr	r3, [sp, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	e7f8      	b.n	80013a4 <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80013b2:	2002      	movs	r0, #2
 80013b4:	e7ac      	b.n	8001310 <HAL_ADC_ConfigChannel+0x74>
 80013b6:	bf00      	nop
 80013b8:	40012000 	.word	0x40012000
 80013bc:	40012300 	.word	0x40012300
 80013c0:	20000008 	.word	0x20000008
 80013c4:	000f4240 	.word	0x000f4240

080013c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013c8:	4770      	bx	lr
	...

080013cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013cc:	4a07      	ldr	r2, [pc, #28]	; (80013ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013ce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013d4:	041b      	lsls	r3, r3, #16
 80013d6:	0c1b      	lsrs	r3, r3, #16
 80013d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013dc:	0200      	lsls	r0, r0, #8
 80013de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80013e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80013e8:	60d3      	str	r3, [r2, #12]
 80013ea:	4770      	bx	lr
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f0:	4b17      	ldr	r3, [pc, #92]	; (8001450 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013f2:	b530      	push	{r4, r5, lr}
 80013f4:	68dc      	ldr	r4, [r3, #12]
 80013f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001400:	2b04      	cmp	r3, #4
 8001402:	bf28      	it	cs
 8001404:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001406:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	f04f 0501 	mov.w	r5, #1
 800140c:	fa05 f303 	lsl.w	r3, r5, r3
 8001410:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001414:	bf8c      	ite	hi
 8001416:	3c03      	subhi	r4, #3
 8001418:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800141a:	4019      	ands	r1, r3
 800141c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800141e:	fa05 f404 	lsl.w	r4, r5, r4
 8001422:	3c01      	subs	r4, #1
 8001424:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001426:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	ea42 0201 	orr.w	r2, r2, r1
 800142c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001430:	bfad      	iteet	ge
 8001432:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001436:	f000 000f 	andlt.w	r0, r0, #15
 800143a:	4b06      	ldrlt	r3, [pc, #24]	; (8001454 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001440:	bfb5      	itete	lt
 8001442:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001444:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001446:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001448:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800144c:	bd30      	pop	{r4, r5, pc}
 800144e:	bf00      	nop
 8001450:	e000ed00 	.word	0xe000ed00
 8001454:	e000ed14 	.word	0xe000ed14

08001458 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001458:	2800      	cmp	r0, #0
 800145a:	db08      	blt.n	800146e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145c:	0942      	lsrs	r2, r0, #5
 800145e:	2301      	movs	r3, #1
 8001460:	f000 001f 	and.w	r0, r0, #31
 8001464:	fa03 f000 	lsl.w	r0, r3, r0
 8001468:	4b01      	ldr	r3, [pc, #4]	; (8001470 <HAL_NVIC_EnableIRQ+0x18>)
 800146a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800146e:	4770      	bx	lr
 8001470:	e000e100 	.word	0xe000e100

08001474 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001474:	3801      	subs	r0, #1
 8001476:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800147a:	d20a      	bcs.n	8001492 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147e:	4a07      	ldr	r2, [pc, #28]	; (800149c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001480:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001482:	21f0      	movs	r1, #240	; 0xf0
 8001484:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001488:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800148c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014a0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d003      	beq.n	80014b0 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80014ac:	2001      	movs	r0, #1
 80014ae:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014b0:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80014b2:	2305      	movs	r3, #5
 80014b4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80014b8:	6813      	ldr	r3, [r2, #0]
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80014c0:	2000      	movs	r0, #0
}
 80014c2:	4770      	bx	lr

080014c4 <HAL_DMA_GetState>:
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  return hdma->State;
 80014c4:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80014c8:	4770      	bx	lr
	...

080014cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014d0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001684 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d8:	4a68      	ldr	r2, [pc, #416]	; (800167c <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014da:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001688 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014de:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014e0:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80014e2:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014e6:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80014e8:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014ec:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80014f0:	45b6      	cmp	lr, r6
 80014f2:	f040 80ae 	bne.w	8001652 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f6:	684c      	ldr	r4, [r1, #4]
 80014f8:	f024 0710 	bic.w	r7, r4, #16
 80014fc:	2f02      	cmp	r7, #2
 80014fe:	d116      	bne.n	800152e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001500:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001504:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001508:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800150c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001510:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001514:	f04f 0c0f 	mov.w	ip, #15
 8001518:	fa0c fc0b 	lsl.w	ip, ip, fp
 800151c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001520:	690d      	ldr	r5, [r1, #16]
 8001522:	fa05 f50b 	lsl.w	r5, r5, fp
 8001526:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800152a:	f8ca 5020 	str.w	r5, [sl, #32]
 800152e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001532:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001534:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001538:	fa05 f50a 	lsl.w	r5, r5, sl
 800153c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800153e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001542:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001546:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800154a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800154c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001550:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001552:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001556:	d811      	bhi.n	800157c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001558:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800155a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800155e:	68cf      	ldr	r7, [r1, #12]
 8001560:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001564:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001568:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800156a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800156c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001570:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001574:	409f      	lsls	r7, r3
 8001576:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800157a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800157c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800157e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001580:	688f      	ldr	r7, [r1, #8]
 8001582:	fa07 f70a 	lsl.w	r7, r7, sl
 8001586:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001588:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800158a:	00e5      	lsls	r5, r4, #3
 800158c:	d561      	bpl.n	8001652 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158e:	f04f 0b00 	mov.w	fp, #0
 8001592:	f8cd b00c 	str.w	fp, [sp, #12]
 8001596:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800159a:	4d39      	ldr	r5, [pc, #228]	; (8001680 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800159c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80015a0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80015a4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80015a8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80015ac:	9703      	str	r7, [sp, #12]
 80015ae:	9f03      	ldr	r7, [sp, #12]
 80015b0:	f023 0703 	bic.w	r7, r3, #3
 80015b4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80015b8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015bc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80015c0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80015c8:	f04f 0e0f 	mov.w	lr, #15
 80015cc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015d2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d6:	d043      	beq.n	8001660 <HAL_GPIO_Init+0x194>
 80015d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015dc:	42a8      	cmp	r0, r5
 80015de:	d041      	beq.n	8001664 <HAL_GPIO_Init+0x198>
 80015e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015e4:	42a8      	cmp	r0, r5
 80015e6:	d03f      	beq.n	8001668 <HAL_GPIO_Init+0x19c>
 80015e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015ec:	42a8      	cmp	r0, r5
 80015ee:	d03d      	beq.n	800166c <HAL_GPIO_Init+0x1a0>
 80015f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015f4:	42a8      	cmp	r0, r5
 80015f6:	d03b      	beq.n	8001670 <HAL_GPIO_Init+0x1a4>
 80015f8:	4548      	cmp	r0, r9
 80015fa:	d03b      	beq.n	8001674 <HAL_GPIO_Init+0x1a8>
 80015fc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001600:	42a8      	cmp	r0, r5
 8001602:	d039      	beq.n	8001678 <HAL_GPIO_Init+0x1ac>
 8001604:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001608:	42a8      	cmp	r0, r5
 800160a:	bf14      	ite	ne
 800160c:	2508      	movne	r5, #8
 800160e:	2507      	moveq	r5, #7
 8001610:	fa05 f50c 	lsl.w	r5, r5, ip
 8001614:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001618:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800161a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800161c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800161e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001622:	bf0c      	ite	eq
 8001624:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001626:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001628:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800162a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800162c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001630:	bf0c      	ite	eq
 8001632:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001634:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001636:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001638:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800163a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800163e:	bf0c      	ite	eq
 8001640:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001642:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001644:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001646:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001648:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800164a:	bf54      	ite	pl
 800164c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800164e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001650:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001652:	3301      	adds	r3, #1
 8001654:	2b10      	cmp	r3, #16
 8001656:	f47f af44 	bne.w	80014e2 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800165a:	b005      	add	sp, #20
 800165c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001660:	465d      	mov	r5, fp
 8001662:	e7d5      	b.n	8001610 <HAL_GPIO_Init+0x144>
 8001664:	2501      	movs	r5, #1
 8001666:	e7d3      	b.n	8001610 <HAL_GPIO_Init+0x144>
 8001668:	2502      	movs	r5, #2
 800166a:	e7d1      	b.n	8001610 <HAL_GPIO_Init+0x144>
 800166c:	2503      	movs	r5, #3
 800166e:	e7cf      	b.n	8001610 <HAL_GPIO_Init+0x144>
 8001670:	2504      	movs	r5, #4
 8001672:	e7cd      	b.n	8001610 <HAL_GPIO_Init+0x144>
 8001674:	2505      	movs	r5, #5
 8001676:	e7cb      	b.n	8001610 <HAL_GPIO_Init+0x144>
 8001678:	2506      	movs	r5, #6
 800167a:	e7c9      	b.n	8001610 <HAL_GPIO_Init+0x144>
 800167c:	40013c00 	.word	0x40013c00
 8001680:	40020000 	.word	0x40020000
 8001684:	40023800 	.word	0x40023800
 8001688:	40021400 	.word	0x40021400

0800168c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800168c:	b10a      	cbz	r2, 8001692 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800168e:	6181      	str	r1, [r0, #24]
 8001690:	4770      	bx	lr
 8001692:	0409      	lsls	r1, r1, #16
 8001694:	e7fb      	b.n	800168e <HAL_GPIO_WritePin+0x2>
	...

08001698 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001698:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800169a:	4b04      	ldr	r3, [pc, #16]	; (80016ac <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800169c:	6959      	ldr	r1, [r3, #20]
 800169e:	4201      	tst	r1, r0
 80016a0:	d002      	beq.n	80016a8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016a2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016a4:	f002 fea4 	bl	80043f0 <HAL_GPIO_EXTI_Callback>
 80016a8:	bd08      	pop	{r3, pc}
 80016aa:	bf00      	nop
 80016ac:	40013c00 	.word	0x40013c00

080016b0 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80016b0:	6801      	ldr	r1, [r0, #0]
 80016b2:	694b      	ldr	r3, [r1, #20]
 80016b4:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80016b8:	f04f 0200 	mov.w	r2, #0
 80016bc:	d010      	beq.n	80016e0 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016be:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80016c2:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80016c4:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80016c6:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80016c8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016cc:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016d0:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016d6:	f043 0304 	orr.w	r3, r3, #4
 80016da:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80016dc:	2001      	movs	r0, #1
 80016de:	4770      	bx	lr
  }
  return HAL_OK;
 80016e0:	4618      	mov	r0, r3
}
 80016e2:	4770      	bx	lr

080016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80016e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016e8:	4604      	mov	r4, r0
 80016ea:	4617      	mov	r7, r2
 80016ec:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80016ee:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80016f2:	b28e      	uxth	r6, r1
 80016f4:	6825      	ldr	r5, [r4, #0]
 80016f6:	f1b8 0f01 	cmp.w	r8, #1
 80016fa:	bf0c      	ite	eq
 80016fc:	696b      	ldreq	r3, [r5, #20]
 80016fe:	69ab      	ldrne	r3, [r5, #24]
 8001700:	ea36 0303 	bics.w	r3, r6, r3
 8001704:	bf14      	ite	ne
 8001706:	2001      	movne	r0, #1
 8001708:	2000      	moveq	r0, #0
 800170a:	b908      	cbnz	r0, 8001710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 800170c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001710:	696b      	ldr	r3, [r5, #20]
 8001712:	055a      	lsls	r2, r3, #21
 8001714:	d516      	bpl.n	8001744 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001716:	682b      	ldr	r3, [r5, #0]
 8001718:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800171c:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800171e:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001722:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8001724:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001726:	2300      	movs	r3, #0
 8001728:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800172a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800172e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001732:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001734:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001738:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800173a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800173e:	2001      	movs	r0, #1
 8001740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001744:	1c7b      	adds	r3, r7, #1
 8001746:	d0d5      	beq.n	80016f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001748:	f003 fd8c 	bl	8005264 <HAL_GetTick>
 800174c:	eba0 0009 	sub.w	r0, r0, r9
 8001750:	4287      	cmp	r7, r0
 8001752:	d301      	bcc.n	8001758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8001754:	2f00      	cmp	r7, #0
 8001756:	d1cd      	bne.n	80016f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001758:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 800175a:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800175c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800175e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001762:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001766:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001768:	f042 0220 	orr.w	r2, r2, #32
 800176c:	e7e4      	b.n	8001738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

0800176e <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800176e:	b570      	push	{r4, r5, r6, lr}
 8001770:	4604      	mov	r4, r0
 8001772:	460d      	mov	r5, r1
 8001774:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001776:	6823      	ldr	r3, [r4, #0]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	075b      	lsls	r3, r3, #29
 800177c:	d501      	bpl.n	8001782 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800177e:	2000      	movs	r0, #0
 8001780:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001782:	4620      	mov	r0, r4
 8001784:	f7ff ff94 	bl	80016b0 <I2C_IsAcknowledgeFailed>
 8001788:	b9a8      	cbnz	r0, 80017b6 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 800178a:	1c6a      	adds	r2, r5, #1
 800178c:	d0f3      	beq.n	8001776 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800178e:	f003 fd69 	bl	8005264 <HAL_GetTick>
 8001792:	1b80      	subs	r0, r0, r6
 8001794:	4285      	cmp	r5, r0
 8001796:	d301      	bcc.n	800179c <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8001798:	2d00      	cmp	r5, #0
 800179a:	d1ec      	bne.n	8001776 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800179c:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800179e:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80017a0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80017a2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017a6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80017ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017b0:	f042 0220 	orr.w	r2, r2, #32
 80017b4:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80017b6:	2001      	movs	r0, #1
}
 80017b8:	bd70      	pop	{r4, r5, r6, pc}

080017ba <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80017ba:	b570      	push	{r4, r5, r6, lr}
 80017bc:	4604      	mov	r4, r0
 80017be:	460d      	mov	r5, r1
 80017c0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80017c2:	6820      	ldr	r0, [r4, #0]
 80017c4:	6943      	ldr	r3, [r0, #20]
 80017c6:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80017ca:	d001      	beq.n	80017d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 80017cc:	2000      	movs	r0, #0
}
 80017ce:	bd70      	pop	{r4, r5, r6, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80017d0:	6942      	ldr	r2, [r0, #20]
 80017d2:	06d2      	lsls	r2, r2, #27
 80017d4:	d50e      	bpl.n	80017f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017d6:	f06f 0210 	mvn.w	r2, #16
 80017da:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 80017dc:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80017de:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80017e0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017e4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80017e8:	6c22      	ldr	r2, [r4, #64]	; 0x40
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017ea:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80017ec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80017f0:	2001      	movs	r0, #1
 80017f2:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017f4:	f003 fd36 	bl	8005264 <HAL_GetTick>
 80017f8:	1b80      	subs	r0, r0, r6
 80017fa:	42a8      	cmp	r0, r5
 80017fc:	d801      	bhi.n	8001802 <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 80017fe:	2d00      	cmp	r5, #0
 8001800:	d1df      	bne.n	80017c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001802:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8001804:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001806:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001808:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800180c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001810:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001812:	f042 0220 	orr.w	r2, r2, #32
 8001816:	e7e8      	b.n	80017ea <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

08001818 <I2C_WaitOnFlagUntilTimeout>:
{
 8001818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800181c:	9e08      	ldr	r6, [sp, #32]
 800181e:	4604      	mov	r4, r0
 8001820:	4690      	mov	r8, r2
 8001822:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001824:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001828:	b28d      	uxth	r5, r1
 800182a:	6823      	ldr	r3, [r4, #0]
 800182c:	f1b9 0f01 	cmp.w	r9, #1
 8001830:	bf0c      	ite	eq
 8001832:	695b      	ldreq	r3, [r3, #20]
 8001834:	699b      	ldrne	r3, [r3, #24]
 8001836:	ea35 0303 	bics.w	r3, r5, r3
 800183a:	bf0c      	ite	eq
 800183c:	2301      	moveq	r3, #1
 800183e:	2300      	movne	r3, #0
 8001840:	4543      	cmp	r3, r8
 8001842:	d002      	beq.n	800184a <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001844:	2000      	movs	r0, #0
}
 8001846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 800184a:	1c7b      	adds	r3, r7, #1
 800184c:	d0ed      	beq.n	800182a <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800184e:	f003 fd09 	bl	8005264 <HAL_GetTick>
 8001852:	1b80      	subs	r0, r0, r6
 8001854:	4287      	cmp	r7, r0
 8001856:	d301      	bcc.n	800185c <I2C_WaitOnFlagUntilTimeout+0x44>
 8001858:	2f00      	cmp	r7, #0
 800185a:	d1e6      	bne.n	800182a <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800185c:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800185e:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001860:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001862:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001866:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800186a:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800186c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001870:	f042 0220 	orr.w	r2, r2, #32
 8001874:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001876:	2001      	movs	r0, #1
 8001878:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800187c <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800187c:	b570      	push	{r4, r5, r6, lr}
 800187e:	4604      	mov	r4, r0
 8001880:	460d      	mov	r5, r1
 8001882:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001884:	6823      	ldr	r3, [r4, #0]
 8001886:	695b      	ldr	r3, [r3, #20]
 8001888:	061b      	lsls	r3, r3, #24
 800188a:	d501      	bpl.n	8001890 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 800188c:	2000      	movs	r0, #0
 800188e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff ff0d 	bl	80016b0 <I2C_IsAcknowledgeFailed>
 8001896:	b9a8      	cbnz	r0, 80018c4 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8001898:	1c6a      	adds	r2, r5, #1
 800189a:	d0f3      	beq.n	8001884 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800189c:	f003 fce2 	bl	8005264 <HAL_GetTick>
 80018a0:	1b80      	subs	r0, r0, r6
 80018a2:	4285      	cmp	r5, r0
 80018a4:	d301      	bcc.n	80018aa <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80018a6:	2d00      	cmp	r5, #0
 80018a8:	d1ec      	bne.n	8001884 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80018aa:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80018ac:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80018ae:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80018b0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018b4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80018b8:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80018ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80018be:	f042 0220 	orr.w	r2, r2, #32
 80018c2:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80018c4:	2001      	movs	r0, #1
}
 80018c6:	bd70      	pop	{r4, r5, r6, pc}

080018c8 <HAL_I2C_Init>:
{
 80018c8:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 80018ca:	4604      	mov	r4, r0
 80018cc:	b908      	cbnz	r0, 80018d2 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 80018ce:	2001      	movs	r0, #1
 80018d0:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018d2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018d6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018da:	b91b      	cbnz	r3, 80018e4 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80018dc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80018e0:	f002 fd1a 	bl	8004318 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 80018e4:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80018e6:	2324      	movs	r3, #36	; 0x24
 80018e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80018ec:	6813      	ldr	r3, [r2, #0]
 80018ee:	f023 0301 	bic.w	r3, r3, #1
 80018f2:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80018f4:	f001 fabc 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018f8:	6865      	ldr	r5, [r4, #4]
 80018fa:	4b41      	ldr	r3, [pc, #260]	; (8001a00 <HAL_I2C_Init+0x138>)
 80018fc:	429d      	cmp	r5, r3
 80018fe:	d84d      	bhi.n	800199c <HAL_I2C_Init+0xd4>
 8001900:	4b40      	ldr	r3, [pc, #256]	; (8001a04 <HAL_I2C_Init+0x13c>)
 8001902:	4298      	cmp	r0, r3
 8001904:	d9e3      	bls.n	80018ce <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001906:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001908:	493f      	ldr	r1, [pc, #252]	; (8001a08 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800190a:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800190c:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001910:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001914:	430b      	orrs	r3, r1
 8001916:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001918:	6a13      	ldr	r3, [r2, #32]
 800191a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800191e:	3101      	adds	r1, #1
 8001920:	4319      	orrs	r1, r3
 8001922:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001924:	69d1      	ldr	r1, [r2, #28]
 8001926:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <HAL_I2C_Init+0x138>)
 8001928:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800192c:	429d      	cmp	r5, r3
 800192e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001932:	f100 30ff 	add.w	r0, r0, #4294967295
 8001936:	d848      	bhi.n	80019ca <HAL_I2C_Init+0x102>
 8001938:	006d      	lsls	r5, r5, #1
 800193a:	fbb0 f0f5 	udiv	r0, r0, r5
 800193e:	3001      	adds	r0, #1
 8001940:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001944:	2b04      	cmp	r3, #4
 8001946:	bf38      	it	cc
 8001948:	2304      	movcc	r3, #4
 800194a:	430b      	orrs	r3, r1
 800194c:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800194e:	6811      	ldr	r1, [r2, #0]
 8001950:	6a20      	ldr	r0, [r4, #32]
 8001952:	69e3      	ldr	r3, [r4, #28]
 8001954:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8001958:	4303      	orrs	r3, r0
 800195a:	430b      	orrs	r3, r1
 800195c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800195e:	6891      	ldr	r1, [r2, #8]
 8001960:	68e0      	ldr	r0, [r4, #12]
 8001962:	6923      	ldr	r3, [r4, #16]
 8001964:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8001968:	4303      	orrs	r3, r0
 800196a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800196e:	430b      	orrs	r3, r1
 8001970:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001972:	68d1      	ldr	r1, [r2, #12]
 8001974:	69a0      	ldr	r0, [r4, #24]
 8001976:	6963      	ldr	r3, [r4, #20]
 8001978:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800197c:	4303      	orrs	r3, r0
 800197e:	430b      	orrs	r3, r1
 8001980:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001982:	6813      	ldr	r3, [r2, #0]
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800198a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800198c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800198e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001990:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001994:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001996:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 800199a:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800199c:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <HAL_I2C_Init+0x144>)
 800199e:	4298      	cmp	r0, r3
 80019a0:	d995      	bls.n	80018ce <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019a2:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80019a4:	4e18      	ldr	r6, [pc, #96]	; (8001a08 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019a6:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80019a8:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019b0:	4333      	orrs	r3, r6
 80019b2:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80019b4:	6a13      	ldr	r3, [r2, #32]
 80019b6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019ba:	4371      	muls	r1, r6
 80019bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019c0:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80019c4:	fbb1 f1f6 	udiv	r1, r1, r6
 80019c8:	e7a9      	b.n	800191e <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80019ca:	68a3      	ldr	r3, [r4, #8]
 80019cc:	b953      	cbnz	r3, 80019e4 <HAL_I2C_Init+0x11c>
 80019ce:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80019d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80019d6:	1c43      	adds	r3, r0, #1
 80019d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019dc:	b16b      	cbz	r3, 80019fa <HAL_I2C_Init+0x132>
 80019de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019e2:	e7b2      	b.n	800194a <HAL_I2C_Init+0x82>
 80019e4:	2319      	movs	r3, #25
 80019e6:	436b      	muls	r3, r5
 80019e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80019ec:	1c43      	adds	r3, r0, #1
 80019ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019f2:	b113      	cbz	r3, 80019fa <HAL_I2C_Init+0x132>
 80019f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019f8:	e7a7      	b.n	800194a <HAL_I2C_Init+0x82>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e7a5      	b.n	800194a <HAL_I2C_Init+0x82>
 80019fe:	bf00      	nop
 8001a00:	000186a0 	.word	0x000186a0
 8001a04:	001e847f 	.word	0x001e847f
 8001a08:	000f4240 	.word	0x000f4240
 8001a0c:	003d08ff 	.word	0x003d08ff

08001a10 <HAL_I2C_Master_Transmit>:
{
 8001a10:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001a14:	4604      	mov	r4, r0
 8001a16:	461f      	mov	r7, r3
 8001a18:	460d      	mov	r5, r1
 8001a1a:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8001a1c:	f003 fc22 	bl	8005264 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a20:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001a24:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8001a26:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a28:	d004      	beq.n	8001a34 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001a2a:	2502      	movs	r5, #2
}
 8001a2c:	4628      	mov	r0, r5
 8001a2e:	b004      	add	sp, #16
 8001a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a34:	9000      	str	r0, [sp, #0]
 8001a36:	2319      	movs	r3, #25
 8001a38:	2201      	movs	r2, #1
 8001a3a:	4958      	ldr	r1, [pc, #352]	; (8001b9c <HAL_I2C_Master_Transmit+0x18c>)
 8001a3c:	4620      	mov	r0, r4
 8001a3e:	f7ff feeb 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d1f1      	bne.n	8001a2a <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001a46:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d0ed      	beq.n	8001a2a <HAL_I2C_Master_Transmit+0x1a>
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a54:	6823      	ldr	r3, [r4, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001a5a:	bf5e      	ittt	pl
 8001a5c:	681a      	ldrpl	r2, [r3, #0]
 8001a5e:	f042 0201 	orrpl.w	r2, r2, #1
 8001a62:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a6a:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001a6c:	2221      	movs	r2, #33	; 0x21
 8001a6e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a72:	2210      	movs	r2, #16
 8001a74:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a78:	2200      	movs	r2, #0
 8001a7a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001a7c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a7e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001a80:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a82:	4a47      	ldr	r2, [pc, #284]	; (8001ba0 <HAL_I2C_Master_Transmit+0x190>)
 8001a84:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a86:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8001a88:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a8c:	2a08      	cmp	r2, #8
 8001a8e:	d004      	beq.n	8001a9a <HAL_I2C_Master_Transmit+0x8a>
 8001a90:	2a01      	cmp	r2, #1
 8001a92:	d002      	beq.n	8001a9a <HAL_I2C_Master_Transmit+0x8a>
 8001a94:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001a98:	d104      	bne.n	8001aa4 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	e002      	b.n	8001aaa <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001aa4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001aa6:	2a12      	cmp	r2, #18
 8001aa8:	d0f7      	beq.n	8001a9a <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001aaa:	9600      	str	r6, [sp, #0]
 8001aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ab4:	4620      	mov	r0, r4
 8001ab6:	f7ff feaf 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001aba:	b108      	cbz	r0, 8001ac0 <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 8001abc:	2501      	movs	r5, #1
 8001abe:	e7b5      	b.n	8001a2c <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ac0:	6923      	ldr	r3, [r4, #16]
 8001ac2:	6822      	ldr	r2, [r4, #0]
 8001ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ac8:	d113      	bne.n	8001af2 <HAL_I2C_Master_Transmit+0xe2>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001aca:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001ace:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ad0:	4633      	mov	r3, r6
 8001ad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001ad4:	4933      	ldr	r1, [pc, #204]	; (8001ba4 <HAL_I2C_Master_Transmit+0x194>)
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7ff fe04 	bl	80016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001adc:	4605      	mov	r5, r0
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d1ec      	bne.n	8001abc <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	9003      	str	r0, [sp, #12]
 8001ae6:	695a      	ldr	r2, [r3, #20]
 8001ae8:	9203      	str	r2, [sp, #12]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	9303      	str	r3, [sp, #12]
 8001aee:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8001af0:	e044      	b.n	8001b7c <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001af2:	11eb      	asrs	r3, r5, #7
 8001af4:	f003 0306 	and.w	r3, r3, #6
 8001af8:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001afc:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001afe:	492a      	ldr	r1, [pc, #168]	; (8001ba8 <HAL_I2C_Master_Transmit+0x198>)
 8001b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b02:	4633      	mov	r3, r6
 8001b04:	4620      	mov	r0, r4
 8001b06:	f7ff fded 	bl	80016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d1d6      	bne.n	8001abc <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	b2ed      	uxtb	r5, r5
 8001b12:	611d      	str	r5, [r3, #16]
 8001b14:	e7dc      	b.n	8001ad0 <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b16:	4632      	mov	r2, r6
 8001b18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	f7ff feae 	bl	800187c <I2C_WaitOnTXEFlagUntilTimeout>
 8001b20:	b140      	cbz	r0, 8001b34 <HAL_I2C_Master_Transmit+0x124>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b24:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b26:	bf01      	itttt	eq
 8001b28:	6822      	ldreq	r2, [r4, #0]
 8001b2a:	6813      	ldreq	r3, [r2, #0]
 8001b2c:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001b30:	6013      	streq	r3, [r2, #0]
 8001b32:	e7c3      	b.n	8001abc <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b36:	6820      	ldr	r0, [r4, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001b3e:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8001b40:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001b42:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001b44:	3a01      	subs	r2, #1
 8001b46:	b292      	uxth	r2, r2
 8001b48:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001b4a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b4c:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001b4e:	1e51      	subs	r1, r2, #1
 8001b50:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b52:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001b54:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b56:	d50a      	bpl.n	8001b6e <HAL_I2C_Master_Transmit+0x15e>
 8001b58:	b149      	cbz	r1, 8001b6e <HAL_I2C_Master_Transmit+0x15e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b5a:	7859      	ldrb	r1, [r3, #1]
 8001b5c:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8001b5e:	3302      	adds	r3, #2
 8001b60:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8001b62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b64:	3b01      	subs	r3, #1
 8001b66:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001b68:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8001b6a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001b6c:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b6e:	4632      	mov	r2, r6
 8001b70:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b72:	4620      	mov	r0, r4
 8001b74:	f7ff fdfb 	bl	800176e <I2C_WaitOnBTFFlagUntilTimeout>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1d2      	bne.n	8001b22 <HAL_I2C_Master_Transmit+0x112>
    while (hi2c->XferSize > 0U)
 8001b7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1c9      	bne.n	8001b16 <HAL_I2C_Master_Transmit+0x106>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b82:	6821      	ldr	r1, [r4, #0]
 8001b84:	680a      	ldr	r2, [r1, #0]
 8001b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b8a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001b92:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b96:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001b9a:	e747      	b.n	8001a2c <HAL_I2C_Master_Transmit+0x1c>
 8001b9c:	00100002 	.word	0x00100002
 8001ba0:	ffff0000 	.word	0xffff0000
 8001ba4:	00010002 	.word	0x00010002
 8001ba8:	00010008 	.word	0x00010008

08001bac <HAL_I2C_Master_Receive>:
{
 8001bac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bb0:	4604      	mov	r4, r0
 8001bb2:	b089      	sub	sp, #36	; 0x24
 8001bb4:	4698      	mov	r8, r3
 8001bb6:	460f      	mov	r7, r1
 8001bb8:	4691      	mov	r9, r2
 8001bba:	9e10      	ldr	r6, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8001bbc:	f003 fb52 	bl	8005264 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bc0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001bc4:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 8001bc6:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bc8:	d004      	beq.n	8001bd4 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8001bca:	2702      	movs	r7, #2
}
 8001bcc:	4638      	mov	r0, r7
 8001bce:	b009      	add	sp, #36	; 0x24
 8001bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bd4:	9000      	str	r0, [sp, #0]
 8001bd6:	2319      	movs	r3, #25
 8001bd8:	2201      	movs	r2, #1
 8001bda:	49a6      	ldr	r1, [pc, #664]	; (8001e74 <HAL_I2C_Master_Receive+0x2c8>)
 8001bdc:	4620      	mov	r0, r4
 8001bde:	f7ff fe1b 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001be2:	2800      	cmp	r0, #0
 8001be4:	d1f1      	bne.n	8001bca <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8001be6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d0ed      	beq.n	8001bca <HAL_I2C_Master_Receive+0x1e>
 8001bee:	2301      	movs	r3, #1
 8001bf0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	07d0      	lsls	r0, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001bfa:	bf5e      	ittt	pl
 8001bfc:	681a      	ldrpl	r2, [r3, #0]
 8001bfe:	f042 0201 	orrpl.w	r2, r2, #1
 8001c02:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c0a:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001c0c:	2222      	movs	r2, #34	; 0x22
 8001c0e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001c12:	2210      	movs	r2, #16
 8001c14:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c18:	2200      	movs	r2, #0
 8001c1a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001c1c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c20:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001c22:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c24:	4a94      	ldr	r2, [pc, #592]	; (8001e78 <HAL_I2C_Master_Receive+0x2cc>)
 8001c26:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c2a:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 8001c2c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c30:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c34:	2a08      	cmp	r2, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c36:	6019      	str	r1, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c38:	d004      	beq.n	8001c44 <HAL_I2C_Master_Receive+0x98>
 8001c3a:	2a01      	cmp	r2, #1
 8001c3c:	d002      	beq.n	8001c44 <HAL_I2C_Master_Receive+0x98>
 8001c3e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001c42:	d104      	bne.n	8001c4e <HAL_I2C_Master_Receive+0xa2>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	e002      	b.n	8001c54 <HAL_I2C_Master_Receive+0xa8>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001c4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c50:	2a11      	cmp	r2, #17
 8001c52:	d0f7      	beq.n	8001c44 <HAL_I2C_Master_Receive+0x98>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c54:	9500      	str	r5, [sp, #0]
 8001c56:	4633      	mov	r3, r6
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c5e:	4620      	mov	r0, r4
 8001c60:	f7ff fdda 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001c64:	b108      	cbz	r0, 8001c6a <HAL_I2C_Master_Receive+0xbe>
      return HAL_ERROR;
 8001c66:	2701      	movs	r7, #1
 8001c68:	e7b0      	b.n	8001bcc <HAL_I2C_Master_Receive+0x20>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c6a:	6923      	ldr	r3, [r4, #16]
 8001c6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	d140      	bne.n	8001cf6 <HAL_I2C_Master_Receive+0x14a>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001c74:	f047 0701 	orr.w	r7, r7, #1
 8001c78:	b2ff      	uxtb	r7, r7
 8001c7a:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c7c:	462b      	mov	r3, r5
 8001c7e:	4632      	mov	r2, r6
 8001c80:	497e      	ldr	r1, [pc, #504]	; (8001e7c <HAL_I2C_Master_Receive+0x2d0>)
 8001c82:	4620      	mov	r0, r4
 8001c84:	f7ff fd2e 	bl	80016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c88:	4607      	mov	r7, r0
 8001c8a:	2800      	cmp	r0, #0
 8001c8c:	d1eb      	bne.n	8001c66 <HAL_I2C_Master_Receive+0xba>
    if (hi2c->XferSize == 0U)
 8001c8e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	2a00      	cmp	r2, #0
 8001c94:	d063      	beq.n	8001d5e <HAL_I2C_Master_Receive+0x1b2>
    else if (hi2c->XferSize == 1U)
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d174      	bne.n	8001d84 <HAL_I2C_Master_Receive+0x1d8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ca0:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ca2:	9704      	str	r7, [sp, #16]
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	9204      	str	r2, [sp, #16]
 8001ca8:	699a      	ldr	r2, [r3, #24]
 8001caa:	9204      	str	r2, [sp, #16]
 8001cac:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cb4:	601a      	str	r2, [r3, #0]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cb6:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8001e84 <HAL_I2C_Master_Receive+0x2d8>
    while (hi2c->XferSize > 0U)
 8001cba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d058      	beq.n	8001d72 <HAL_I2C_Master_Receive+0x1c6>
      if (hi2c->XferSize <= 3U)
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	f200 80ba 	bhi.w	8001e3a <HAL_I2C_Master_Receive+0x28e>
        if (hi2c->XferSize == 1U)
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d177      	bne.n	8001dba <HAL_I2C_Master_Receive+0x20e>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cca:	462a      	mov	r2, r5
 8001ccc:	4631      	mov	r1, r6
 8001cce:	4620      	mov	r0, r4
 8001cd0:	f7ff fd73 	bl	80017ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	d1c6      	bne.n	8001c66 <HAL_I2C_Master_Receive+0xba>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cd8:	6822      	ldr	r2, [r4, #0]
 8001cda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cdc:	6912      	ldr	r2, [r2, #16]
 8001cde:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001ce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001ce6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001cec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001cf4:	e7e1      	b.n	8001cba <HAL_I2C_Master_Receive+0x10e>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cf6:	ea4f 18e7 	mov.w	r8, r7, asr #7
 8001cfa:	f008 0806 	and.w	r8, r8, #6
 8001cfe:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8001d02:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d04:	495e      	ldr	r1, [pc, #376]	; (8001e80 <HAL_I2C_Master_Receive+0x2d4>)
 8001d06:	462b      	mov	r3, r5
 8001d08:	4632      	mov	r2, r6
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	f7ff fcea 	bl	80016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	d1a8      	bne.n	8001c66 <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d14:	6823      	ldr	r3, [r4, #0]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d16:	4959      	ldr	r1, [pc, #356]	; (8001e7c <HAL_I2C_Master_Receive+0x2d0>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d18:	b2ff      	uxtb	r7, r7
 8001d1a:	611f      	str	r7, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d1c:	4632      	mov	r2, r6
 8001d1e:	462b      	mov	r3, r5
 8001d20:	4620      	mov	r0, r4
 8001d22:	f7ff fcdf 	bl	80016e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d26:	4602      	mov	r2, r0
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d19c      	bne.n	8001c66 <HAL_I2C_Master_Receive+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d2c:	6823      	ldr	r3, [r4, #0]
 8001d2e:	9007      	str	r0, [sp, #28]
 8001d30:	6959      	ldr	r1, [r3, #20]
 8001d32:	9107      	str	r1, [sp, #28]
 8001d34:	6999      	ldr	r1, [r3, #24]
 8001d36:	9107      	str	r1, [sp, #28]
 8001d38:	9907      	ldr	r1, [sp, #28]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d3a:	6819      	ldr	r1, [r3, #0]
 8001d3c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001d40:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d42:	4620      	mov	r0, r4
 8001d44:	9500      	str	r5, [sp, #0]
 8001d46:	4633      	mov	r3, r6
 8001d48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d4c:	f7ff fd64 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	d188      	bne.n	8001c66 <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001d54:	6822      	ldr	r2, [r4, #0]
 8001d56:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001d5a:	6113      	str	r3, [r2, #16]
 8001d5c:	e78e      	b.n	8001c7c <HAL_I2C_Master_Receive+0xd0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d5e:	9703      	str	r7, [sp, #12]
 8001d60:	695a      	ldr	r2, [r3, #20]
 8001d62:	9203      	str	r2, [sp, #12]
 8001d64:	699a      	ldr	r2, [r3, #24]
 8001d66:	9203      	str	r2, [sp, #12]
 8001d68:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d70:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001d72:	2320      	movs	r3, #32
 8001d74:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001d7e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001d82:	e723      	b.n	8001bcc <HAL_I2C_Master_Receive+0x20>
    else if (hi2c->XferSize == 2U)
 8001d84:	2a02      	cmp	r2, #2
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d86:	681a      	ldr	r2, [r3, #0]
    else if (hi2c->XferSize == 2U)
 8001d88:	d10d      	bne.n	8001da6 <HAL_I2C_Master_Receive+0x1fa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d8e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d96:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d98:	9705      	str	r7, [sp, #20]
 8001d9a:	695a      	ldr	r2, [r3, #20]
 8001d9c:	9205      	str	r2, [sp, #20]
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	9305      	str	r3, [sp, #20]
 8001da2:	9b05      	ldr	r3, [sp, #20]
 8001da4:	e787      	b.n	8001cb6 <HAL_I2C_Master_Receive+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001da6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001daa:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dac:	9706      	str	r7, [sp, #24]
 8001dae:	695a      	ldr	r2, [r3, #20]
 8001db0:	9206      	str	r2, [sp, #24]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	9306      	str	r3, [sp, #24]
 8001db6:	9b06      	ldr	r3, [sp, #24]
 8001db8:	e77d      	b.n	8001cb6 <HAL_I2C_Master_Receive+0x10a>
        else if (hi2c->XferSize == 2U)
 8001dba:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001dbc:	9500      	str	r5, [sp, #0]
 8001dbe:	4633      	mov	r3, r6
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4641      	mov	r1, r8
 8001dc6:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 8001dc8:	d11a      	bne.n	8001e00 <HAL_I2C_Master_Receive+0x254>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001dca:	f7ff fd25 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001dce:	2800      	cmp	r0, #0
 8001dd0:	f47f af49 	bne.w	8001c66 <HAL_I2C_Master_Receive+0xba>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ddc:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dde:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8001de4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001de6:	1c53      	adds	r3, r2, #1
 8001de8:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001dea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001dec:	3b01      	subs	r3, #1
 8001dee:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001df0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001df2:	3b01      	subs	r3, #1
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001df8:	6823      	ldr	r3, [r4, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	7053      	strb	r3, [r2, #1]
 8001dfe:	e76f      	b.n	8001ce0 <HAL_I2C_Master_Receive+0x134>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e00:	f7ff fd0a 	bl	8001818 <I2C_WaitOnFlagUntilTimeout>
 8001e04:	4602      	mov	r2, r0
 8001e06:	2800      	cmp	r0, #0
 8001e08:	f47f af2d 	bne.w	8001c66 <HAL_I2C_Master_Receive+0xba>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e0c:	6823      	ldr	r3, [r4, #0]
 8001e0e:	6819      	ldr	r1, [r3, #0]
 8001e10:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001e14:	6019      	str	r1, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e16:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	700b      	strb	r3, [r1, #0]
          hi2c->pBuffPtr++;
 8001e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e1e:	9500      	str	r5, [sp, #0]
          hi2c->pBuffPtr++;
 8001e20:	3301      	adds	r3, #1
 8001e22:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001e24:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e26:	3b01      	subs	r3, #1
 8001e28:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001e2a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e2c:	3b01      	subs	r3, #1
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e32:	4641      	mov	r1, r8
 8001e34:	4633      	mov	r3, r6
 8001e36:	4620      	mov	r0, r4
 8001e38:	e7c7      	b.n	8001dca <HAL_I2C_Master_Receive+0x21e>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e3a:	462a      	mov	r2, r5
 8001e3c:	4631      	mov	r1, r6
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f7ff fcbb 	bl	80017ba <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	f47f af0e 	bne.w	8001c66 <HAL_I2C_Master_Receive+0xba>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e4a:	6822      	ldr	r2, [r4, #0]
 8001e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e4e:	6912      	ldr	r2, [r2, #16]
 8001e50:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001e52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e54:	1c53      	adds	r3, r2, #1
 8001e56:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001e58:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001e5e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	6959      	ldr	r1, [r3, #20]
 8001e6a:	0749      	lsls	r1, r1, #29
 8001e6c:	f57f af25 	bpl.w	8001cba <HAL_I2C_Master_Receive+0x10e>
 8001e70:	e7c3      	b.n	8001dfa <HAL_I2C_Master_Receive+0x24e>
 8001e72:	bf00      	nop
 8001e74:	00100002 	.word	0x00100002
 8001e78:	ffff0000 	.word	0xffff0000
 8001e7c:	00010002 	.word	0x00010002
 8001e80:	00010008 	.word	0x00010008
 8001e84:	00010004 	.word	0x00010004

08001e88 <HAL_I2C_MasterTxCpltCallback>:
 8001e88:	4770      	bx	lr

08001e8a <HAL_I2C_MasterRxCpltCallback>:
 8001e8a:	4770      	bx	lr

08001e8c <HAL_I2C_SlaveTxCpltCallback>:
 8001e8c:	4770      	bx	lr

08001e8e <HAL_I2C_SlaveRxCpltCallback>:
 8001e8e:	4770      	bx	lr

08001e90 <HAL_I2C_AddrCallback>:
{
 8001e90:	4770      	bx	lr

08001e92 <HAL_I2C_ListenCpltCallback>:
 8001e92:	4770      	bx	lr

08001e94 <HAL_I2C_MemTxCpltCallback>:
 8001e94:	4770      	bx	lr

08001e96 <HAL_I2C_MemRxCpltCallback>:
 8001e96:	4770      	bx	lr

08001e98 <HAL_I2C_ErrorCallback>:
 8001e98:	4770      	bx	lr

08001e9a <HAL_I2C_AbortCpltCallback>:
{
 8001e9a:	4770      	bx	lr

08001e9c <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001e9c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e9e:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001ea0:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
{
 8001ea4:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ea6:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001ea8:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 8001eaa:	6b85      	ldr	r5, [r0, #56]	; 0x38
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001eac:	2300      	movs	r3, #0
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001eae:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 8001eb2:	63f3      	str	r3, [r6, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8001eb4:	63eb      	str	r3, [r5, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001eb6:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8001eb8:	8543      	strh	r3, [r0, #42]	; 0x2a
  __HAL_I2C_DISABLE(hi2c);
 8001eba:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8001ebc:	6533      	str	r3, [r6, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8001ebe:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 8001ec2:	652b      	str	r3, [r5, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8001ec4:	6014      	str	r4, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001ec6:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8001eca:	2c60      	cmp	r4, #96	; 0x60
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001ecc:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001ece:	d108      	bne.n	8001ee2 <I2C_DMAAbort+0x46>
    hi2c->State         = HAL_I2C_STATE_READY;
 8001ed0:	2220      	movs	r2, #32
 8001ed2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001ed6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001eda:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8001edc:	f7ff ffdd 	bl	8001e9a <HAL_I2C_AbortCpltCallback>
 8001ee0:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001ee2:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8001ee6:	2928      	cmp	r1, #40	; 0x28
 8001ee8:	d10d      	bne.n	8001f06 <I2C_DMAAbort+0x6a>
      __HAL_I2C_ENABLE(hi2c);
 8001eea:	6814      	ldr	r4, [r2, #0]
 8001eec:	f044 0401 	orr.w	r4, r4, #1
 8001ef0:	6014      	str	r4, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ef2:	6814      	ldr	r4, [r2, #0]
 8001ef4:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 8001ef8:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001efa:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8001efc:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 8001f00:	f7ff ffca 	bl	8001e98 <HAL_I2C_ErrorCallback>
 8001f04:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_READY;
 8001f06:	2220      	movs	r2, #32
 8001f08:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f0c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8001f10:	e7f6      	b.n	8001f00 <I2C_DMAAbort+0x64>
	...

08001f14 <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f14:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8001f18:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8001f1c:	2b10      	cmp	r3, #16
{
 8001f1e:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001f20:	b2d2      	uxtb	r2, r2
{
 8001f22:	4604      	mov	r4, r0
 8001f24:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8001f26:	d105      	bne.n	8001f34 <I2C_ITError+0x20>
 8001f28:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001f2a:	bf02      	ittt	eq
 8001f2c:	6819      	ldreq	r1, [r3, #0]
 8001f2e:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 8001f32:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001f34:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8001f38:	2928      	cmp	r1, #40	; 0x28
 8001f3a:	d13a      	bne.n	8001fb2 <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001f40:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8001f4a:	d059      	beq.n	8002000 <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8001f4c:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8001f4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8001f50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f54:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8001f56:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	4b3c      	ldr	r3, [pc, #240]	; (8002050 <I2C_ITError+0x13c>)
 8001f5e:	d035      	beq.n	8001fcc <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8001f60:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001f62:	f7ff fa9d 	bl	80014a0 <HAL_DMA_Abort_IT>
 8001f66:	b150      	cbz	r0, 8001f7e <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 8001f68:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8001f6a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8001f6c:	6813      	ldr	r3, [r2, #0]
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	2320      	movs	r3, #32
 8001f76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001f7a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001f7c:	4798      	blx	r3
  CurrentState = hi2c->State;
 8001f7e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8001f82:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001f84:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8001f86:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8001f88:	d512      	bpl.n	8001fb0 <I2C_ITError+0x9c>
 8001f8a:	2b28      	cmp	r3, #40	; 0x28
 8001f8c:	d110      	bne.n	8001fb0 <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f8e:	6822      	ldr	r2, [r4, #0]
 8001f90:	6853      	ldr	r3, [r2, #4]
 8001f92:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f96:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8001f98:	4b2e      	ldr	r3, [pc, #184]	; (8002054 <I2C_ITError+0x140>)
 8001f9a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8001f9c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8001fa2:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8001fa4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001fa8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8001fac:	f7ff ff71 	bl	8001e92 <HAL_I2C_ListenCpltCallback>
 8001fb0:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8001fb2:	6859      	ldr	r1, [r3, #4]
 8001fb4:	0509      	lsls	r1, r1, #20
 8001fb6:	d404      	bmi.n	8001fc2 <I2C_ITError+0xae>
 8001fb8:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 8001fba:	bf1c      	itt	ne
 8001fbc:	2220      	movne	r2, #32
 8001fbe:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8001fca:	e7bb      	b.n	8001f44 <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001fcc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001fce:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001fd0:	f7ff fa66 	bl	80014a0 <HAL_DMA_Abort_IT>
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	d0d2      	beq.n	8001f7e <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001fd8:	6823      	ldr	r3, [r4, #0]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	0652      	lsls	r2, r2, #25
 8001fde:	d505      	bpl.n	8001fec <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fe0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8001fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fe8:	3301      	adds	r3, #1
 8001fea:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8001fec:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001fee:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8001ff0:	6813      	ldr	r3, [r2, #0]
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8001ff8:	2320      	movs	r3, #32
 8001ffa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8001ffe:	e7bc      	b.n	8001f7a <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002000:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8002004:	2960      	cmp	r1, #96	; 0x60
 8002006:	d115      	bne.n	8002034 <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 8002008:	2120      	movs	r1, #32
 800200a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800200e:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002010:	695a      	ldr	r2, [r3, #20]
 8002012:	0650      	lsls	r0, r2, #25
 8002014:	d505      	bpl.n	8002022 <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002016:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 800201c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800201e:	3301      	adds	r3, #1
 8002020:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8002022:	6822      	ldr	r2, [r4, #0]
 8002024:	6813      	ldr	r3, [r2, #0]
 8002026:	f023 0301 	bic.w	r3, r3, #1
 800202a:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800202c:	4620      	mov	r0, r4
 800202e:	f7ff ff34 	bl	8001e9a <HAL_I2C_AbortCpltCallback>
 8002032:	e7a4      	b.n	8001f7e <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002034:	695a      	ldr	r2, [r3, #20]
 8002036:	0651      	lsls	r1, r2, #25
 8002038:	d505      	bpl.n	8002046 <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800203a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002042:	3301      	adds	r3, #1
 8002044:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8002046:	4620      	mov	r0, r4
 8002048:	f7ff ff26 	bl	8001e98 <HAL_I2C_ErrorCallback>
 800204c:	e797      	b.n	8001f7e <I2C_ITError+0x6a>
 800204e:	bf00      	nop
 8002050:	08001e9d 	.word	0x08001e9d
 8002054:	ffff0000 	.word	0xffff0000

08002058 <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002058:	6803      	ldr	r3, [r0, #0]
{
 800205a:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800205c:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800205e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002060:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 8002064:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002066:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002068:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800206c:	2910      	cmp	r1, #16
{
 800206e:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002070:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002072:	d002      	beq.n	800207a <HAL_I2C_EV_IRQHandler+0x22>
 8002074:	2940      	cmp	r1, #64	; 0x40
 8002076:	f040 82b6 	bne.w	80025e6 <HAL_I2C_EV_IRQHandler+0x58e>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800207a:	6998      	ldr	r0, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800207c:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800207e:	f011 0f01 	tst.w	r1, #1
 8002082:	d107      	bne.n	8002094 <HAL_I2C_EV_IRQHandler+0x3c>
 8002084:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8002088:	d002      	beq.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 800208a:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 800208e:	d152      	bne.n	8002136 <HAL_I2C_EV_IRQHandler+0xde>
}
 8002090:	b00d      	add	sp, #52	; 0x34
 8002092:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002094:	0595      	lsls	r5, r2, #22
 8002096:	d54e      	bpl.n	8002136 <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8002098:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800209a:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 800209e:	d10c      	bne.n	80020ba <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80020a0:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80020a2:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80020a4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80020a8:	2a40      	cmp	r2, #64	; 0x40
 80020aa:	d111      	bne.n	80020d0 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 80020ac:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80020ae:	b952      	cbnz	r2, 80020c6 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80020b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80020b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80020b6:	611a      	str	r2, [r3, #16]
 80020b8:	e7ea      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80020ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80020bc:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 80020c0:	d1f0      	bne.n	80020a4 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80020c2:	2208      	movs	r2, #8
 80020c4:	e7ed      	b.n	80020a2 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80020c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80020c8:	f042 0201 	orr.w	r2, r2, #1
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	e7f2      	b.n	80020b6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020d0:	6922      	ldr	r2, [r4, #16]
 80020d2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80020d6:	d11b      	bne.n	8002110 <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80020d8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80020dc:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80020de:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80020e0:	d112      	bne.n	8002108 <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80020e2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80020e6:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80020e8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80020ea:	b912      	cbnz	r2, 80020f2 <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80020ec:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80020ee:	2900      	cmp	r1, #0
 80020f0:	d0ce      	beq.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80020f2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020f4:	b91a      	cbnz	r2, 80020fe <HAL_I2C_EV_IRQHandler+0xa6>
 80020f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80020f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020fa:	2a00      	cmp	r2, #0
 80020fc:	d0c8      	beq.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	e7c3      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002108:	f042 0201 	orr.w	r2, r2, #1
 800210c:	b2d2      	uxtb	r2, r2
 800210e:	e7ea      	b.n	80020e6 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8002110:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002112:	b932      	cbnz	r2, 8002122 <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002114:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002116:	11d2      	asrs	r2, r2, #7
 8002118:	f002 0206 	and.w	r2, r2, #6
 800211c:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002120:	e7c9      	b.n	80020b6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8002122:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002124:	2a01      	cmp	r2, #1
 8002126:	d1b3      	bne.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002128:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800212a:	11d2      	asrs	r2, r2, #7
 800212c:	f002 0206 	and.w	r2, r2, #6
 8002130:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8002134:	e7bf      	b.n	80020b6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002136:	070d      	lsls	r5, r1, #28
 8002138:	d503      	bpl.n	8002142 <HAL_I2C_EV_IRQHandler+0xea>
 800213a:	0595      	lsls	r5, r2, #22
 800213c:	d501      	bpl.n	8002142 <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800213e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002140:	e7e4      	b.n	800210c <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002142:	078d      	lsls	r5, r1, #30
 8002144:	f140 80e1 	bpl.w	800230a <HAL_I2C_EV_IRQHandler+0x2b2>
 8002148:	0595      	lsls	r5, r2, #22
 800214a:	f140 80de 	bpl.w	800230a <HAL_I2C_EV_IRQHandler+0x2b2>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800214e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002152:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002154:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002156:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 800215a:	2822      	cmp	r0, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800215c:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800215e:	f040 80cc 	bne.w	80022fa <HAL_I2C_EV_IRQHandler+0x2a2>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002162:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002164:	b940      	cbnz	r0, 8002178 <HAL_I2C_EV_IRQHandler+0x120>
 8002166:	2940      	cmp	r1, #64	; 0x40
 8002168:	d106      	bne.n	8002178 <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800216a:	9001      	str	r0, [sp, #4]
 800216c:	695a      	ldr	r2, [r3, #20]
 800216e:	9201      	str	r2, [sp, #4]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	9b01      	ldr	r3, [sp, #4]
 8002176:	e78b      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002178:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800217a:	b981      	cbnz	r1, 800219e <HAL_I2C_EV_IRQHandler+0x146>
 800217c:	6920      	ldr	r0, [r4, #16]
 800217e:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8002182:	d10c      	bne.n	800219e <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002184:	9102      	str	r1, [sp, #8]
 8002186:	695a      	ldr	r2, [r3, #20]
 8002188:	9202      	str	r2, [sp, #8]
 800218a:	699a      	ldr	r2, [r3, #24]
 800218c:	9202      	str	r2, [sp, #8]
 800218e:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002196:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 8002198:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800219a:	3301      	adds	r3, #1
 800219c:	e028      	b.n	80021f0 <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 800219e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80021a0:	b289      	uxth	r1, r1
 80021a2:	b951      	cbnz	r1, 80021ba <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021a4:	9103      	str	r1, [sp, #12]
 80021a6:	695a      	ldr	r2, [r3, #20]
 80021a8:	9203      	str	r2, [sp, #12]
 80021aa:	699a      	ldr	r2, [r3, #24]
 80021ac:	9203      	str	r2, [sp, #12]
 80021ae:	9a03      	ldr	r2, [sp, #12]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e019      	b.n	80021ee <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 80021ba:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80021bc:	b289      	uxth	r1, r1
 80021be:	2901      	cmp	r1, #1
 80021c0:	d14a      	bne.n	8002258 <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80021c2:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80021c6:	d11c      	bne.n	8002202 <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ce:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80021d6:	d00d      	beq.n	80021f4 <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021de:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021e0:	2200      	movs	r2, #0
 80021e2:	9204      	str	r2, [sp, #16]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	9204      	str	r2, [sp, #16]
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	9304      	str	r3, [sp, #16]
 80021ec:	9b04      	ldr	r3, [sp, #16]
      hi2c->EventCount = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	6523      	str	r3, [r4, #80]	; 0x50
 80021f2:	e74d      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021f4:	9205      	str	r2, [sp, #20]
 80021f6:	695a      	ldr	r2, [r3, #20]
 80021f8:	9205      	str	r2, [sp, #20]
 80021fa:	699a      	ldr	r2, [r3, #24]
 80021fc:	9205      	str	r2, [sp, #20]
 80021fe:	9a05      	ldr	r2, [sp, #20]
 8002200:	e7d6      	b.n	80021b0 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002202:	2a08      	cmp	r2, #8
 8002204:	d01c      	beq.n	8002240 <HAL_I2C_EV_IRQHandler+0x1e8>
 8002206:	2a20      	cmp	r2, #32
 8002208:	d01a      	beq.n	8002240 <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800220a:	2d12      	cmp	r5, #18
 800220c:	d10d      	bne.n	800222a <HAL_I2C_EV_IRQHandler+0x1d2>
 800220e:	2a01      	cmp	r2, #1
 8002210:	d116      	bne.n	8002240 <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002218:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800221a:	2200      	movs	r2, #0
 800221c:	9206      	str	r2, [sp, #24]
 800221e:	695a      	ldr	r2, [r3, #20]
 8002220:	9206      	str	r2, [sp, #24]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	9306      	str	r3, [sp, #24]
 8002226:	9b06      	ldr	r3, [sp, #24]
 8002228:	e7e1      	b.n	80021ee <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800222a:	2a10      	cmp	r2, #16
 800222c:	d8f1      	bhi.n	8002212 <HAL_I2C_EV_IRQHandler+0x1ba>
 800222e:	498e      	ldr	r1, [pc, #568]	; (8002468 <HAL_I2C_EV_IRQHandler+0x410>)
 8002230:	fa21 f202 	lsr.w	r2, r1, r2
 8002234:	07d0      	lsls	r0, r2, #31
 8002236:	d5ec      	bpl.n	8002212 <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800223e:	e7eb      	b.n	8002218 <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002246:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002248:	2200      	movs	r2, #0
 800224a:	9207      	str	r2, [sp, #28]
 800224c:	695a      	ldr	r2, [r3, #20]
 800224e:	9207      	str	r2, [sp, #28]
 8002250:	699a      	ldr	r2, [r3, #24]
 8002252:	9207      	str	r2, [sp, #28]
 8002254:	9a07      	ldr	r2, [sp, #28]
 8002256:	e7ab      	b.n	80021b0 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8002258:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 800225a:	b289      	uxth	r1, r1
 800225c:	2902      	cmp	r1, #2
 800225e:	d12c      	bne.n	80022ba <HAL_I2C_EV_IRQHandler+0x262>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8002260:	2a10      	cmp	r2, #16
 8002262:	d803      	bhi.n	800226c <HAL_I2C_EV_IRQHandler+0x214>
 8002264:	4980      	ldr	r1, [pc, #512]	; (8002468 <HAL_I2C_EV_IRQHandler+0x410>)
 8002266:	40d1      	lsrs	r1, r2
 8002268:	07c9      	lsls	r1, r1, #31
 800226a:	d422      	bmi.n	80022b2 <HAL_I2C_EV_IRQHandler+0x25a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800226c:	6819      	ldr	r1, [r3, #0]
 800226e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002272:	6019      	str	r1, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002274:	6819      	ldr	r1, [r3, #0]
 8002276:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800227a:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800227c:	6859      	ldr	r1, [r3, #4]
 800227e:	050d      	lsls	r5, r1, #20
 8002280:	d50f      	bpl.n	80022a2 <HAL_I2C_EV_IRQHandler+0x24a>
 8002282:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002286:	d008      	beq.n	800229a <HAL_I2C_EV_IRQHandler+0x242>
 8002288:	1e51      	subs	r1, r2, #1
 800228a:	291f      	cmp	r1, #31
 800228c:	bf9d      	ittte	ls
 800228e:	4a77      	ldrls	r2, [pc, #476]	; (800246c <HAL_I2C_EV_IRQHandler+0x414>)
 8002290:	40ca      	lsrls	r2, r1
 8002292:	43d2      	mvnls	r2, r2
 8002294:	2201      	movhi	r2, #1
 8002296:	07d0      	lsls	r0, r2, #31
 8002298:	d403      	bmi.n	80022a2 <HAL_I2C_EV_IRQHandler+0x24a>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80022a0:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022a2:	2200      	movs	r2, #0
 80022a4:	9208      	str	r2, [sp, #32]
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	9208      	str	r2, [sp, #32]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	9308      	str	r3, [sp, #32]
 80022ae:	9b08      	ldr	r3, [sp, #32]
 80022b0:	e79d      	b.n	80021ee <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022b2:	6819      	ldr	r1, [r3, #0]
 80022b4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80022b8:	e7df      	b.n	800227a <HAL_I2C_EV_IRQHandler+0x222>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022ba:	6819      	ldr	r1, [r3, #0]
 80022bc:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80022c0:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	0509      	lsls	r1, r1, #20
 80022c6:	d510      	bpl.n	80022ea <HAL_I2C_EV_IRQHandler+0x292>
 80022c8:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80022cc:	d009      	beq.n	80022e2 <HAL_I2C_EV_IRQHandler+0x28a>
 80022ce:	3a01      	subs	r2, #1
 80022d0:	2a1f      	cmp	r2, #31
 80022d2:	bf9d      	ittte	ls
 80022d4:	4965      	ldrls	r1, [pc, #404]	; (800246c <HAL_I2C_EV_IRQHandler+0x414>)
 80022d6:	fa21 f202 	lsrls.w	r2, r1, r2
 80022da:	43d2      	mvnls	r2, r2
 80022dc:	2201      	movhi	r2, #1
 80022de:	07d2      	lsls	r2, r2, #31
 80022e0:	d403      	bmi.n	80022ea <HAL_I2C_EV_IRQHandler+0x292>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80022e2:	685a      	ldr	r2, [r3, #4]
 80022e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80022e8:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ea:	2200      	movs	r2, #0
 80022ec:	9209      	str	r2, [sp, #36]	; 0x24
 80022ee:	695a      	ldr	r2, [r3, #20]
 80022f0:	9209      	str	r2, [sp, #36]	; 0x24
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	9309      	str	r3, [sp, #36]	; 0x24
 80022f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022f8:	e779      	b.n	80021ee <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022fa:	2200      	movs	r2, #0
 80022fc:	920a      	str	r2, [sp, #40]	; 0x28
 80022fe:	695a      	ldr	r2, [r3, #20]
 8002300:	920a      	str	r2, [sp, #40]	; 0x28
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	930a      	str	r3, [sp, #40]	; 0x28
 8002306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002308:	e6c2      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800230a:	f010 0f04 	tst.w	r0, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800230e:	6858      	ldr	r0, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002310:	f000 80ae 	beq.w	8002470 <HAL_I2C_EV_IRQHandler+0x418>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002314:	0505      	lsls	r5, r0, #20
 8002316:	f53f aebb 	bmi.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800231a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800231e:	f001 0104 	and.w	r1, r1, #4
 8002322:	d069      	beq.n	80023f8 <HAL_I2C_EV_IRQHandler+0x3a0>
 8002324:	0550      	lsls	r0, r2, #21
 8002326:	d567      	bpl.n	80023f8 <HAL_I2C_EV_IRQHandler+0x3a0>
 8002328:	2900      	cmp	r1, #0
 800232a:	d165      	bne.n	80023f8 <HAL_I2C_EV_IRQHandler+0x3a0>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800232c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002330:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002332:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002336:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002338:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800233a:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800233c:	b9c5      	cbnz	r5, 8002370 <HAL_I2C_EV_IRQHandler+0x318>
 800233e:	2a21      	cmp	r2, #33	; 0x21
 8002340:	d118      	bne.n	8002374 <HAL_I2C_EV_IRQHandler+0x31c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002342:	2808      	cmp	r0, #8
 8002344:	d078      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
 8002346:	2820      	cmp	r0, #32
 8002348:	d076      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
 800234a:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800234e:	d073      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002356:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002358:	2311      	movs	r3, #17
 800235a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800235c:	2300      	movs	r3, #0
 800235e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002362:	2320      	movs	r3, #32
 8002364:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002368:	4620      	mov	r0, r4
 800236a:	f7ff fd8d 	bl	8001e88 <HAL_I2C_MasterTxCpltCallback>
 800236e:	e68f      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002370:	2a21      	cmp	r2, #33	; 0x21
 8002372:	d005      	beq.n	8002380 <HAL_I2C_EV_IRQHandler+0x328>
 8002374:	2940      	cmp	r1, #64	; 0x40
 8002376:	f47f ae8b 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800237a:	2a22      	cmp	r2, #34	; 0x22
 800237c:	f47f ae88 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 8002380:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002382:	b292      	uxth	r2, r2
 8002384:	b91a      	cbnz	r2, 800238e <HAL_I2C_EV_IRQHandler+0x336>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800238c:	e6ba      	b.n	8002104 <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800238e:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002392:	2a40      	cmp	r2, #64	; 0x40
 8002394:	d126      	bne.n	80023e4 <HAL_I2C_EV_IRQHandler+0x38c>
        if (hi2c->EventCount == 0U)
 8002396:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002398:	b962      	cbnz	r2, 80023b4 <HAL_I2C_EV_IRQHandler+0x35c>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800239a:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 800239c:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800239e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80023a0:	d104      	bne.n	80023ac <HAL_I2C_EV_IRQHandler+0x354>
 80023a2:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80023a4:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 80023a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80023a8:	3302      	adds	r3, #2
 80023aa:	e721      	b.n	80021f0 <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80023ac:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80023b0:	611a      	str	r2, [r3, #16]
 80023b2:	e6f1      	b.n	8002198 <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 80023b4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80023b6:	2a01      	cmp	r2, #1
 80023b8:	d102      	bne.n	80023c0 <HAL_I2C_EV_IRQHandler+0x368>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80023ba:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80023bc:	b2d2      	uxtb	r2, r2
 80023be:	e7f7      	b.n	80023b0 <HAL_I2C_EV_IRQHandler+0x358>
        else if (hi2c->EventCount == 2U)
 80023c0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80023c2:	2a02      	cmp	r2, #2
 80023c4:	f47f ae64 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80023c8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80023cc:	2a22      	cmp	r2, #34	; 0x22
 80023ce:	d104      	bne.n	80023da <HAL_I2C_EV_IRQHandler+0x382>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	e65a      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80023da:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80023de:	2a21      	cmp	r2, #33	; 0x21
 80023e0:	f47f ae56 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80023e6:	f812 1b01 	ldrb.w	r1, [r2], #1
 80023ea:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 80023ec:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80023ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	8563      	strh	r3, [r4, #42]	; 0x2a
 80023f6:	e64b      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023f8:	2900      	cmp	r1, #0
 80023fa:	f43f ae49 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 80023fe:	0592      	lsls	r2, r2, #22
 8002400:	f57f ae46 	bpl.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002404:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002406:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800240a:	2a21      	cmp	r2, #33	; 0x21
 800240c:	f47f ae40 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8002410:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002412:	b292      	uxth	r2, r2
 8002414:	2a00      	cmp	r2, #0
 8002416:	d1e5      	bne.n	80023e4 <HAL_I2C_EV_IRQHandler+0x38c>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002418:	2908      	cmp	r1, #8
 800241a:	d00d      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
 800241c:	2920      	cmp	r1, #32
 800241e:	d00b      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
 8002420:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8002424:	d008      	beq.n	8002438 <HAL_I2C_EV_IRQHandler+0x3e0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800242c:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800242e:	2311      	movs	r3, #17
 8002430:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002432:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8002436:	e794      	b.n	8002362 <HAL_I2C_EV_IRQHandler+0x30a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800243e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002446:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002448:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800244a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800244c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800244e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002452:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002456:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800245a:	2a40      	cmp	r2, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 800245c:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800245e:	d184      	bne.n	800236a <HAL_I2C_EV_IRQHandler+0x312>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002460:	f7ff fd18 	bl	8001e94 <HAL_I2C_MemTxCpltCallback>
 8002464:	e614      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 8002466:	bf00      	nop
 8002468:	00010014 	.word	0x00010014
 800246c:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002470:	0505      	lsls	r5, r0, #20
 8002472:	f53f ae0d 	bmi.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002476:	f011 0f40 	tst.w	r1, #64	; 0x40
 800247a:	f001 0104 	and.w	r1, r1, #4
 800247e:	d048      	beq.n	8002512 <HAL_I2C_EV_IRQHandler+0x4ba>
 8002480:	0550      	lsls	r0, r2, #21
 8002482:	d546      	bpl.n	8002512 <HAL_I2C_EV_IRQHandler+0x4ba>
 8002484:	2900      	cmp	r1, #0
 8002486:	d144      	bne.n	8002512 <HAL_I2C_EV_IRQHandler+0x4ba>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002488:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800248c:	2a22      	cmp	r2, #34	; 0x22
 800248e:	f47f adff 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 8002492:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002494:	b292      	uxth	r2, r2
    if (tmp > 3U)
 8002496:	2a03      	cmp	r2, #3
 8002498:	d914      	bls.n	80024c4 <HAL_I2C_EV_IRQHandler+0x46c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800249a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80024a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024a2:	3301      	adds	r3, #1
 80024a4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80024a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024a8:	3b01      	subs	r3, #1
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 80024ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2b03      	cmp	r3, #3
 80024b4:	f47f adec 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80024b8:	6822      	ldr	r2, [r4, #0]
 80024ba:	6853      	ldr	r3, [r2, #4]
 80024bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024c0:	6053      	str	r3, [r2, #4]
 80024c2:	e5e5      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80024c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80024c6:	2802      	cmp	r0, #2
 80024c8:	f43f ade2 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 80024cc:	2a01      	cmp	r2, #1
 80024ce:	f63f addf 	bhi.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024d8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80024e0:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80024e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024ea:	3301      	adds	r3, #1
 80024ec:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80024ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024f0:	3b01      	subs	r3, #1
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 80024f6:	2320      	movs	r3, #32
 80024f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80024fc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002500:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002504:	2b40      	cmp	r3, #64	; 0x40
 8002506:	d168      	bne.n	80025da <HAL_I2C_EV_IRQHandler+0x582>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002508:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800250a:	4620      	mov	r0, r4
 800250c:	f7ff fcc3 	bl	8001e96 <HAL_I2C_MemRxCpltCallback>
 8002510:	e5be      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002512:	2900      	cmp	r1, #0
 8002514:	f43f adbc 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 8002518:	0592      	lsls	r2, r2, #22
 800251a:	f57f adb9 	bpl.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800251e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8002520:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002522:	b289      	uxth	r1, r1
 8002524:	2904      	cmp	r1, #4
 8002526:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002528:	d109      	bne.n	800253e <HAL_I2C_EV_IRQHandler+0x4e6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002530:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8002536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002538:	3301      	adds	r3, #1
 800253a:	6263      	str	r3, [r4, #36]	; 0x24
 800253c:	e757      	b.n	80023ee <HAL_I2C_EV_IRQHandler+0x396>
  else if (hi2c->XferCount == 3U)
 800253e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8002540:	b280      	uxth	r0, r0
 8002542:	2803      	cmp	r0, #3
 8002544:	d10c      	bne.n	8002560 <HAL_I2C_EV_IRQHandler+0x508>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002546:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002548:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800254a:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 800254e:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002550:	d0ef      	beq.n	8002532 <HAL_I2C_EV_IRQHandler+0x4da>
 8002552:	2a02      	cmp	r2, #2
 8002554:	d0ed      	beq.n	8002532 <HAL_I2C_EV_IRQHandler+0x4da>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e7e8      	b.n	8002532 <HAL_I2C_EV_IRQHandler+0x4da>
  else if (hi2c->XferCount == 2U)
 8002560:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8002562:	b280      	uxth	r0, r0
 8002564:	2802      	cmp	r0, #2
 8002566:	d1e4      	bne.n	8002532 <HAL_I2C_EV_IRQHandler+0x4da>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002568:	2a01      	cmp	r2, #1
 800256a:	d001      	beq.n	8002570 <HAL_I2C_EV_IRQHandler+0x518>
 800256c:	2a10      	cmp	r2, #16
 800256e:	d128      	bne.n	80025c2 <HAL_I2C_EV_IRQHandler+0x56a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002576:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800257c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800257e:	1c53      	adds	r3, r2, #1
 8002580:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8002582:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002584:	3b01      	subs	r3, #1
 8002586:	b29b      	uxth	r3, r3
 8002588:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8002590:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002592:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8002594:	3301      	adds	r3, #1
 8002596:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8002598:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800259a:	3b01      	subs	r3, #1
 800259c:	b29b      	uxth	r3, r3
 800259e:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80025a0:	6853      	ldr	r3, [r2, #4]
 80025a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a6:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80025a8:	2320      	movs	r3, #32
 80025aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025ae:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80025b2:	2b40      	cmp	r3, #64	; 0x40
 80025b4:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025bc:	d10d      	bne.n	80025da <HAL_I2C_EV_IRQHandler+0x582>
      hi2c->PreviousState = I2C_STATE_NONE;
 80025be:	6323      	str	r3, [r4, #48]	; 0x30
 80025c0:	e7a3      	b.n	800250a <HAL_I2C_EV_IRQHandler+0x4b2>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80025c2:	2a04      	cmp	r2, #4
 80025c4:	d001      	beq.n	80025ca <HAL_I2C_EV_IRQHandler+0x572>
 80025c6:	2a02      	cmp	r2, #2
 80025c8:	d103      	bne.n	80025d2 <HAL_I2C_EV_IRQHandler+0x57a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025d0:	e7d1      	b.n	8002576 <HAL_I2C_EV_IRQHandler+0x51e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d8:	e7cd      	b.n	8002576 <HAL_I2C_EV_IRQHandler+0x51e>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80025da:	2312      	movs	r3, #18
 80025dc:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80025de:	4620      	mov	r0, r4
 80025e0:	f7ff fc53 	bl	8001e8a <HAL_I2C_MasterRxCpltCallback>
 80025e4:	e554      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80025e6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80025e8:	b321      	cbz	r1, 8002634 <HAL_I2C_EV_IRQHandler+0x5dc>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80025ea:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 80025ec:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80025ee:	f011 0f02 	tst.w	r1, #2
 80025f2:	d029      	beq.n	8002648 <HAL_I2C_EV_IRQHandler+0x5f0>
 80025f4:	f412 7f00 	tst.w	r2, #512	; 0x200
 80025f8:	d026      	beq.n	8002648 <HAL_I2C_EV_IRQHandler+0x5f0>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80025fa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80025fc:	b102      	cbz	r2, 8002600 <HAL_I2C_EV_IRQHandler+0x5a8>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80025fe:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002600:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8002604:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8002608:	2a28      	cmp	r2, #40	; 0x28
 800260a:	d116      	bne.n	800263a <HAL_I2C_EV_IRQHandler+0x5e2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002612:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002614:	f085 0104 	eor.w	r1, r5, #4
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002618:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 800261a:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800261e:	f3c1 0180 	ubfx	r1, r1, #2, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002622:	bf54      	ite	pl
 8002624:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002626:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8002628:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800262c:	4620      	mov	r0, r4
 800262e:	f7ff fc2f 	bl	8001e90 <HAL_I2C_AddrCallback>
 8002632:	e52d      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002634:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002636:	6959      	ldr	r1, [r3, #20]
 8002638:	e7d9      	b.n	80025ee <HAL_I2C_EV_IRQHandler+0x596>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800263a:	f06f 0202 	mvn.w	r2, #2
 800263e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8002640:	2300      	movs	r3, #0
 8002642:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8002646:	e523      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002648:	06cd      	lsls	r5, r1, #27
 800264a:	f140 80af 	bpl.w	80027ac <HAL_I2C_EV_IRQHandler+0x754>
 800264e:	0595      	lsls	r5, r2, #22
 8002650:	f140 80ac 	bpl.w	80027ac <HAL_I2C_EV_IRQHandler+0x754>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002654:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002658:	685a      	ldr	r2, [r3, #4]
 800265a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800265e:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002660:	2200      	movs	r2, #0
 8002662:	920b      	str	r2, [sp, #44]	; 0x2c
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	920b      	str	r2, [sp, #44]	; 0x2c
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002678:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800267e:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002680:	d520      	bpl.n	80026c4 <HAL_I2C_EV_IRQHandler+0x66c>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002682:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8002686:	2a22      	cmp	r2, #34	; 0x22
 8002688:	d148      	bne.n	800271c <HAL_I2C_EV_IRQHandler+0x6c4>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800268a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800268c:	6802      	ldr	r2, [r0, #0]
 800268e:	6852      	ldr	r2, [r2, #4]
 8002690:	b292      	uxth	r2, r2
 8002692:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8002694:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002696:	b292      	uxth	r2, r2
 8002698:	b11a      	cbz	r2, 80026a2 <HAL_I2C_EV_IRQHandler+0x64a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800269a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800269c:	f042 0204 	orr.w	r2, r2, #4
 80026a0:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026a8:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80026aa:	f7fe ff0b 	bl	80014c4 <HAL_DMA_GetState>
 80026ae:	2801      	cmp	r0, #1
 80026b0:	d008      	beq.n	80026c4 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80026b2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80026b4:	4b78      	ldr	r3, [pc, #480]	; (8002898 <HAL_I2C_EV_IRQHandler+0x840>)
 80026b6:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80026b8:	f7fe fef2 	bl	80014a0 <HAL_DMA_Abort_IT>
 80026bc:	b110      	cbz	r0, 80026c4 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80026be:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80026c0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80026c2:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 80026c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	b313      	cbz	r3, 8002710 <HAL_I2C_EV_IRQHandler+0x6b8>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	695a      	ldr	r2, [r3, #20]
 80026ce:	0752      	lsls	r2, r2, #29
 80026d0:	d509      	bpl.n	80026e6 <HAL_I2C_EV_IRQHandler+0x68e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80026d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026da:	3301      	adds	r3, #1
 80026dc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80026de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	0650      	lsls	r0, r2, #25
 80026ec:	d509      	bpl.n	8002702 <HAL_I2C_EV_IRQHandler+0x6aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80026f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026f6:	3301      	adds	r3, #1
 80026f8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80026fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29b      	uxth	r3, r3
 8002700:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8002702:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002704:	b29b      	uxth	r3, r3
 8002706:	b11b      	cbz	r3, 8002710 <HAL_I2C_EV_IRQHandler+0x6b8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002708:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800270a:	f043 0304 	orr.w	r3, r3, #4
 800270e:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002710:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002712:	b303      	cbz	r3, 8002756 <HAL_I2C_EV_IRQHandler+0x6fe>
    I2C_ITError(hi2c);
 8002714:	4620      	mov	r0, r4
 8002716:	f7ff fbfd 	bl	8001f14 <I2C_ITError>
 800271a:	e4b9      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800271c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800271e:	6802      	ldr	r2, [r0, #0]
 8002720:	6852      	ldr	r2, [r2, #4]
 8002722:	b292      	uxth	r2, r2
 8002724:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8002726:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002728:	b292      	uxth	r2, r2
 800272a:	b11a      	cbz	r2, 8002734 <HAL_I2C_EV_IRQHandler+0x6dc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800272c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800272e:	f042 0204 	orr.w	r2, r2, #4
 8002732:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800273a:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800273c:	f7fe fec2 	bl	80014c4 <HAL_DMA_GetState>
 8002740:	2801      	cmp	r0, #1
 8002742:	d0bf      	beq.n	80026c4 <HAL_I2C_EV_IRQHandler+0x66c>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002744:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002746:	4b54      	ldr	r3, [pc, #336]	; (8002898 <HAL_I2C_EV_IRQHandler+0x840>)
 8002748:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800274a:	f7fe fea9 	bl	80014a0 <HAL_DMA_Abort_IT>
 800274e:	2800      	cmp	r0, #0
 8002750:	d0b8      	beq.n	80026c4 <HAL_I2C_EV_IRQHandler+0x66c>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002752:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002754:	e7b4      	b.n	80026c0 <HAL_I2C_EV_IRQHandler+0x668>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002756:	2d2a      	cmp	r5, #42	; 0x2a
 8002758:	d106      	bne.n	8002768 <HAL_I2C_EV_IRQHandler+0x710>
      hi2c->PreviousState = I2C_STATE_NONE;
 800275a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800275c:	2328      	movs	r3, #40	; 0x28
 800275e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff fb93 	bl	8001e8e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002768:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800276c:	2b28      	cmp	r3, #40	; 0x28
 800276e:	d10c      	bne.n	800278a <HAL_I2C_EV_IRQHandler+0x732>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002770:	4b4a      	ldr	r3, [pc, #296]	; (800289c <HAL_I2C_EV_IRQHandler+0x844>)
 8002772:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8002774:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8002776:	2300      	movs	r3, #0
 8002778:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 800277a:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 800277c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002780:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002784:	f7ff fb85 	bl	8001e92 <HAL_I2C_ListenCpltCallback>
 8002788:	e482      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800278a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800278c:	2b22      	cmp	r3, #34	; 0x22
 800278e:	d002      	beq.n	8002796 <HAL_I2C_EV_IRQHandler+0x73e>
 8002790:	2d22      	cmp	r5, #34	; 0x22
 8002792:	f47f ac7d 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002796:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002798:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800279a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800279c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80027a4:	4620      	mov	r0, r4
 80027a6:	f7ff fb72 	bl	8001e8e <HAL_I2C_SlaveRxCpltCallback>
 80027aa:	e471      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80027ac:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 80027b0:	2821      	cmp	r0, #33	; 0x21
 80027b2:	f001 0504 	and.w	r5, r1, #4
 80027b6:	d135      	bne.n	8002824 <HAL_I2C_EV_IRQHandler+0x7cc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80027b8:	0609      	lsls	r1, r1, #24
 80027ba:	d527      	bpl.n	800280c <HAL_I2C_EV_IRQHandler+0x7b4>
 80027bc:	0551      	lsls	r1, r2, #21
 80027be:	d525      	bpl.n	800280c <HAL_I2C_EV_IRQHandler+0x7b4>
 80027c0:	bb25      	cbnz	r5, 800280c <HAL_I2C_EV_IRQHandler+0x7b4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027c2:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 80027c6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80027c8:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027ca:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 80027cc:	2a00      	cmp	r2, #0
 80027ce:	f43f ac5f 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027d4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80027d8:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 80027da:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80027dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80027de:	3a01      	subs	r2, #1
 80027e0:	b292      	uxth	r2, r2
 80027e2:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80027e4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80027e6:	b292      	uxth	r2, r2
 80027e8:	2a00      	cmp	r2, #0
 80027ea:	f47f ac51 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 80027ee:	2929      	cmp	r1, #41	; 0x29
 80027f0:	f47f ac4e 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027fa:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80027fc:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80027fe:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002800:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002804:	4620      	mov	r0, r4
 8002806:	f7ff fb41 	bl	8001e8c <HAL_I2C_SlaveTxCpltCallback>
 800280a:	e441      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800280c:	2d00      	cmp	r5, #0
 800280e:	f43f ac3f 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 8002812:	0595      	lsls	r5, r2, #22
 8002814:	f57f ac3c 	bpl.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8002818:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800281a:	b292      	uxth	r2, r2
 800281c:	2a00      	cmp	r2, #0
 800281e:	f47f ade1 	bne.w	80023e4 <HAL_I2C_EV_IRQHandler+0x38c>
 8002822:	e435      	b.n	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002824:	0648      	lsls	r0, r1, #25
 8002826:	d527      	bpl.n	8002878 <HAL_I2C_EV_IRQHandler+0x820>
 8002828:	0551      	lsls	r1, r2, #21
 800282a:	d525      	bpl.n	8002878 <HAL_I2C_EV_IRQHandler+0x820>
 800282c:	bb25      	cbnz	r5, 8002878 <HAL_I2C_EV_IRQHandler+0x820>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800282e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8002832:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8002834:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002836:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 8002838:	2900      	cmp	r1, #0
 800283a:	f43f ac29 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800283e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8002844:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002846:	3301      	adds	r3, #1
 8002848:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800284a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800284c:	3b01      	subs	r3, #1
 800284e:	b29b      	uxth	r3, r3
 8002850:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002852:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002854:	b29b      	uxth	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	f47f ac1a 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 800285c:	2a2a      	cmp	r2, #42	; 0x2a
 800285e:	f47f ac17 	bne.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002862:	6822      	ldr	r2, [r4, #0]
 8002864:	6853      	ldr	r3, [r2, #4]
 8002866:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800286a:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800286c:	2322      	movs	r3, #34	; 0x22
 800286e:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002870:	2328      	movs	r3, #40	; 0x28
 8002872:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8002876:	e795      	b.n	80027a4 <HAL_I2C_EV_IRQHandler+0x74c>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002878:	2d00      	cmp	r5, #0
 800287a:	f43f ac09 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
 800287e:	0592      	lsls	r2, r2, #22
 8002880:	f57f ac06 	bpl.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8002884:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002886:	b292      	uxth	r2, r2
 8002888:	2a00      	cmp	r2, #0
 800288a:	f43f ac01 	beq.w	8002090 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800288e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	7013      	strb	r3, [r2, #0]
 8002894:	e64f      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x4de>
 8002896:	bf00      	nop
 8002898:	08001e9d 	.word	0x08001e9d
 800289c:	ffff0000 	.word	0xffff0000

080028a0 <HAL_I2C_ER_IRQHandler>:
{
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80028a2:	6803      	ldr	r3, [r0, #0]
 80028a4:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80028a6:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80028a8:	f417 7580 	ands.w	r5, r7, #256	; 0x100
{
 80028ac:	4604      	mov	r4, r0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80028ae:	d006      	beq.n	80028be <HAL_I2C_ER_IRQHandler+0x1e>
 80028b0:	f416 7580 	ands.w	r5, r6, #256	; 0x100
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80028b4:	bf1e      	ittt	ne
 80028b6:	f46f 7280 	mvnne.w	r2, #256	; 0x100
 80028ba:	615a      	strne	r2, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 80028bc:	2501      	movne	r5, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80028be:	05b9      	lsls	r1, r7, #22
 80028c0:	d506      	bpl.n	80028d0 <HAL_I2C_ER_IRQHandler+0x30>
 80028c2:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028c4:	bf42      	ittt	mi
 80028c6:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 80028ca:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80028ce:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80028d0:	0578      	lsls	r0, r7, #21
 80028d2:	d537      	bpl.n	8002944 <HAL_I2C_ER_IRQHandler+0xa4>
 80028d4:	05f1      	lsls	r1, r6, #23
 80028d6:	d535      	bpl.n	8002944 <HAL_I2C_ER_IRQHandler+0xa4>
    tmp1 = hi2c->Mode;
 80028d8:	f894 e03e 	ldrb.w	lr, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 80028dc:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 80028de:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 80028e2:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80028e4:	f1be 0f20 	cmp.w	lr, #32
    tmp2 = hi2c->XferCount;
 80028e8:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 80028ea:	b2d2      	uxtb	r2, r2
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80028ec:	d15a      	bne.n	80029a4 <HAL_I2C_ER_IRQHandler+0x104>
 80028ee:	2900      	cmp	r1, #0
 80028f0:	d158      	bne.n	80029a4 <HAL_I2C_ER_IRQHandler+0x104>
 80028f2:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 80028f6:	2921      	cmp	r1, #33	; 0x21
 80028f8:	d003      	beq.n	8002902 <HAL_I2C_ER_IRQHandler+0x62>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80028fa:	2a28      	cmp	r2, #40	; 0x28
 80028fc:	d152      	bne.n	80029a4 <HAL_I2C_ER_IRQHandler+0x104>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80028fe:	2821      	cmp	r0, #33	; 0x21
 8002900:	d150      	bne.n	80029a4 <HAL_I2C_ER_IRQHandler+0x104>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002902:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002906:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002908:	2908      	cmp	r1, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800290a:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800290c:	d001      	beq.n	8002912 <HAL_I2C_ER_IRQHandler+0x72>
 800290e:	2920      	cmp	r1, #32
 8002910:	d12a      	bne.n	8002968 <HAL_I2C_ER_IRQHandler+0xc8>
 8002912:	2a28      	cmp	r2, #40	; 0x28
 8002914:	d128      	bne.n	8002968 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002916:	4a2c      	ldr	r2, [pc, #176]	; (80029c8 <HAL_I2C_ER_IRQHandler+0x128>)
 8002918:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002920:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002922:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002926:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800292e:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002930:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8002932:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002934:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002936:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8002938:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800293c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002940:	f7ff faa7 	bl	8001e92 <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002944:	053a      	lsls	r2, r7, #20
 8002946:	d53c      	bpl.n	80029c2 <HAL_I2C_ER_IRQHandler+0x122>
 8002948:	05f3      	lsls	r3, r6, #23
 800294a:	d53a      	bpl.n	80029c2 <HAL_I2C_ER_IRQHandler+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 8002952:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002956:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 8002958:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800295a:	431d      	orrs	r5, r3
 800295c:	6425      	str	r5, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 800295e:	4620      	mov	r0, r4
}
 8002960:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8002964:	f7ff bad6 	b.w	8001f14 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002968:	2a21      	cmp	r2, #33	; 0x21
 800296a:	d117      	bne.n	800299c <HAL_I2C_ER_IRQHandler+0xfc>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800296c:	4916      	ldr	r1, [pc, #88]	; (80029c8 <HAL_I2C_ER_IRQHandler+0x128>)
 800296e:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002970:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002972:	2220      	movs	r2, #32
 8002974:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002978:	2200      	movs	r2, #0
 800297a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002984:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002986:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800298a:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002992:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002994:	4620      	mov	r0, r4
 8002996:	f7ff fa79 	bl	8001e8c <HAL_I2C_SlaveTxCpltCallback>
 800299a:	e7d3      	b.n	8002944 <HAL_I2C_ER_IRQHandler+0xa4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800299c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029a0:	615a      	str	r2, [r3, #20]
 80029a2:	e7cf      	b.n	8002944 <HAL_I2C_ER_IRQHandler+0xa4>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029a8:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 80029aa:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80029ae:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b0:	bf04      	itt	eq
 80029b2:	681a      	ldreq	r2, [r3, #0]
 80029b4:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
      error |= HAL_I2C_ERROR_AF;
 80029b8:	f045 0504 	orr.w	r5, r5, #4
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029bc:	bf08      	it	eq
 80029be:	601a      	streq	r2, [r3, #0]
 80029c0:	e7c0      	b.n	8002944 <HAL_I2C_ER_IRQHandler+0xa4>
  if (error != HAL_I2C_ERROR_NONE)
 80029c2:	2d00      	cmp	r5, #0
 80029c4:	d1c8      	bne.n	8002958 <HAL_I2C_ER_IRQHandler+0xb8>
 80029c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029c8:	ffff0000 	.word	0xffff0000

080029cc <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 80029cc:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 80029ce:	4770      	bx	lr

080029d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d4:	4604      	mov	r4, r0
 80029d6:	b918      	cbnz	r0, 80029e0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80029d8:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80029da:	b002      	add	sp, #8
 80029dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029e0:	6803      	ldr	r3, [r0, #0]
 80029e2:	07dd      	lsls	r5, r3, #31
 80029e4:	d410      	bmi.n	8002a08 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029e6:	6823      	ldr	r3, [r4, #0]
 80029e8:	0798      	lsls	r0, r3, #30
 80029ea:	d458      	bmi.n	8002a9e <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ec:	6823      	ldr	r3, [r4, #0]
 80029ee:	071a      	lsls	r2, r3, #28
 80029f0:	f100 809a 	bmi.w	8002b28 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	075b      	lsls	r3, r3, #29
 80029f8:	f100 80b8 	bmi.w	8002b6c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029fc:	69a2      	ldr	r2, [r4, #24]
 80029fe:	2a00      	cmp	r2, #0
 8002a00:	f040 8119 	bne.w	8002c36 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8002a04:	2000      	movs	r0, #0
 8002a06:	e7e8      	b.n	80029da <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a08:	4ba6      	ldr	r3, [pc, #664]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	f002 020c 	and.w	r2, r2, #12
 8002a10:	2a04      	cmp	r2, #4
 8002a12:	d007      	beq.n	8002a24 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a1a:	2a08      	cmp	r2, #8
 8002a1c:	d10a      	bne.n	8002a34 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	0259      	lsls	r1, r3, #9
 8002a22:	d507      	bpl.n	8002a34 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a24:	4b9f      	ldr	r3, [pc, #636]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	039a      	lsls	r2, r3, #14
 8002a2a:	d5dc      	bpl.n	80029e6 <HAL_RCC_OscConfig+0x16>
 8002a2c:	6863      	ldr	r3, [r4, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1d9      	bne.n	80029e6 <HAL_RCC_OscConfig+0x16>
 8002a32:	e7d1      	b.n	80029d8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a34:	6863      	ldr	r3, [r4, #4]
 8002a36:	4d9b      	ldr	r5, [pc, #620]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a3c:	d111      	bne.n	8002a62 <HAL_RCC_OscConfig+0x92>
 8002a3e:	682b      	ldr	r3, [r5, #0]
 8002a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a44:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002a46:	f002 fc0d 	bl	8005264 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4a:	4d96      	ldr	r5, [pc, #600]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002a4c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4e:	682b      	ldr	r3, [r5, #0]
 8002a50:	039b      	lsls	r3, r3, #14
 8002a52:	d4c8      	bmi.n	80029e6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a54:	f002 fc06 	bl	8005264 <HAL_GetTick>
 8002a58:	1b80      	subs	r0, r0, r6
 8002a5a:	2864      	cmp	r0, #100	; 0x64
 8002a5c:	d9f7      	bls.n	8002a4e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8002a5e:	2003      	movs	r0, #3
 8002a60:	e7bb      	b.n	80029da <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a66:	d104      	bne.n	8002a72 <HAL_RCC_OscConfig+0xa2>
 8002a68:	682b      	ldr	r3, [r5, #0]
 8002a6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a6e:	602b      	str	r3, [r5, #0]
 8002a70:	e7e5      	b.n	8002a3e <HAL_RCC_OscConfig+0x6e>
 8002a72:	682a      	ldr	r2, [r5, #0]
 8002a74:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a78:	602a      	str	r2, [r5, #0]
 8002a7a:	682a      	ldr	r2, [r5, #0]
 8002a7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a80:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1df      	bne.n	8002a46 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8002a86:	f002 fbed 	bl	8005264 <HAL_GetTick>
 8002a8a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8c:	682b      	ldr	r3, [r5, #0]
 8002a8e:	039f      	lsls	r7, r3, #14
 8002a90:	d5a9      	bpl.n	80029e6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a92:	f002 fbe7 	bl	8005264 <HAL_GetTick>
 8002a96:	1b80      	subs	r0, r0, r6
 8002a98:	2864      	cmp	r0, #100	; 0x64
 8002a9a:	d9f7      	bls.n	8002a8c <HAL_RCC_OscConfig+0xbc>
 8002a9c:	e7df      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a9e:	4b81      	ldr	r3, [pc, #516]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	f012 0f0c 	tst.w	r2, #12
 8002aa6:	d007      	beq.n	8002ab8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa8:	689a      	ldr	r2, [r3, #8]
 8002aaa:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aae:	2a08      	cmp	r2, #8
 8002ab0:	d111      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	025e      	lsls	r6, r3, #9
 8002ab6:	d40e      	bmi.n	8002ad6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab8:	4b7a      	ldr	r3, [pc, #488]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	0795      	lsls	r5, r2, #30
 8002abe:	d502      	bpl.n	8002ac6 <HAL_RCC_OscConfig+0xf6>
 8002ac0:	68e2      	ldr	r2, [r4, #12]
 8002ac2:	2a01      	cmp	r2, #1
 8002ac4:	d188      	bne.n	80029d8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	6921      	ldr	r1, [r4, #16]
 8002aca:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002ace:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002ad2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ad4:	e78a      	b.n	80029ec <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ad6:	68e2      	ldr	r2, [r4, #12]
 8002ad8:	4b73      	ldr	r3, [pc, #460]	; (8002ca8 <HAL_RCC_OscConfig+0x2d8>)
 8002ada:	b1b2      	cbz	r2, 8002b0a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002adc:	2201      	movs	r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ae0:	f002 fbc0 	bl	8005264 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae4:	4d6f      	ldr	r5, [pc, #444]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002ae6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae8:	682b      	ldr	r3, [r5, #0]
 8002aea:	0798      	lsls	r0, r3, #30
 8002aec:	d507      	bpl.n	8002afe <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aee:	682b      	ldr	r3, [r5, #0]
 8002af0:	6922      	ldr	r2, [r4, #16]
 8002af2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002af6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002afa:	602b      	str	r3, [r5, #0]
 8002afc:	e776      	b.n	80029ec <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002afe:	f002 fbb1 	bl	8005264 <HAL_GetTick>
 8002b02:	1b80      	subs	r0, r0, r6
 8002b04:	2802      	cmp	r0, #2
 8002b06:	d9ef      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x118>
 8002b08:	e7a9      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002b0a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b0c:	f002 fbaa 	bl	8005264 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b10:	4d64      	ldr	r5, [pc, #400]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002b12:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b14:	682b      	ldr	r3, [r5, #0]
 8002b16:	0799      	lsls	r1, r3, #30
 8002b18:	f57f af68 	bpl.w	80029ec <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b1c:	f002 fba2 	bl	8005264 <HAL_GetTick>
 8002b20:	1b80      	subs	r0, r0, r6
 8002b22:	2802      	cmp	r0, #2
 8002b24:	d9f6      	bls.n	8002b14 <HAL_RCC_OscConfig+0x144>
 8002b26:	e79a      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b28:	6962      	ldr	r2, [r4, #20]
 8002b2a:	4b60      	ldr	r3, [pc, #384]	; (8002cac <HAL_RCC_OscConfig+0x2dc>)
 8002b2c:	b17a      	cbz	r2, 8002b4e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002b2e:	2201      	movs	r2, #1
 8002b30:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002b32:	f002 fb97 	bl	8005264 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b36:	4d5b      	ldr	r5, [pc, #364]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002b38:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b3a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002b3c:	079f      	lsls	r7, r3, #30
 8002b3e:	f53f af59 	bmi.w	80029f4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b42:	f002 fb8f 	bl	8005264 <HAL_GetTick>
 8002b46:	1b80      	subs	r0, r0, r6
 8002b48:	2802      	cmp	r0, #2
 8002b4a:	d9f6      	bls.n	8002b3a <HAL_RCC_OscConfig+0x16a>
 8002b4c:	e787      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8002b4e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002b50:	f002 fb88 	bl	8005264 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b54:	4d53      	ldr	r5, [pc, #332]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002b56:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b58:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002b5a:	0798      	lsls	r0, r3, #30
 8002b5c:	f57f af4a 	bpl.w	80029f4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b60:	f002 fb80 	bl	8005264 <HAL_GetTick>
 8002b64:	1b80      	subs	r0, r0, r6
 8002b66:	2802      	cmp	r0, #2
 8002b68:	d9f6      	bls.n	8002b58 <HAL_RCC_OscConfig+0x188>
 8002b6a:	e778      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b6c:	4b4d      	ldr	r3, [pc, #308]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002b6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b70:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002b74:	d128      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b76:	9201      	str	r2, [sp, #4]
 8002b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b7a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002b7e:	641a      	str	r2, [r3, #64]	; 0x40
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b86:	9301      	str	r3, [sp, #4]
 8002b88:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002b8a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8c:	4d48      	ldr	r5, [pc, #288]	; (8002cb0 <HAL_RCC_OscConfig+0x2e0>)
 8002b8e:	682b      	ldr	r3, [r5, #0]
 8002b90:	05d9      	lsls	r1, r3, #23
 8002b92:	d51b      	bpl.n	8002bcc <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b94:	68a3      	ldr	r3, [r4, #8]
 8002b96:	4d43      	ldr	r5, [pc, #268]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d127      	bne.n	8002bec <HAL_RCC_OscConfig+0x21c>
 8002b9c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002b9e:	f043 0301 	orr.w	r3, r3, #1
 8002ba2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002ba4:	f002 fb5e 	bl	8005264 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba8:	4d3e      	ldr	r5, [pc, #248]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002baa:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bac:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002bb2:	079b      	lsls	r3, r3, #30
 8002bb4:	d539      	bpl.n	8002c2a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002bb6:	2e00      	cmp	r6, #0
 8002bb8:	f43f af20 	beq.w	80029fc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bbc:	4a39      	ldr	r2, [pc, #228]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002bbe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002bc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc6:	e719      	b.n	80029fc <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002bc8:	2600      	movs	r6, #0
 8002bca:	e7df      	b.n	8002b8c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002bd4:	f002 fb46 	bl	8005264 <HAL_GetTick>
 8002bd8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bda:	682b      	ldr	r3, [r5, #0]
 8002bdc:	05da      	lsls	r2, r3, #23
 8002bde:	d4d9      	bmi.n	8002b94 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002be0:	f002 fb40 	bl	8005264 <HAL_GetTick>
 8002be4:	1bc0      	subs	r0, r0, r7
 8002be6:	2802      	cmp	r0, #2
 8002be8:	d9f7      	bls.n	8002bda <HAL_RCC_OscConfig+0x20a>
 8002bea:	e738      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bec:	2b05      	cmp	r3, #5
 8002bee:	d104      	bne.n	8002bfa <HAL_RCC_OscConfig+0x22a>
 8002bf0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002bf2:	f043 0304 	orr.w	r3, r3, #4
 8002bf6:	672b      	str	r3, [r5, #112]	; 0x70
 8002bf8:	e7d0      	b.n	8002b9c <HAL_RCC_OscConfig+0x1cc>
 8002bfa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002bfc:	f022 0201 	bic.w	r2, r2, #1
 8002c00:	672a      	str	r2, [r5, #112]	; 0x70
 8002c02:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002c04:	f022 0204 	bic.w	r2, r2, #4
 8002c08:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1ca      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002c0e:	f002 fb29 	bl	8005264 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c12:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002c16:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c18:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002c1a:	0798      	lsls	r0, r3, #30
 8002c1c:	d5cb      	bpl.n	8002bb6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c1e:	f002 fb21 	bl	8005264 <HAL_GetTick>
 8002c22:	1bc0      	subs	r0, r0, r7
 8002c24:	4540      	cmp	r0, r8
 8002c26:	d9f7      	bls.n	8002c18 <HAL_RCC_OscConfig+0x248>
 8002c28:	e719      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c2a:	f002 fb1b 	bl	8005264 <HAL_GetTick>
 8002c2e:	1bc0      	subs	r0, r0, r7
 8002c30:	4540      	cmp	r0, r8
 8002c32:	d9bd      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x1e0>
 8002c34:	e713      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c36:	4d1b      	ldr	r5, [pc, #108]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
 8002c38:	68ab      	ldr	r3, [r5, #8]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	f43f aeca 	beq.w	80029d8 <HAL_RCC_OscConfig+0x8>
 8002c44:	4e1b      	ldr	r6, [pc, #108]	; (8002cb4 <HAL_RCC_OscConfig+0x2e4>)
 8002c46:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c48:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002c4a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c4c:	d134      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8002c4e:	f002 fb09 	bl	8005264 <HAL_GetTick>
 8002c52:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c54:	682b      	ldr	r3, [r5, #0]
 8002c56:	0199      	lsls	r1, r3, #6
 8002c58:	d41e      	bmi.n	8002c98 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c5a:	6a22      	ldr	r2, [r4, #32]
 8002c5c:	69e3      	ldr	r3, [r4, #28]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c62:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c66:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002c68:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002c6c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6e:	4c0d      	ldr	r4, [pc, #52]	; (8002ca4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c70:	0852      	lsrs	r2, r2, #1
 8002c72:	3a01      	subs	r2, #1
 8002c74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002c78:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002c7e:	f002 faf1 	bl	8005264 <HAL_GetTick>
 8002c82:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	6823      	ldr	r3, [r4, #0]
 8002c86:	019a      	lsls	r2, r3, #6
 8002c88:	f53f aebc 	bmi.w	8002a04 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c8c:	f002 faea 	bl	8005264 <HAL_GetTick>
 8002c90:	1b40      	subs	r0, r0, r5
 8002c92:	2802      	cmp	r0, #2
 8002c94:	d9f6      	bls.n	8002c84 <HAL_RCC_OscConfig+0x2b4>
 8002c96:	e6e2      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c98:	f002 fae4 	bl	8005264 <HAL_GetTick>
 8002c9c:	1bc0      	subs	r0, r0, r7
 8002c9e:	2802      	cmp	r0, #2
 8002ca0:	d9d8      	bls.n	8002c54 <HAL_RCC_OscConfig+0x284>
 8002ca2:	e6dc      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	42470000 	.word	0x42470000
 8002cac:	42470e80 	.word	0x42470e80
 8002cb0:	40007000 	.word	0x40007000
 8002cb4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002cb8:	f002 fad4 	bl	8005264 <HAL_GetTick>
 8002cbc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cbe:	682b      	ldr	r3, [r5, #0]
 8002cc0:	019b      	lsls	r3, r3, #6
 8002cc2:	f57f ae9f 	bpl.w	8002a04 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cc6:	f002 facd 	bl	8005264 <HAL_GetTick>
 8002cca:	1b00      	subs	r0, r0, r4
 8002ccc:	2802      	cmp	r0, #2
 8002cce:	d9f6      	bls.n	8002cbe <HAL_RCC_OscConfig+0x2ee>
 8002cd0:	e6c5      	b.n	8002a5e <HAL_RCC_OscConfig+0x8e>
 8002cd2:	bf00      	nop

08002cd4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cd4:	4913      	ldr	r1, [pc, #76]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002cd6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cd8:	688b      	ldr	r3, [r1, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d003      	beq.n	8002cea <HAL_RCC_GetSysClockFreq+0x16>
 8002ce2:	2b08      	cmp	r3, #8
 8002ce4:	d003      	beq.n	8002cee <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ce6:	4810      	ldr	r0, [pc, #64]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002ce8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002cea:	4810      	ldr	r0, [pc, #64]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x58>)
 8002cec:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cee:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cf0:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf2:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cf4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cf8:	bf14      	ite	ne
 8002cfa:	480c      	ldrne	r0, [pc, #48]	; (8002d2c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfc:	480a      	ldreq	r0, [pc, #40]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfe:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002d02:	bf18      	it	ne
 8002d04:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d06:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d0a:	fba1 0100 	umull	r0, r1, r1, r0
 8002d0e:	f7fd ff43 	bl	8000b98 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d12:	4b04      	ldr	r3, [pc, #16]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x50>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002d1e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002d22:	bd08      	pop	{r3, pc}
 8002d24:	40023800 	.word	0x40023800
 8002d28:	00f42400 	.word	0x00f42400
 8002d2c:	017d7840 	.word	0x017d7840

08002d30 <HAL_RCC_ClockConfig>:
{
 8002d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d34:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002d36:	4604      	mov	r4, r0
 8002d38:	b910      	cbnz	r0, 8002d40 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002d3a:	2001      	movs	r0, #1
 8002d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d40:	4b44      	ldr	r3, [pc, #272]	; (8002e54 <HAL_RCC_ClockConfig+0x124>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	f002 020f 	and.w	r2, r2, #15
 8002d48:	428a      	cmp	r2, r1
 8002d4a:	d328      	bcc.n	8002d9e <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d4c:	6821      	ldr	r1, [r4, #0]
 8002d4e:	078f      	lsls	r7, r1, #30
 8002d50:	d42d      	bmi.n	8002dae <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d52:	07c8      	lsls	r0, r1, #31
 8002d54:	d440      	bmi.n	8002dd8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d56:	4b3f      	ldr	r3, [pc, #252]	; (8002e54 <HAL_RCC_ClockConfig+0x124>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	f002 020f 	and.w	r2, r2, #15
 8002d5e:	4295      	cmp	r5, r2
 8002d60:	d366      	bcc.n	8002e30 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d62:	6822      	ldr	r2, [r4, #0]
 8002d64:	0751      	lsls	r1, r2, #29
 8002d66:	d46c      	bmi.n	8002e42 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d68:	0713      	lsls	r3, r2, #28
 8002d6a:	d507      	bpl.n	8002d7c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d6c:	4a3a      	ldr	r2, [pc, #232]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
 8002d6e:	6921      	ldr	r1, [r4, #16]
 8002d70:	6893      	ldr	r3, [r2, #8]
 8002d72:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002d76:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d7a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d7c:	f7ff ffaa 	bl	8002cd4 <HAL_RCC_GetSysClockFreq>
 8002d80:	4b35      	ldr	r3, [pc, #212]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
 8002d82:	4a36      	ldr	r2, [pc, #216]	; (8002e5c <HAL_RCC_ClockConfig+0x12c>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d8a:	5cd3      	ldrb	r3, [r2, r3]
 8002d8c:	40d8      	lsrs	r0, r3
 8002d8e:	4b34      	ldr	r3, [pc, #208]	; (8002e60 <HAL_RCC_ClockConfig+0x130>)
 8002d90:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d92:	2000      	movs	r0, #0
 8002d94:	f7fe f888 	bl	8000ea8 <HAL_InitTick>
  return HAL_OK;
 8002d98:	2000      	movs	r0, #0
 8002d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9e:	b2ca      	uxtb	r2, r1
 8002da0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 030f 	and.w	r3, r3, #15
 8002da8:	4299      	cmp	r1, r3
 8002daa:	d1c6      	bne.n	8002d3a <HAL_RCC_ClockConfig+0xa>
 8002dac:	e7ce      	b.n	8002d4c <HAL_RCC_ClockConfig+0x1c>
 8002dae:	4b2a      	ldr	r3, [pc, #168]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002db0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002db4:	bf1e      	ittt	ne
 8002db6:	689a      	ldrne	r2, [r3, #8]
 8002db8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002dbc:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dbe:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002dc0:	bf42      	ittt	mi
 8002dc2:	689a      	ldrmi	r2, [r3, #8]
 8002dc4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002dc8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	68a0      	ldr	r0, [r4, #8]
 8002dce:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002dd2:	4302      	orrs	r2, r0
 8002dd4:	609a      	str	r2, [r3, #8]
 8002dd6:	e7bc      	b.n	8002d52 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd8:	6862      	ldr	r2, [r4, #4]
 8002dda:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
 8002ddc:	2a01      	cmp	r2, #1
 8002dde:	d11d      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de6:	d0a8      	beq.n	8002d3a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002de8:	4e1b      	ldr	r6, [pc, #108]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
 8002dea:	68b3      	ldr	r3, [r6, #8]
 8002dec:	f023 0303 	bic.w	r3, r3, #3
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002df4:	f002 fa36 	bl	8005264 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002dfc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfe:	68b3      	ldr	r3, [r6, #8]
 8002e00:	6862      	ldr	r2, [r4, #4]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002e0a:	d0a4      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e0c:	f002 fa2a 	bl	8005264 <HAL_GetTick>
 8002e10:	1bc0      	subs	r0, r0, r7
 8002e12:	4540      	cmp	r0, r8
 8002e14:	d9f3      	bls.n	8002dfe <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002e16:	2003      	movs	r0, #3
}
 8002e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e1c:	1e91      	subs	r1, r2, #2
 8002e1e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e20:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e22:	d802      	bhi.n	8002e2a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e24:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002e28:	e7dd      	b.n	8002de6 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e2a:	f013 0f02 	tst.w	r3, #2
 8002e2e:	e7da      	b.n	8002de6 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e30:	b2ea      	uxtb	r2, r5
 8002e32:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	429d      	cmp	r5, r3
 8002e3c:	f47f af7d 	bne.w	8002d3a <HAL_RCC_ClockConfig+0xa>
 8002e40:	e78f      	b.n	8002d62 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e42:	4905      	ldr	r1, [pc, #20]	; (8002e58 <HAL_RCC_ClockConfig+0x128>)
 8002e44:	68e0      	ldr	r0, [r4, #12]
 8002e46:	688b      	ldr	r3, [r1, #8]
 8002e48:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002e4c:	4303      	orrs	r3, r0
 8002e4e:	608b      	str	r3, [r1, #8]
 8002e50:	e78a      	b.n	8002d68 <HAL_RCC_ClockConfig+0x38>
 8002e52:	bf00      	nop
 8002e54:	40023c00 	.word	0x40023c00
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	0800845c 	.word	0x0800845c
 8002e60:	20000008 	.word	0x20000008

08002e64 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002e64:	4b01      	ldr	r3, [pc, #4]	; (8002e6c <HAL_RCC_GetHCLKFreq+0x8>)
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000008 	.word	0x20000008

08002e70 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e70:	4b04      	ldr	r3, [pc, #16]	; (8002e84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002e72:	4a05      	ldr	r2, [pc, #20]	; (8002e88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002e7a:	5cd3      	ldrb	r3, [r2, r3]
 8002e7c:	4a03      	ldr	r2, [pc, #12]	; (8002e8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002e7e:	6810      	ldr	r0, [r2, #0]
}
 8002e80:	40d8      	lsrs	r0, r3
 8002e82:	4770      	bx	lr
 8002e84:	40023800 	.word	0x40023800
 8002e88:	0800846c 	.word	0x0800846c
 8002e8c:	20000008 	.word	0x20000008

08002e90 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e90:	4b04      	ldr	r3, [pc, #16]	; (8002ea4 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002e92:	4a05      	ldr	r2, [pc, #20]	; (8002ea8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002e9a:	5cd3      	ldrb	r3, [r2, r3]
 8002e9c:	4a03      	ldr	r2, [pc, #12]	; (8002eac <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e9e:	6810      	ldr	r0, [r2, #0]
}
 8002ea0:	40d8      	lsrs	r0, r3
 8002ea2:	4770      	bx	lr
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	0800846c 	.word	0x0800846c
 8002eac:	20000008 	.word	0x20000008

08002eb0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eb0:	6a03      	ldr	r3, [r0, #32]
 8002eb2:	f023 0301 	bic.w	r3, r3, #1
 8002eb6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eb8:	6a03      	ldr	r3, [r0, #32]
{
 8002eba:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ebc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ebe:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ec0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ec2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002ec6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ec8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002eca:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002ece:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ed0:	4d0e      	ldr	r5, [pc, #56]	; (8002f0c <TIM_OC1_SetConfig+0x5c>)
 8002ed2:	42a8      	cmp	r0, r5
 8002ed4:	d002      	beq.n	8002edc <TIM_OC1_SetConfig+0x2c>
 8002ed6:	4e0e      	ldr	r6, [pc, #56]	; (8002f10 <TIM_OC1_SetConfig+0x60>)
 8002ed8:	42b0      	cmp	r0, r6
 8002eda:	d110      	bne.n	8002efe <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002edc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ede:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002ee2:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ee4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ee6:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002eea:	d002      	beq.n	8002ef2 <TIM_OC1_SetConfig+0x42>
 8002eec:	4d08      	ldr	r5, [pc, #32]	; (8002f10 <TIM_OC1_SetConfig+0x60>)
 8002eee:	42a8      	cmp	r0, r5
 8002ef0:	d105      	bne.n	8002efe <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ef2:	694d      	ldr	r5, [r1, #20]
 8002ef4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ef6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002efa:	4335      	orrs	r5, r6
 8002efc:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002efe:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f00:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f02:	684a      	ldr	r2, [r1, #4]
 8002f04:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f06:	6203      	str	r3, [r0, #32]
 8002f08:	bd70      	pop	{r4, r5, r6, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40010000 	.word	0x40010000
 8002f10:	40010400 	.word	0x40010400

08002f14 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f14:	6a03      	ldr	r3, [r0, #32]
 8002f16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f1a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f1c:	6a03      	ldr	r3, [r0, #32]
{
 8002f1e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f20:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f22:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f24:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f26:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002f2a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f2c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002f2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002f32:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f36:	4d11      	ldr	r5, [pc, #68]	; (8002f7c <TIM_OC3_SetConfig+0x68>)
 8002f38:	42a8      	cmp	r0, r5
 8002f3a:	d003      	beq.n	8002f44 <TIM_OC3_SetConfig+0x30>
 8002f3c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f40:	42a8      	cmp	r0, r5
 8002f42:	d114      	bne.n	8002f6e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f4a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f4e:	4d0b      	ldr	r5, [pc, #44]	; (8002f7c <TIM_OC3_SetConfig+0x68>)
 8002f50:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f56:	d003      	beq.n	8002f60 <TIM_OC3_SetConfig+0x4c>
 8002f58:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f5c:	42a8      	cmp	r0, r5
 8002f5e:	d106      	bne.n	8002f6e <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f60:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f62:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f64:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f68:	4335      	orrs	r5, r6
 8002f6a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f6e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f70:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f72:	684a      	ldr	r2, [r1, #4]
 8002f74:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f76:	6203      	str	r3, [r0, #32]
 8002f78:	bd70      	pop	{r4, r5, r6, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40010000 	.word	0x40010000

08002f80 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f80:	6a03      	ldr	r3, [r0, #32]
 8002f82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f86:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f88:	6a03      	ldr	r3, [r0, #32]
{
 8002f8a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f8c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f8e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f90:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f92:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f96:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f9a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002f9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fa0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fa4:	4d08      	ldr	r5, [pc, #32]	; (8002fc8 <TIM_OC4_SetConfig+0x48>)
 8002fa6:	42a8      	cmp	r0, r5
 8002fa8:	d003      	beq.n	8002fb2 <TIM_OC4_SetConfig+0x32>
 8002faa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002fae:	42a8      	cmp	r0, r5
 8002fb0:	d104      	bne.n	8002fbc <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fb2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fb4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fb8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fbc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fbe:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fc0:	684a      	ldr	r2, [r1, #4]
 8002fc2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc4:	6203      	str	r3, [r0, #32]
 8002fc6:	bd30      	pop	{r4, r5, pc}
 8002fc8:	40010000 	.word	0x40010000

08002fcc <HAL_TIM_PWM_MspInit>:
 8002fcc:	4770      	bx	lr

08002fce <HAL_TIM_PeriodElapsedCallback>:
 8002fce:	4770      	bx	lr

08002fd0 <HAL_TIM_OC_DelayElapsedCallback>:
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_TIM_IC_CaptureCallback>:
 8002fd2:	4770      	bx	lr

08002fd4 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_TIM_TriggerCallback>:
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fd8:	6803      	ldr	r3, [r0, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	0791      	lsls	r1, r2, #30
{
 8002fde:	b510      	push	{r4, lr}
 8002fe0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fe2:	d50e      	bpl.n	8003002 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	0792      	lsls	r2, r2, #30
 8002fe8:	d50b      	bpl.n	8003002 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002fea:	f06f 0202 	mvn.w	r2, #2
 8002fee:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ff0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ff2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ff4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ff6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ff8:	d077      	beq.n	80030ea <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002ffa:	f7ff ffea 	bl	8002fd2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ffe:	2300      	movs	r3, #0
 8003000:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	0750      	lsls	r0, r2, #29
 8003008:	d510      	bpl.n	800302c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	0751      	lsls	r1, r2, #29
 800300e:	d50d      	bpl.n	800302c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003010:	f06f 0204 	mvn.w	r2, #4
 8003014:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003016:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003018:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800301a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800301e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003020:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003022:	d068      	beq.n	80030f6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003024:	f7ff ffd5 	bl	8002fd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003028:	2300      	movs	r3, #0
 800302a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	0712      	lsls	r2, r2, #28
 8003032:	d50f      	bpl.n	8003054 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	0710      	lsls	r0, r2, #28
 8003038:	d50c      	bpl.n	8003054 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800303a:	f06f 0208 	mvn.w	r2, #8
 800303e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003040:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003042:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003044:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003046:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003048:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800304a:	d05a      	beq.n	8003102 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800304c:	f7ff ffc1 	bl	8002fd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003050:	2300      	movs	r3, #0
 8003052:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	691a      	ldr	r2, [r3, #16]
 8003058:	06d2      	lsls	r2, r2, #27
 800305a:	d510      	bpl.n	800307e <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	06d0      	lsls	r0, r2, #27
 8003060:	d50d      	bpl.n	800307e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003062:	f06f 0210 	mvn.w	r2, #16
 8003066:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003068:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800306a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800306c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003070:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003072:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003074:	d04b      	beq.n	800310e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003076:	f7ff ffac 	bl	8002fd2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800307a:	2300      	movs	r3, #0
 800307c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800307e:	6823      	ldr	r3, [r4, #0]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	07d1      	lsls	r1, r2, #31
 8003084:	d508      	bpl.n	8003098 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	07d2      	lsls	r2, r2, #31
 800308a:	d505      	bpl.n	8003098 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800308c:	f06f 0201 	mvn.w	r2, #1
 8003090:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003092:	4620      	mov	r0, r4
 8003094:	f7ff ff9b 	bl	8002fce <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	0610      	lsls	r0, r2, #24
 800309e:	d508      	bpl.n	80030b2 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	0611      	lsls	r1, r2, #24
 80030a4:	d505      	bpl.n	80030b2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030aa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80030ac:	4620      	mov	r0, r4
 80030ae:	f000 fab8 	bl	8003622 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	691a      	ldr	r2, [r3, #16]
 80030b6:	0652      	lsls	r2, r2, #25
 80030b8:	d508      	bpl.n	80030cc <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	0650      	lsls	r0, r2, #25
 80030be:	d505      	bpl.n	80030cc <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80030c6:	4620      	mov	r0, r4
 80030c8:	f7ff ff85 	bl	8002fd6 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030cc:	6823      	ldr	r3, [r4, #0]
 80030ce:	691a      	ldr	r2, [r3, #16]
 80030d0:	0691      	lsls	r1, r2, #26
 80030d2:	d522      	bpl.n	800311a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	0692      	lsls	r2, r2, #26
 80030d8:	d51f      	bpl.n	800311a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030da:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80030de:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030e0:	611a      	str	r2, [r3, #16]
}
 80030e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80030e6:	f000 ba9b 	b.w	8003620 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ea:	f7ff ff71 	bl	8002fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030ee:	4620      	mov	r0, r4
 80030f0:	f7ff ff70 	bl	8002fd4 <HAL_TIM_PWM_PulseFinishedCallback>
 80030f4:	e783      	b.n	8002ffe <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030f6:	f7ff ff6b 	bl	8002fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030fa:	4620      	mov	r0, r4
 80030fc:	f7ff ff6a 	bl	8002fd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003100:	e792      	b.n	8003028 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	f7ff ff65 	bl	8002fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003106:	4620      	mov	r0, r4
 8003108:	f7ff ff64 	bl	8002fd4 <HAL_TIM_PWM_PulseFinishedCallback>
 800310c:	e7a0      	b.n	8003050 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800310e:	f7ff ff5f 	bl	8002fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003112:	4620      	mov	r0, r4
 8003114:	f7ff ff5e 	bl	8002fd4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003118:	e7af      	b.n	800307a <HAL_TIM_IRQHandler+0xa2>
 800311a:	bd10      	pop	{r4, pc}

0800311c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800311c:	4a30      	ldr	r2, [pc, #192]	; (80031e0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800311e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003120:	4290      	cmp	r0, r2
 8003122:	d012      	beq.n	800314a <TIM_Base_SetConfig+0x2e>
 8003124:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003128:	d00f      	beq.n	800314a <TIM_Base_SetConfig+0x2e>
 800312a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800312e:	4290      	cmp	r0, r2
 8003130:	d00b      	beq.n	800314a <TIM_Base_SetConfig+0x2e>
 8003132:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003136:	4290      	cmp	r0, r2
 8003138:	d007      	beq.n	800314a <TIM_Base_SetConfig+0x2e>
 800313a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800313e:	4290      	cmp	r0, r2
 8003140:	d003      	beq.n	800314a <TIM_Base_SetConfig+0x2e>
 8003142:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003146:	4290      	cmp	r0, r2
 8003148:	d119      	bne.n	800317e <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800314a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800314c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003150:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003152:	4a23      	ldr	r2, [pc, #140]	; (80031e0 <TIM_Base_SetConfig+0xc4>)
 8003154:	4290      	cmp	r0, r2
 8003156:	d029      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 8003158:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800315c:	d026      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 800315e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003162:	4290      	cmp	r0, r2
 8003164:	d022      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 8003166:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800316a:	4290      	cmp	r0, r2
 800316c:	d01e      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 800316e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003172:	4290      	cmp	r0, r2
 8003174:	d01a      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 8003176:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800317a:	4290      	cmp	r0, r2
 800317c:	d016      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 800317e:	4a19      	ldr	r2, [pc, #100]	; (80031e4 <TIM_Base_SetConfig+0xc8>)
 8003180:	4290      	cmp	r0, r2
 8003182:	d013      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 8003184:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003188:	4290      	cmp	r0, r2
 800318a:	d00f      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 800318c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003190:	4290      	cmp	r0, r2
 8003192:	d00b      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 8003194:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003198:	4290      	cmp	r0, r2
 800319a:	d007      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 800319c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a0:	4290      	cmp	r0, r2
 80031a2:	d003      	beq.n	80031ac <TIM_Base_SetConfig+0x90>
 80031a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a8:	4290      	cmp	r0, r2
 80031aa:	d103      	bne.n	80031b4 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ac:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80031ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031b2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031b4:	694a      	ldr	r2, [r1, #20]
 80031b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031ba:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80031bc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031be:	688b      	ldr	r3, [r1, #8]
 80031c0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80031c2:	680b      	ldr	r3, [r1, #0]
 80031c4:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <TIM_Base_SetConfig+0xc4>)
 80031c8:	4298      	cmp	r0, r3
 80031ca:	d003      	beq.n	80031d4 <TIM_Base_SetConfig+0xb8>
 80031cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031d0:	4298      	cmp	r0, r3
 80031d2:	d101      	bne.n	80031d8 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80031d4:	690b      	ldr	r3, [r1, #16]
 80031d6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80031d8:	2301      	movs	r3, #1
 80031da:	6143      	str	r3, [r0, #20]
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40010000 	.word	0x40010000
 80031e4:	40014000 	.word	0x40014000

080031e8 <HAL_TIM_Base_Init>:
{
 80031e8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80031ea:	4604      	mov	r4, r0
 80031ec:	b1a0      	cbz	r0, 8003218 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80031ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80031f6:	b91b      	cbnz	r3, 8003200 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80031f8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80031fc:	f001 fca0 	bl	8004b40 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003206:	6820      	ldr	r0, [r4, #0]
 8003208:	1d21      	adds	r1, r4, #4
 800320a:	f7ff ff87 	bl	800311c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800320e:	2301      	movs	r3, #1
 8003210:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003214:	2000      	movs	r0, #0
 8003216:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003218:	2001      	movs	r0, #1
}
 800321a:	bd10      	pop	{r4, pc}

0800321c <HAL_TIM_PWM_Init>:
{
 800321c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800321e:	4604      	mov	r4, r0
 8003220:	b1a0      	cbz	r0, 800324c <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003222:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003226:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800322a:	b91b      	cbnz	r3, 8003234 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800322c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003230:	f7ff fecc 	bl	8002fcc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003234:	2302      	movs	r3, #2
 8003236:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800323a:	6820      	ldr	r0, [r4, #0]
 800323c:	1d21      	adds	r1, r4, #4
 800323e:	f7ff ff6d 	bl	800311c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003242:	2301      	movs	r3, #1
 8003244:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003248:	2000      	movs	r0, #0
 800324a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800324c:	2001      	movs	r0, #1
}
 800324e:	bd10      	pop	{r4, pc}

08003250 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003250:	6a03      	ldr	r3, [r0, #32]
 8003252:	f023 0310 	bic.w	r3, r3, #16
 8003256:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003258:	6a03      	ldr	r3, [r0, #32]
{
 800325a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 800325c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800325e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003260:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003262:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003266:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800326a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800326c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003270:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003274:	4d10      	ldr	r5, [pc, #64]	; (80032b8 <TIM_OC2_SetConfig+0x68>)
 8003276:	42a8      	cmp	r0, r5
 8003278:	d003      	beq.n	8003282 <TIM_OC2_SetConfig+0x32>
 800327a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800327e:	42a8      	cmp	r0, r5
 8003280:	d114      	bne.n	80032ac <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003282:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003284:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003288:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800328c:	4d0a      	ldr	r5, [pc, #40]	; (80032b8 <TIM_OC2_SetConfig+0x68>)
 800328e:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8003290:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003294:	d003      	beq.n	800329e <TIM_OC2_SetConfig+0x4e>
 8003296:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800329a:	42a8      	cmp	r0, r5
 800329c:	d106      	bne.n	80032ac <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800329e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032a0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032a2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032a6:	4335      	orrs	r5, r6
 80032a8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80032ac:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80032ae:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80032b0:	684a      	ldr	r2, [r1, #4]
 80032b2:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80032b4:	6203      	str	r3, [r0, #32]
 80032b6:	bd70      	pop	{r4, r5, r6, pc}
 80032b8:	40010000 	.word	0x40010000

080032bc <HAL_TIM_PWM_ConfigChannel>:
{
 80032bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80032be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80032c2:	2b01      	cmp	r3, #1
{
 80032c4:	4604      	mov	r4, r0
 80032c6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80032ca:	d025      	beq.n	8003318 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80032cc:	2301      	movs	r3, #1
 80032ce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80032d2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80032d6:	2a0c      	cmp	r2, #12
 80032d8:	d818      	bhi.n	800330c <HAL_TIM_PWM_ConfigChannel+0x50>
 80032da:	e8df f002 	tbb	[pc, r2]
 80032de:	1707      	.short	0x1707
 80032e0:	171e1717 	.word	0x171e1717
 80032e4:	172f1717 	.word	0x172f1717
 80032e8:	1717      	.short	0x1717
 80032ea:	40          	.byte	0x40
 80032eb:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032ec:	6820      	ldr	r0, [r4, #0]
 80032ee:	f7ff fddf 	bl	8002eb0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032f2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032f4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032f6:	699a      	ldr	r2, [r3, #24]
 80032f8:	f042 0208 	orr.w	r2, r2, #8
 80032fc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032fe:	699a      	ldr	r2, [r3, #24]
 8003300:	f022 0204 	bic.w	r2, r2, #4
 8003304:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003306:	699a      	ldr	r2, [r3, #24]
 8003308:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800330a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800330c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800330e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003310:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003314:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003318:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800331a:	6820      	ldr	r0, [r4, #0]
 800331c:	f7ff ff98 	bl	8003250 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003320:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003322:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003324:	699a      	ldr	r2, [r3, #24]
 8003326:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800332a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800332c:	699a      	ldr	r2, [r3, #24]
 800332e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003334:	699a      	ldr	r2, [r3, #24]
 8003336:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800333a:	e7e6      	b.n	800330a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800333c:	6820      	ldr	r0, [r4, #0]
 800333e:	f7ff fde9 	bl	8002f14 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003342:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003344:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003346:	69da      	ldr	r2, [r3, #28]
 8003348:	f042 0208 	orr.w	r2, r2, #8
 800334c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800334e:	69da      	ldr	r2, [r3, #28]
 8003350:	f022 0204 	bic.w	r2, r2, #4
 8003354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003356:	69da      	ldr	r2, [r3, #28]
 8003358:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800335a:	61da      	str	r2, [r3, #28]
      break;
 800335c:	e7d6      	b.n	800330c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800335e:	6820      	ldr	r0, [r4, #0]
 8003360:	f7ff fe0e 	bl	8002f80 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003364:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003366:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800336e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003370:	69da      	ldr	r2, [r3, #28]
 8003372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003376:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003378:	69da      	ldr	r2, [r3, #28]
 800337a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800337e:	e7ec      	b.n	800335a <HAL_TIM_PWM_ConfigChannel+0x9e>

08003380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003380:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003382:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003384:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003386:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800338a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800338e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003390:	6083      	str	r3, [r0, #8]
 8003392:	bd10      	pop	{r4, pc}

08003394 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003394:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003398:	2b01      	cmp	r3, #1
{
 800339a:	b570      	push	{r4, r5, r6, lr}
 800339c:	4604      	mov	r4, r0
 800339e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80033a2:	d019      	beq.n	80033d8 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80033a4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80033a8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80033aa:	2301      	movs	r3, #1
 80033ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80033b0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80033ba:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80033bc:	680b      	ldr	r3, [r1, #0]
 80033be:	2b40      	cmp	r3, #64	; 0x40
 80033c0:	d065      	beq.n	800348e <HAL_TIM_ConfigClockSource+0xfa>
 80033c2:	d815      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x5c>
 80033c4:	2b10      	cmp	r3, #16
 80033c6:	d00c      	beq.n	80033e2 <HAL_TIM_ConfigClockSource+0x4e>
 80033c8:	d807      	bhi.n	80033da <HAL_TIM_ConfigClockSource+0x46>
 80033ca:	b153      	cbz	r3, 80033e2 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 80033cc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80033ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80033d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80033d4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80033d8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80033da:	2b20      	cmp	r3, #32
 80033dc:	d001      	beq.n	80033e2 <HAL_TIM_ConfigClockSource+0x4e>
 80033de:	2b30      	cmp	r3, #48	; 0x30
 80033e0:	d1f4      	bne.n	80033cc <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 80033e2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033e4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80033e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ec:	4313      	orrs	r3, r2
 80033ee:	e01a      	b.n	8003426 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80033f0:	2b60      	cmp	r3, #96	; 0x60
 80033f2:	d034      	beq.n	800345e <HAL_TIM_ConfigClockSource+0xca>
 80033f4:	d819      	bhi.n	800342a <HAL_TIM_ConfigClockSource+0x96>
 80033f6:	2b50      	cmp	r3, #80	; 0x50
 80033f8:	d1e8      	bne.n	80033cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033fa:	684a      	ldr	r2, [r1, #4]
 80033fc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80033fe:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003400:	6a05      	ldr	r5, [r0, #32]
 8003402:	f025 0501 	bic.w	r5, r5, #1
 8003406:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003408:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800340a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800340e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003412:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003416:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003418:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800341a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800341c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800341e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003422:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003426:	6083      	str	r3, [r0, #8]
 8003428:	e7d0      	b.n	80033cc <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 800342a:	2b70      	cmp	r3, #112	; 0x70
 800342c:	d00c      	beq.n	8003448 <HAL_TIM_ConfigClockSource+0xb4>
 800342e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003432:	d1cb      	bne.n	80033cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8003434:	68cb      	ldr	r3, [r1, #12]
 8003436:	684a      	ldr	r2, [r1, #4]
 8003438:	6889      	ldr	r1, [r1, #8]
 800343a:	f7ff ffa1 	bl	8003380 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800343e:	6822      	ldr	r2, [r4, #0]
 8003440:	6893      	ldr	r3, [r2, #8]
 8003442:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003446:	e008      	b.n	800345a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8003448:	68cb      	ldr	r3, [r1, #12]
 800344a:	684a      	ldr	r2, [r1, #4]
 800344c:	6889      	ldr	r1, [r1, #8]
 800344e:	f7ff ff97 	bl	8003380 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003452:	6822      	ldr	r2, [r4, #0]
 8003454:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003456:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800345a:	6093      	str	r3, [r2, #8]
      break;
 800345c:	e7b6      	b.n	80033cc <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800345e:	684d      	ldr	r5, [r1, #4]
 8003460:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003462:	6a01      	ldr	r1, [r0, #32]
 8003464:	f021 0110 	bic.w	r1, r1, #16
 8003468:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800346a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800346c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800346e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003472:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003476:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800347a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800347e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003480:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003482:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003488:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800348c:	e7cb      	b.n	8003426 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	684a      	ldr	r2, [r1, #4]
 8003490:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003492:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003494:	6a05      	ldr	r5, [r0, #32]
 8003496:	f025 0501 	bic.w	r5, r5, #1
 800349a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800349c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800349e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034a6:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80034aa:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80034ac:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80034ae:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80034b0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034b6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80034ba:	e7b4      	b.n	8003426 <HAL_TIM_ConfigClockSource+0x92>

080034bc <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034bc:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034be:	f001 011f 	and.w	r1, r1, #31
{
 80034c2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80034c4:	2401      	movs	r4, #1
 80034c6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80034c8:	ea23 0304 	bic.w	r3, r3, r4
 80034cc:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034ce:	6a03      	ldr	r3, [r0, #32]
 80034d0:	408a      	lsls	r2, r1
 80034d2:	431a      	orrs	r2, r3
 80034d4:	6202      	str	r2, [r0, #32]
 80034d6:	bd10      	pop	{r4, pc}

080034d8 <HAL_TIM_PWM_Start>:
{
 80034d8:	b510      	push	{r4, lr}
 80034da:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034dc:	2201      	movs	r2, #1
 80034de:	6800      	ldr	r0, [r0, #0]
 80034e0:	f7ff ffec 	bl	80034bc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <HAL_TIM_PWM_Start+0x3c>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d00e      	beq.n	800350a <HAL_TIM_PWM_Start+0x32>
 80034ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00a      	beq.n	800350a <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fa:	2a06      	cmp	r2, #6
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	f042 0201 	orr.w	r2, r2, #1
 8003504:	601a      	str	r2, [r3, #0]
}
 8003506:	2000      	movs	r0, #0
 8003508:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800350a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800350c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003510:	645a      	str	r2, [r3, #68]	; 0x44
 8003512:	e7ef      	b.n	80034f4 <HAL_TIM_PWM_Start+0x1c>
 8003514:	40010000 	.word	0x40010000

08003518 <HAL_TIM_PWM_Start_IT>:
{
 8003518:	b510      	push	{r4, lr}
 800351a:	4604      	mov	r4, r0
  switch (Channel)
 800351c:	290c      	cmp	r1, #12
 800351e:	d80d      	bhi.n	800353c <HAL_TIM_PWM_Start_IT+0x24>
 8003520:	e8df f001 	tbb	[pc, r1]
 8003524:	0c0c0c07 	.word	0x0c0c0c07
 8003528:	0c0c0c23 	.word	0x0c0c0c23
 800352c:	0c0c0c28 	.word	0x0c0c0c28
 8003530:	2d          	.byte	0x2d
 8003531:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003532:	6802      	ldr	r2, [r0, #0]
 8003534:	68d3      	ldr	r3, [r2, #12]
 8003536:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800353a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800353c:	2201      	movs	r2, #1
 800353e:	6820      	ldr	r0, [r4, #0]
 8003540:	f7ff ffbc 	bl	80034bc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003544:	6823      	ldr	r3, [r4, #0]
 8003546:	4a13      	ldr	r2, [pc, #76]	; (8003594 <HAL_TIM_PWM_Start_IT+0x7c>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d01d      	beq.n	8003588 <HAL_TIM_PWM_Start_IT+0x70>
 800354c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003550:	4293      	cmp	r3, r2
 8003552:	d019      	beq.n	8003588 <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800355a:	2a06      	cmp	r2, #6
 800355c:	d003      	beq.n	8003566 <HAL_TIM_PWM_Start_IT+0x4e>
    __HAL_TIM_ENABLE(htim);
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	f042 0201 	orr.w	r2, r2, #1
 8003564:	601a      	str	r2, [r3, #0]
}
 8003566:	2000      	movs	r0, #0
 8003568:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800356a:	6802      	ldr	r2, [r0, #0]
 800356c:	68d3      	ldr	r3, [r2, #12]
 800356e:	f043 0304 	orr.w	r3, r3, #4
 8003572:	e7e2      	b.n	800353a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003574:	6802      	ldr	r2, [r0, #0]
 8003576:	68d3      	ldr	r3, [r2, #12]
 8003578:	f043 0308 	orr.w	r3, r3, #8
 800357c:	e7dd      	b.n	800353a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800357e:	6802      	ldr	r2, [r0, #0]
 8003580:	68d3      	ldr	r3, [r2, #12]
 8003582:	f043 0310 	orr.w	r3, r3, #16
 8003586:	e7d8      	b.n	800353a <HAL_TIM_PWM_Start_IT+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8003588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800358a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800358e:	645a      	str	r2, [r3, #68]	; 0x44
 8003590:	e7e0      	b.n	8003554 <HAL_TIM_PWM_Start_IT+0x3c>
 8003592:	bf00      	nop
 8003594:	40010000 	.word	0x40010000

08003598 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003598:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800359c:	2b01      	cmp	r3, #1
{
 800359e:	b530      	push	{r4, r5, lr}
 80035a0:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80035a4:	d014      	beq.n	80035d0 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035a6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80035a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80035ac:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035ae:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035b0:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035b2:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80035b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80035b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035bc:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035be:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035c0:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80035c2:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035c4:	2301      	movs	r3, #1
 80035c6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035ca:	2300      	movs	r3, #0
 80035cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80035d0:	4618      	mov	r0, r3

  return HAL_OK;
}
 80035d2:	bd30      	pop	{r4, r5, pc}

080035d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d01f      	beq.n	800361c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035dc:	68cb      	ldr	r3, [r1, #12]
 80035de:	688a      	ldr	r2, [r1, #8]
 80035e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035e6:	684a      	ldr	r2, [r1, #4]
 80035e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035ec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035ee:	680a      	ldr	r2, [r1, #0]
 80035f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035f6:	690a      	ldr	r2, [r1, #16]
 80035f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035fe:	694a      	ldr	r2, [r1, #20]
 8003600:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003604:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003606:	69ca      	ldr	r2, [r1, #28]
 8003608:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800360c:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800360e:	6802      	ldr	r2, [r0, #0]
 8003610:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003612:	2300      	movs	r3, #0
 8003614:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003618:	4618      	mov	r0, r3
 800361a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800361c:	2002      	movs	r0, #2
}
 800361e:	4770      	bx	lr

08003620 <HAL_TIMEx_CommutCallback>:
 8003620:	4770      	bx	lr

08003622 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003622:	4770      	bx	lr

08003624 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003624:	6803      	ldr	r3, [r0, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800362c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	f022 0201 	bic.w	r2, r2, #1
 8003634:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003636:	2320      	movs	r3, #32
 8003638:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800363c:	4770      	bx	lr
	...

08003640 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003644:	6806      	ldr	r6, [r0, #0]
 8003646:	68c2      	ldr	r2, [r0, #12]
 8003648:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800364a:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800364c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003650:	4313      	orrs	r3, r2
 8003652:	6133      	str	r3, [r6, #16]
{
 8003654:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003656:	6883      	ldr	r3, [r0, #8]
 8003658:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800365a:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800365c:	4303      	orrs	r3, r0
 800365e:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003660:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003664:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003666:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800366a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 800366c:	4313      	orrs	r3, r2
 800366e:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003670:	6973      	ldr	r3, [r6, #20]
 8003672:	69a2      	ldr	r2, [r4, #24]
 8003674:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003678:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800367a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800367e:	6173      	str	r3, [r6, #20]
 8003680:	4b7a      	ldr	r3, [pc, #488]	; (800386c <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003682:	d17c      	bne.n	800377e <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003684:	429e      	cmp	r6, r3
 8003686:	d003      	beq.n	8003690 <UART_SetConfig+0x50>
 8003688:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800368c:	429e      	cmp	r6, r3
 800368e:	d144      	bne.n	800371a <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003690:	f7ff fbfe 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 8003694:	2519      	movs	r5, #25
 8003696:	fb05 f300 	mul.w	r3, r5, r0
 800369a:	6860      	ldr	r0, [r4, #4]
 800369c:	f04f 0964 	mov.w	r9, #100	; 0x64
 80036a0:	0040      	lsls	r0, r0, #1
 80036a2:	fbb3 f3f0 	udiv	r3, r3, r0
 80036a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80036aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80036ae:	f7ff fbef 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80036b2:	6863      	ldr	r3, [r4, #4]
 80036b4:	4368      	muls	r0, r5
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fbb0 f7f3 	udiv	r7, r0, r3
 80036bc:	f7ff fbe8 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80036c0:	6863      	ldr	r3, [r4, #4]
 80036c2:	4368      	muls	r0, r5
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	fbb3 f3f9 	udiv	r3, r3, r9
 80036ce:	fb09 7313 	mls	r3, r9, r3, r7
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	3332      	adds	r3, #50	; 0x32
 80036d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80036e0:	f7ff fbd6 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80036e4:	6862      	ldr	r2, [r4, #4]
 80036e6:	4368      	muls	r0, r5
 80036e8:	0052      	lsls	r2, r2, #1
 80036ea:	fbb0 faf2 	udiv	sl, r0, r2
 80036ee:	f7ff fbcf 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80036f2:	6863      	ldr	r3, [r4, #4]
 80036f4:	4368      	muls	r0, r5
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80036fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8003700:	fb09 a313 	mls	r3, r9, r3, sl
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	3332      	adds	r3, #50	; 0x32
 8003708:	fbb3 f3f9 	udiv	r3, r3, r9
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003712:	443b      	add	r3, r7
 8003714:	60b3      	str	r3, [r6, #8]
 8003716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800371a:	f7ff fba9 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800371e:	2519      	movs	r5, #25
 8003720:	fb05 f300 	mul.w	r3, r5, r0
 8003724:	6860      	ldr	r0, [r4, #4]
 8003726:	f04f 0964 	mov.w	r9, #100	; 0x64
 800372a:	0040      	lsls	r0, r0, #1
 800372c:	fbb3 f3f0 	udiv	r3, r3, r0
 8003730:	fbb3 f3f9 	udiv	r3, r3, r9
 8003734:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003738:	f7ff fb9a 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800373c:	6863      	ldr	r3, [r4, #4]
 800373e:	4368      	muls	r0, r5
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	fbb0 f7f3 	udiv	r7, r0, r3
 8003746:	f7ff fb93 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800374a:	6863      	ldr	r3, [r4, #4]
 800374c:	4368      	muls	r0, r5
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	fbb0 f3f3 	udiv	r3, r0, r3
 8003754:	fbb3 f3f9 	udiv	r3, r3, r9
 8003758:	fb09 7313 	mls	r3, r9, r3, r7
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	3332      	adds	r3, #50	; 0x32
 8003760:	fbb3 f3f9 	udiv	r3, r3, r9
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800376a:	f7ff fb81 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800376e:	6862      	ldr	r2, [r4, #4]
 8003770:	4368      	muls	r0, r5
 8003772:	0052      	lsls	r2, r2, #1
 8003774:	fbb0 faf2 	udiv	sl, r0, r2
 8003778:	f7ff fb7a 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800377c:	e7b9      	b.n	80036f2 <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800377e:	429e      	cmp	r6, r3
 8003780:	d002      	beq.n	8003788 <UART_SetConfig+0x148>
 8003782:	4b3b      	ldr	r3, [pc, #236]	; (8003870 <UART_SetConfig+0x230>)
 8003784:	429e      	cmp	r6, r3
 8003786:	d140      	bne.n	800380a <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003788:	f7ff fb82 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 800378c:	6867      	ldr	r7, [r4, #4]
 800378e:	2519      	movs	r5, #25
 8003790:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003794:	fb05 f300 	mul.w	r3, r5, r0
 8003798:	00bf      	lsls	r7, r7, #2
 800379a:	fbb3 f3f7 	udiv	r3, r3, r7
 800379e:	fbb3 f3f9 	udiv	r3, r3, r9
 80037a2:	011f      	lsls	r7, r3, #4
 80037a4:	f7ff fb74 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80037a8:	6863      	ldr	r3, [r4, #4]
 80037aa:	4368      	muls	r0, r5
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	fbb0 f8f3 	udiv	r8, r0, r3
 80037b2:	f7ff fb6d 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80037b6:	6863      	ldr	r3, [r4, #4]
 80037b8:	4368      	muls	r0, r5
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80037c0:	fbb3 f3f9 	udiv	r3, r3, r9
 80037c4:	fb09 8313 	mls	r3, r9, r3, r8
 80037c8:	011b      	lsls	r3, r3, #4
 80037ca:	3332      	adds	r3, #50	; 0x32
 80037cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80037d0:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80037d4:	f7ff fb5c 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 80037d8:	6862      	ldr	r2, [r4, #4]
 80037da:	4368      	muls	r0, r5
 80037dc:	0092      	lsls	r2, r2, #2
 80037de:	fbb0 faf2 	udiv	sl, r0, r2
 80037e2:	f7ff fb55 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80037e6:	6863      	ldr	r3, [r4, #4]
 80037e8:	4368      	muls	r0, r5
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80037f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80037f4:	fb09 a313 	mls	r3, r9, r3, sl
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	3332      	adds	r3, #50	; 0x32
 80037fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	ea43 0308 	orr.w	r3, r3, r8
 8003808:	e783      	b.n	8003712 <UART_SetConfig+0xd2>
 800380a:	f7ff fb31 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800380e:	6867      	ldr	r7, [r4, #4]
 8003810:	2519      	movs	r5, #25
 8003812:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003816:	fb05 f300 	mul.w	r3, r5, r0
 800381a:	00bf      	lsls	r7, r7, #2
 800381c:	fbb3 f3f7 	udiv	r3, r3, r7
 8003820:	fbb3 f3f9 	udiv	r3, r3, r9
 8003824:	011f      	lsls	r7, r3, #4
 8003826:	f7ff fb23 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800382a:	6863      	ldr	r3, [r4, #4]
 800382c:	4368      	muls	r0, r5
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	fbb0 f8f3 	udiv	r8, r0, r3
 8003834:	f7ff fb1c 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 8003838:	6863      	ldr	r3, [r4, #4]
 800383a:	4368      	muls	r0, r5
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003842:	fbb3 f3f9 	udiv	r3, r3, r9
 8003846:	fb09 8313 	mls	r3, r9, r3, r8
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	3332      	adds	r3, #50	; 0x32
 800384e:	fbb3 f3f9 	udiv	r3, r3, r9
 8003852:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003856:	f7ff fb0b 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 800385a:	6862      	ldr	r2, [r4, #4]
 800385c:	4368      	muls	r0, r5
 800385e:	0092      	lsls	r2, r2, #2
 8003860:	fbb0 faf2 	udiv	sl, r0, r2
 8003864:	f7ff fb04 	bl	8002e70 <HAL_RCC_GetPCLK1Freq>
 8003868:	e7bd      	b.n	80037e6 <UART_SetConfig+0x1a6>
 800386a:	bf00      	nop
 800386c:	40011000 	.word	0x40011000
 8003870:	40011400 	.word	0x40011400

08003874 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003876:	4604      	mov	r4, r0
 8003878:	460e      	mov	r6, r1
 800387a:	4617      	mov	r7, r2
 800387c:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387e:	6821      	ldr	r1, [r4, #0]
 8003880:	680b      	ldr	r3, [r1, #0]
 8003882:	ea36 0303 	bics.w	r3, r6, r3
 8003886:	d101      	bne.n	800388c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003888:	2000      	movs	r0, #0
}
 800388a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 800388c:	1c6b      	adds	r3, r5, #1
 800388e:	d0f7      	beq.n	8003880 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003890:	b995      	cbnz	r5, 80038b8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800389a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	f022 0201 	bic.w	r2, r2, #1
 80038a2:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80038a4:	2320      	movs	r3, #32
 80038a6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80038aa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80038ae:	2300      	movs	r3, #0
 80038b0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80038b4:	2003      	movs	r0, #3
 80038b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038b8:	f001 fcd4 	bl	8005264 <HAL_GetTick>
 80038bc:	1bc0      	subs	r0, r0, r7
 80038be:	4285      	cmp	r5, r0
 80038c0:	d2dd      	bcs.n	800387e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80038c2:	e7e6      	b.n	8003892 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080038c4 <HAL_UART_Init>:
{
 80038c4:	b510      	push	{r4, lr}
  if (huart == NULL)
 80038c6:	4604      	mov	r4, r0
 80038c8:	b340      	cbz	r0, 800391c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80038ca:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80038ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80038d2:	b91b      	cbnz	r3, 80038dc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80038d4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80038d8:	f001 fd90 	bl	80053fc <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80038dc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80038de:	2324      	movs	r3, #36	; 0x24
 80038e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80038e4:	68d3      	ldr	r3, [r2, #12]
 80038e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038ea:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80038ec:	4620      	mov	r0, r4
 80038ee:	f7ff fea7 	bl	8003640 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038f2:	6823      	ldr	r3, [r4, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038fc:	695a      	ldr	r2, [r3, #20]
 80038fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003902:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003904:	68da      	ldr	r2, [r3, #12]
 8003906:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800390a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800390c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800390e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003910:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003912:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003916:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800391a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800391c:	2001      	movs	r0, #1
}
 800391e:	bd10      	pop	{r4, pc}

08003920 <HAL_UART_Transmit>:
{
 8003920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003924:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003926:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800392a:	2b20      	cmp	r3, #32
{
 800392c:	4604      	mov	r4, r0
 800392e:	460d      	mov	r5, r1
 8003930:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003932:	d14f      	bne.n	80039d4 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 8003934:	2900      	cmp	r1, #0
 8003936:	d04a      	beq.n	80039ce <HAL_UART_Transmit+0xae>
 8003938:	2a00      	cmp	r2, #0
 800393a:	d048      	beq.n	80039ce <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 800393c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003940:	2b01      	cmp	r3, #1
 8003942:	d047      	beq.n	80039d4 <HAL_UART_Transmit+0xb4>
 8003944:	2301      	movs	r3, #1
 8003946:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394a:	2300      	movs	r3, #0
 800394c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800394e:	2321      	movs	r3, #33	; 0x21
 8003950:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003954:	f001 fc86 	bl	8005264 <HAL_GetTick>
    huart->TxXferSize = Size;
 8003958:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 800395c:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800395e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003962:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003964:	b29b      	uxth	r3, r3
 8003966:	b96b      	cbnz	r3, 8003984 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003968:	463b      	mov	r3, r7
 800396a:	4632      	mov	r2, r6
 800396c:	2140      	movs	r1, #64	; 0x40
 800396e:	4620      	mov	r0, r4
 8003970:	f7ff ff80 	bl	8003874 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003974:	b9b0      	cbnz	r0, 80039a4 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8003976:	2320      	movs	r3, #32
 8003978:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 800397c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003984:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003986:	3b01      	subs	r3, #1
 8003988:	b29b      	uxth	r3, r3
 800398a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800398c:	68a3      	ldr	r3, [r4, #8]
 800398e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003992:	4632      	mov	r2, r6
 8003994:	463b      	mov	r3, r7
 8003996:	f04f 0180 	mov.w	r1, #128	; 0x80
 800399a:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800399c:	d10e      	bne.n	80039bc <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800399e:	f7ff ff69 	bl	8003874 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80039a2:	b110      	cbz	r0, 80039aa <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 80039a4:	2003      	movs	r0, #3
 80039a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80039aa:	882b      	ldrh	r3, [r5, #0]
 80039ac:	6822      	ldr	r2, [r4, #0]
 80039ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039b2:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80039b4:	6923      	ldr	r3, [r4, #16]
 80039b6:	b943      	cbnz	r3, 80039ca <HAL_UART_Transmit+0xaa>
          pData += 2U;
 80039b8:	3502      	adds	r5, #2
 80039ba:	e7d2      	b.n	8003962 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039bc:	f7ff ff5a 	bl	8003874 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80039c0:	2800      	cmp	r0, #0
 80039c2:	d1ef      	bne.n	80039a4 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80039c4:	6823      	ldr	r3, [r4, #0]
 80039c6:	782a      	ldrb	r2, [r5, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	3501      	adds	r5, #1
 80039cc:	e7c9      	b.n	8003962 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80039ce:	2001      	movs	r0, #1
 80039d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80039d4:	2002      	movs	r0, #2
}
 80039d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080039da <HAL_UART_TxCpltCallback>:
 80039da:	4770      	bx	lr

080039dc <HAL_UART_RxCpltCallback>:
 80039dc:	4770      	bx	lr

080039de <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039de:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80039e2:	2b22      	cmp	r3, #34	; 0x22
{
 80039e4:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039e6:	d136      	bne.n	8003a56 <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80039e8:	6883      	ldr	r3, [r0, #8]
 80039ea:	6901      	ldr	r1, [r0, #16]
 80039ec:	6802      	ldr	r2, [r0, #0]
 80039ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80039f4:	d123      	bne.n	8003a3e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039f6:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80039f8:	b9e9      	cbnz	r1, 8003a36 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039fe:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003a02:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003a04:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003a06:	3c01      	subs	r4, #1
 8003a08:	b2a4      	uxth	r4, r4
 8003a0a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003a0c:	b98c      	cbnz	r4, 8003a32 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a0e:	6803      	ldr	r3, [r0, #0]
 8003a10:	68da      	ldr	r2, [r3, #12]
 8003a12:	f022 0220 	bic.w	r2, r2, #32
 8003a16:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a1e:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a20:	695a      	ldr	r2, [r3, #20]
 8003a22:	f022 0201 	bic.w	r2, r2, #1
 8003a26:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003a28:	2320      	movs	r3, #32
 8003a2a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003a2e:	f7ff ffd5 	bl	80039dc <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8003a32:	2000      	movs	r0, #0
}
 8003a34:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003a36:	b2d2      	uxtb	r2, r2
 8003a38:	f823 2b01 	strh.w	r2, [r3], #1
 8003a3c:	e7e1      	b.n	8003a02 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003a3e:	b921      	cbnz	r1, 8003a4a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a40:	1c59      	adds	r1, r3, #1
 8003a42:	6852      	ldr	r2, [r2, #4]
 8003a44:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	e7dc      	b.n	8003a04 <UART_Receive_IT+0x26>
 8003a4a:	6852      	ldr	r2, [r2, #4]
 8003a4c:	1c59      	adds	r1, r3, #1
 8003a4e:	6281      	str	r1, [r0, #40]	; 0x28
 8003a50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a54:	e7f7      	b.n	8003a46 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8003a56:	2002      	movs	r0, #2
 8003a58:	bd10      	pop	{r4, pc}

08003a5a <HAL_UART_ErrorCallback>:
 8003a5a:	4770      	bx	lr

08003a5c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a5c:	6803      	ldr	r3, [r0, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a60:	68d9      	ldr	r1, [r3, #12]
{
 8003a62:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003a64:	0716      	lsls	r6, r2, #28
{
 8003a66:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a68:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003a6a:	d107      	bne.n	8003a7c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a6c:	0696      	lsls	r6, r2, #26
 8003a6e:	d55a      	bpl.n	8003b26 <HAL_UART_IRQHandler+0xca>
 8003a70:	068d      	lsls	r5, r1, #26
 8003a72:	d558      	bpl.n	8003b26 <HAL_UART_IRQHandler+0xca>
}
 8003a74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003a78:	f7ff bfb1 	b.w	80039de <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a7c:	f015 0501 	ands.w	r5, r5, #1
 8003a80:	d102      	bne.n	8003a88 <HAL_UART_IRQHandler+0x2c>
 8003a82:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003a86:	d04e      	beq.n	8003b26 <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a88:	07d3      	lsls	r3, r2, #31
 8003a8a:	d505      	bpl.n	8003a98 <HAL_UART_IRQHandler+0x3c>
 8003a8c:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a8e:	bf42      	ittt	mi
 8003a90:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003a92:	f043 0301 	orrmi.w	r3, r3, #1
 8003a96:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a98:	0750      	lsls	r0, r2, #29
 8003a9a:	d504      	bpl.n	8003aa6 <HAL_UART_IRQHandler+0x4a>
 8003a9c:	b11d      	cbz	r5, 8003aa6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a9e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003aa0:	f043 0302 	orr.w	r3, r3, #2
 8003aa4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003aa6:	0793      	lsls	r3, r2, #30
 8003aa8:	d504      	bpl.n	8003ab4 <HAL_UART_IRQHandler+0x58>
 8003aaa:	b11d      	cbz	r5, 8003ab4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003aac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ab4:	0716      	lsls	r6, r2, #28
 8003ab6:	d504      	bpl.n	8003ac2 <HAL_UART_IRQHandler+0x66>
 8003ab8:	b11d      	cbz	r5, 8003ac2 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003aba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003abc:	f043 0308 	orr.w	r3, r3, #8
 8003ac0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ac2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d066      	beq.n	8003b96 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ac8:	0695      	lsls	r5, r2, #26
 8003aca:	d504      	bpl.n	8003ad6 <HAL_UART_IRQHandler+0x7a>
 8003acc:	0688      	lsls	r0, r1, #26
 8003ace:	d502      	bpl.n	8003ad6 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003ad0:	4620      	mov	r0, r4
 8003ad2:	f7ff ff84 	bl	80039de <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ada:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003adc:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8003ade:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ae0:	d402      	bmi.n	8003ae8 <HAL_UART_IRQHandler+0x8c>
 8003ae2:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003ae6:	d01a      	beq.n	8003b1e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8003ae8:	f7ff fd9c 	bl	8003624 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aec:	6823      	ldr	r3, [r4, #0]
 8003aee:	695a      	ldr	r2, [r3, #20]
 8003af0:	0652      	lsls	r2, r2, #25
 8003af2:	d510      	bpl.n	8003b16 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003af4:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003af6:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003af8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003afc:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003afe:	b150      	cbz	r0, 8003b16 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b00:	4b25      	ldr	r3, [pc, #148]	; (8003b98 <HAL_UART_IRQHandler+0x13c>)
 8003b02:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b04:	f7fd fccc 	bl	80014a0 <HAL_DMA_Abort_IT>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	d044      	beq.n	8003b96 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b0c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003b0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b12:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003b14:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003b16:	4620      	mov	r0, r4
 8003b18:	f7ff ff9f 	bl	8003a5a <HAL_UART_ErrorCallback>
 8003b1c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003b1e:	f7ff ff9c 	bl	8003a5a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b22:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003b24:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b26:	0616      	lsls	r6, r2, #24
 8003b28:	d527      	bpl.n	8003b7a <HAL_UART_IRQHandler+0x11e>
 8003b2a:	060d      	lsls	r5, r1, #24
 8003b2c:	d525      	bpl.n	8003b7a <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b2e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003b32:	2a21      	cmp	r2, #33	; 0x21
 8003b34:	d12f      	bne.n	8003b96 <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003b36:	68a2      	ldr	r2, [r4, #8]
 8003b38:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003b3c:	6a22      	ldr	r2, [r4, #32]
 8003b3e:	d117      	bne.n	8003b70 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b40:	8811      	ldrh	r1, [r2, #0]
 8003b42:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003b46:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b48:	6921      	ldr	r1, [r4, #16]
 8003b4a:	b979      	cbnz	r1, 8003b6c <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8003b4c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8003b4e:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003b50:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003b52:	3a01      	subs	r2, #1
 8003b54:	b292      	uxth	r2, r2
 8003b56:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003b58:	b9ea      	cbnz	r2, 8003b96 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b5a:	68da      	ldr	r2, [r3, #12]
 8003b5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b60:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8003b6c:	3201      	adds	r2, #1
 8003b6e:	e7ee      	b.n	8003b4e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b70:	1c51      	adds	r1, r2, #1
 8003b72:	6221      	str	r1, [r4, #32]
 8003b74:	7812      	ldrb	r2, [r2, #0]
 8003b76:	605a      	str	r2, [r3, #4]
 8003b78:	e7ea      	b.n	8003b50 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b7a:	0650      	lsls	r0, r2, #25
 8003b7c:	d50b      	bpl.n	8003b96 <HAL_UART_IRQHandler+0x13a>
 8003b7e:	064a      	lsls	r2, r1, #25
 8003b80:	d509      	bpl.n	8003b96 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b88:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003b8a:	2320      	movs	r3, #32
 8003b8c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003b90:	4620      	mov	r0, r4
 8003b92:	f7ff ff22 	bl	80039da <HAL_UART_TxCpltCallback>
 8003b96:	bd70      	pop	{r4, r5, r6, pc}
 8003b98:	08003b9d 	.word	0x08003b9d

08003b9c <UART_DMAAbortOnError>:
{
 8003b9c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003ba4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003ba6:	f7ff ff58 	bl	8003a5a <HAL_UART_ErrorCallback>
 8003baa:	bd08      	pop	{r3, pc}

08003bac <I2C_Write>:


#include "I2C_1.h"
#include "stm32f4xx_hal.h"

I2C_Result_t I2C_Write(I2C_HandleTypeDef* hi2c, uint8_t device_address, uint8_t register_address, uint8_t data) {
 8003bac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t d[2];

	/* Format array to send */
	d[0] = register_address;
	d[1] = data;
 8003bae:	f88d 300d 	strb.w	r3, [sp, #13]

	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8003bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	d[0] = register_address;
 8003bb6:	f88d 200c 	strb.w	r2, [sp, #12]
	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	aa03      	add	r2, sp, #12
 8003bbe:	2302      	movs	r3, #2
I2C_Result_t I2C_Write(I2C_HandleTypeDef* hi2c, uint8_t device_address, uint8_t register_address, uint8_t data) {
 8003bc0:	4604      	mov	r4, r0
	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8003bc2:	f7fd ff25 	bl	8001a10 <HAL_I2C_Master_Transmit>
 8003bc6:	b118      	cbz	r0, 8003bd0 <I2C_Write+0x24>
		/* Check error */
		if (HAL_I2C_GetError(hi2c) != HAL_I2C_ERROR_AF) {
 8003bc8:	4620      	mov	r0, r4
 8003bca:	f7fe feff 	bl	80029cc <HAL_I2C_GetError>

		}

		/* Return error */
		return I2C_Result_Error;
 8003bce:	2001      	movs	r0, #1
	}

	/* Return OK */
	return I2C_Result_Ok;
}
 8003bd0:	b004      	add	sp, #16
 8003bd2:	bd10      	pop	{r4, pc}

08003bd4 <I2C_ReadMulti>:

I2C_Result_t I2C_ReadMulti(I2C_HandleTypeDef* hi2c, uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8003bd4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003bd8:	ac04      	add	r4, sp, #16

	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8003bda:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
I2C_Result_t I2C_ReadMulti(I2C_HandleTypeDef* hi2c, uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8003bde:	f804 2d01 	strb.w	r2, [r4, #-1]!
 8003be2:	4698      	mov	r8, r3
	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8003be4:	9700      	str	r7, [sp, #0]
 8003be6:	2301      	movs	r3, #1
 8003be8:	4622      	mov	r2, r4
I2C_Result_t I2C_ReadMulti(I2C_HandleTypeDef* hi2c, uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8003bea:	4605      	mov	r5, r0
	if (HAL_I2C_Master_Transmit(hi2c, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8003bec:	460e      	mov	r6, r1
 8003bee:	f7fd ff0f 	bl	8001a10 <HAL_I2C_Master_Transmit>
 8003bf2:	b130      	cbz	r0, 8003c02 <I2C_ReadMulti+0x2e>
		/* Check error */
		if (HAL_I2C_GetError(hi2c) != HAL_I2C_ERROR_AF) {
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	f7fe fee9 	bl	80029cc <HAL_I2C_GetError>

		}

		/* Return error */
		return I2C_Result_Error;
 8003bfa:	2001      	movs	r0, #1
	}

	/* Return OK */
	return I2C_Result_Ok;

}
 8003bfc:	b004      	add	sp, #16
 8003bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (HAL_I2C_Master_Receive(hi2c, device_address, data, count, 1000) != HAL_OK) {
 8003c02:	9700      	str	r7, [sp, #0]
 8003c04:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
 8003c08:	4642      	mov	r2, r8
 8003c0a:	4631      	mov	r1, r6
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	f7fd ffcd 	bl	8001bac <HAL_I2C_Master_Receive>
 8003c12:	2800      	cmp	r0, #0
 8003c14:	d0f2      	beq.n	8003bfc <I2C_ReadMulti+0x28>
 8003c16:	e7ed      	b.n	8003bf4 <I2C_ReadMulti+0x20>

08003c18 <MPU9250_Init>:
#define YA_OFFSET_H         0x7A
#define YA_OFFSET_L         0x7B
#define ZA_OFFSET_H         0x7D
#define ZA_OFFSET_L         0x7E

MPU9250_Result_t MPU9250_Init(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250, MPU9250_Device_t dev) {
 8003c18:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003c1a:	460c      	mov	r4, r1
    uint8_t data, rawData[3];

    /* Set values */
    MPU9250->I2C_Addr = MPU9250_I2C_ADDR | (uint8_t)dev;
    MPU9250->I2C_Addr_Mag = MPU9250_I2C_ADDR_MAG;
 8003c1c:	2318      	movs	r3, #24
    MPU9250->I2C_Addr = MPU9250_I2C_ADDR | (uint8_t)dev;
 8003c1e:	f042 01d0 	orr.w	r1, r2, #208	; 0xd0

    /* Check who I am */
		I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, WHO_AM_I_MPU9250, &data, 1);
 8003c22:	2601      	movs	r6, #1
    MPU9250->I2C_Addr_Mag = MPU9250_I2C_ADDR_MAG;
 8003c24:	f884 30b5 	strb.w	r3, [r4, #181]	; 0xb5
    MPU9250->I2C_Addr = MPU9250_I2C_ADDR | (uint8_t)dev;
 8003c28:	f884 10b4 	strb.w	r1, [r4, #180]	; 0xb4
		I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, WHO_AM_I_MPU9250, &data, 1);
 8003c2c:	f10d 030b 	add.w	r3, sp, #11
 8003c30:	9600      	str	r6, [sp, #0]
 8003c32:	2275      	movs	r2, #117	; 0x75
MPU9250_Result_t MPU9250_Init(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250, MPU9250_Device_t dev) {
 8003c34:	4605      	mov	r5, r0
		I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, WHO_AM_I_MPU9250, &data, 1);
 8003c36:	f7ff ffcd 	bl	8003bd4 <I2C_ReadMulti>
    if (data != 0x71) { //modified from 0x71 to 0x73
 8003c3a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8003c3e:	2b71      	cmp	r3, #113	; 0x71
 8003c40:	f040 80de 	bne.w	8003e00 <MPU9250_Init+0x1e8>
        return MPU9250_Result_DeviceNotConnected;
    }

    // wake up device
		I2C_Write(hi2c, MPU9250->I2C_Addr, PWR_MGMT_1, 0x00);
 8003c44:	2300      	movs	r3, #0
 8003c46:	226b      	movs	r2, #107	; 0x6b
 8003c48:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	f7ff ffad 	bl	8003bac <I2C_Write>
    //Delayms(100); // Wait for all registers to reset

    // get stable time source
    I2C_Write(hi2c, MPU9250->I2C_Addr, PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 8003c52:	4633      	mov	r3, r6
 8003c54:	226b      	movs	r2, #107	; 0x6b
 8003c56:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	f7ff ffa6 	bl	8003bac <I2C_Write>
    // Disable FSYNC and set thermometer and gyro bandwidth to 41 and 42 Hz, respectively;
    // minimum delay time for this setting is 5.9 ms, which means sensor fusion update rates cannot
    // be higher than 1 / 0.0059 = 170 Hz
    // DLPF_CFG = bits 2:0 = 011; this limits the sample rate to 1000 Hz for both
    // With the MPU9250, it is possible to get gyro sample rates of 32 kHz (!), 8 kHz, or 1 kHz
    I2C_Write(hi2c, MPU9250->I2C_Addr, CONFIG, 0x04);
 8003c60:	2304      	movs	r3, #4
 8003c62:	221a      	movs	r2, #26
 8003c64:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003c68:	4628      	mov	r0, r5
 8003c6a:	f7ff ff9f 	bl	8003bac <I2C_Write>
    // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
    I2C_Write(hi2c, MPU9250->I2C_Addr, SMPLRT_DIV, 0x00);  // Use a 1000 Hz rate; a rate consistent with the filter update rate
 8003c6e:	2300      	movs	r3, #0
 8003c70:	2219      	movs	r2, #25
 8003c72:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003c76:	4628      	mov	r0, r5
 8003c78:	f7ff ff98 	bl	8003bac <I2C_Write>
                            // determined inset in CONFIG above

    // Set gyroscope full scale range
    // Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, GYRO_CONFIG, &data, 1); // get current GYRO_CONFIG register value
 8003c7c:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003c80:	9600      	str	r6, [sp, #0]
 8003c82:	f10d 030b 	add.w	r3, sp, #11
 8003c86:	221b      	movs	r2, #27
 8003c88:	4628      	mov	r0, r5
 8003c8a:	f7ff ffa3 	bl	8003bd4 <I2C_ReadMulti>
    // c = c & ~0xE0; // Clear self-test bits [7:5]
    data &= ~0x02; // Clear Fchoice bits [1:0]
    data &= ~0x18; // Clear AFS bits [4:3]
 8003c8e:	f89d 300b 	ldrb.w	r3, [sp, #11]
		/**************************************/
		data |= MPU9250_GyroSens_2000DPS<<3; // Set 2000dps for the gyro rather than 250dps
		/**************************************/

    // c =| 0x00; // Set Fchoice for the gyro to 11 by writing its inverse to bits 1:0 of GYRO_CONFIG
    I2C_Write(hi2c, MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 8003c92:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
    data &= ~0x18; // Clear AFS bits [4:3]
 8003c96:	f023 031a 	bic.w	r3, r3, #26
		data |= MPU9250_GyroSens_2000DPS<<3; // Set 2000dps for the gyro rather than 250dps
 8003c9a:	f043 0318 	orr.w	r3, r3, #24
    I2C_Write(hi2c, MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 8003c9e:	221b      	movs	r2, #27
 8003ca0:	4628      	mov	r0, r5
		data |= MPU9250_GyroSens_2000DPS<<3; // Set 2000dps for the gyro rather than 250dps
 8003ca2:	f88d 300b 	strb.w	r3, [sp, #11]
    I2C_Write(hi2c, MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 8003ca6:	f7ff ff81 	bl	8003bac <I2C_Write>

    // Set accelerometer full-scale range configuration
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG, &data, 1); // get current ACCEL_CONFIG register value
 8003caa:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003cae:	9600      	str	r6, [sp, #0]
 8003cb0:	f10d 030b 	add.w	r3, sp, #11
 8003cb4:	221c      	movs	r2, #28
 8003cb6:	4628      	mov	r0, r5
 8003cb8:	f7ff ff8c 	bl	8003bd4 <I2C_ReadMulti>
    // c = c & ~0xE0; // Clear self-test bits [7:5]
    data &= ~0x18;  // Clear AFS bits [4:3]
 8003cbc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    data |= 0x00 << 3; // Set full scale range for the accelerometer
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 8003cc0:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
    data &= ~0x18;  // Clear AFS bits [4:3]
 8003cc4:	f003 03e7 	and.w	r3, r3, #231	; 0xe7
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 8003cc8:	221c      	movs	r2, #28
 8003cca:	4628      	mov	r0, r5
    data &= ~0x18;  // Clear AFS bits [4:3]
 8003ccc:	f88d 300b 	strb.w	r3, [sp, #11]
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 8003cd0:	f7ff ff6c 	bl	8003bac <I2C_Write>

    // Set accelerometer sample rate configuration
    // It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
    // accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG2, &data, 1); // get current ACCEL_CONFIG2 register value
 8003cd4:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003cd8:	9600      	str	r6, [sp, #0]
 8003cda:	f10d 030b 	add.w	r3, sp, #11
 8003cde:	221d      	movs	r2, #29
 8003ce0:	4628      	mov	r0, r5
 8003ce2:	f7ff ff77 	bl	8003bd4 <I2C_ReadMulti>
    data &= ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8003ce6:	f89d 300b 	ldrb.w	r3, [sp, #11]
    data |= 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 8003cea:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
    data &= ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8003cee:	f023 030f 	bic.w	r3, r3, #15
    data |= 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8003cf2:	f043 0303 	orr.w	r3, r3, #3
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 8003cf6:	221d      	movs	r2, #29
 8003cf8:	4628      	mov	r0, r5
    data |= 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8003cfa:	f88d 300b 	strb.w	r3, [sp, #11]
    I2C_Write(hi2c, MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 8003cfe:	f7ff ff55 	bl	8003bac <I2C_Write>

    // Configure Interrupts and Bypass Enable
    // Set interrupt pin active high, push-pull, hold interrupt pin level HIGH until interrupt cleared,
    // clear on read of INT_STATUS, and enable I2C_BYPASS_EN so additional chips
    // can join the I2C bus and all can be controlled by the Arduino as master
    I2C_Write(hi2c, MPU9250->I2C_Addr, INT_PIN_CFG, 0x22);
 8003d02:	2322      	movs	r3, #34	; 0x22
 8003d04:	2237      	movs	r2, #55	; 0x37
 8003d06:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	f7ff ff4e 	bl	8003bac <I2C_Write>
    I2C_Write(hi2c, MPU9250->I2C_Addr, INT_ENABLE, 0x01);
 8003d10:	4633      	mov	r3, r6
 8003d12:	2238      	movs	r2, #56	; 0x38
 8003d14:	f894 10b4 	ldrb.w	r1, [r4, #180]	; 0xb4
 8003d18:	4628      	mov	r0, r5
 8003d1a:	f7ff ff47 	bl	8003bac <I2C_Write>

    I2C_Write(hi2c, MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x00); // Power down magnetometer
 8003d1e:	2300      	movs	r3, #0
 8003d20:	220a      	movs	r2, #10
 8003d22:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003d26:	4628      	mov	r0, r5
 8003d28:	f7ff ff40 	bl	8003bac <I2C_Write>
    //Delayms(10);
    I2C_Write(hi2c, MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 8003d2c:	230f      	movs	r3, #15
 8003d2e:	220a      	movs	r2, #10
 8003d30:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003d34:	4628      	mov	r0, r5
 8003d36:	f7ff ff39 	bl	8003bac <I2C_Write>
    //Delayms(10);

		I2C_ReadMulti(hi2c, MPU9250->I2C_Addr_Mag, AK8963_ASAX, &rawData[0], 3);
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	2210      	movs	r2, #16
 8003d3e:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	4628      	mov	r0, r5
 8003d46:	ab03      	add	r3, sp, #12
 8003d48:	f7ff ff44 	bl	8003bd4 <I2C_ReadMulti>
		//I2C_Read(hi2c, AK8963_ASTC, AK8963_ASAY, &rawData[1]);
		//I2C_Read(hi2c, AK8963_ASTC, AK8963_ASAZ, &rawData[2]);

		MPU9250->magCalibrationX =  (float)(rawData[0] - 128)/256. + 1.;   // Return x-axis sensitivity adjustment values, etc.
 8003d4c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003d50:	3880      	subs	r0, #128	; 0x80
 8003d52:	ee07 0a90 	vmov	s15, r0
 8003d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d5a:	ee17 0a90 	vmov	r0, s15
 8003d5e:	f7fc fb9f 	bl	80004a0 <__aeabi_f2d>
 8003d62:	2200      	movs	r2, #0
 8003d64:	4b27      	ldr	r3, [pc, #156]	; (8003e04 <MPU9250_Init+0x1ec>)
 8003d66:	f7fc fbef 	bl	8000548 <__aeabi_dmul>
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	4b26      	ldr	r3, [pc, #152]	; (8003e08 <MPU9250_Init+0x1f0>)
 8003d6e:	f7fc fa39 	bl	80001e4 <__adddf3>
 8003d72:	f7fc fec1 	bl	8000af8 <__aeabi_d2f>
 8003d76:	6460      	str	r0, [r4, #68]	; 0x44
		MPU9250->magCalibrationY =  (float)(rawData[1] - 128)/256. + 1.;
 8003d78:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8003d7c:	3880      	subs	r0, #128	; 0x80
 8003d7e:	ee07 0a90 	vmov	s15, r0
 8003d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d86:	ee17 0a90 	vmov	r0, s15
 8003d8a:	f7fc fb89 	bl	80004a0 <__aeabi_f2d>
 8003d8e:	2200      	movs	r2, #0
 8003d90:	4b1c      	ldr	r3, [pc, #112]	; (8003e04 <MPU9250_Init+0x1ec>)
 8003d92:	f7fc fbd9 	bl	8000548 <__aeabi_dmul>
 8003d96:	2200      	movs	r2, #0
 8003d98:	4b1b      	ldr	r3, [pc, #108]	; (8003e08 <MPU9250_Init+0x1f0>)
 8003d9a:	f7fc fa23 	bl	80001e4 <__adddf3>
 8003d9e:	f7fc feab 	bl	8000af8 <__aeabi_d2f>
 8003da2:	64a0      	str	r0, [r4, #72]	; 0x48
		MPU9250->magCalibrationZ =  (float)(rawData[2] - 128)/256. + 1.;
 8003da4:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8003da8:	3880      	subs	r0, #128	; 0x80
 8003daa:	ee07 0a90 	vmov	s15, r0
 8003dae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003db2:	ee17 0a90 	vmov	r0, s15
 8003db6:	f7fc fb73 	bl	80004a0 <__aeabi_f2d>
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4b11      	ldr	r3, [pc, #68]	; (8003e04 <MPU9250_Init+0x1ec>)
 8003dbe:	f7fc fbc3 	bl	8000548 <__aeabi_dmul>
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <MPU9250_Init+0x1f0>)
 8003dc6:	f7fc fa0d 	bl	80001e4 <__adddf3>
 8003dca:	f7fc fe95 	bl	8000af8 <__aeabi_d2f>

    I2C_Write(hi2c, MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x00); // Power down magnetometer
 8003dce:	2300      	movs	r3, #0
		MPU9250->magCalibrationZ =  (float)(rawData[2] - 128)/256. + 1.;
 8003dd0:	64e0      	str	r0, [r4, #76]	; 0x4c
    I2C_Write(hi2c, MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x00); // Power down magnetometer
 8003dd2:	220a      	movs	r2, #10
 8003dd4:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003dd8:	4628      	mov	r0, r5
 8003dda:	f7ff fee7 	bl	8003bac <I2C_Write>
    //Delayms(10);
    // Configure the magnetometer for continuous read and highest resolution
    // set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
    // and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
    I2C_Write(hi2c, MPU9250->I2C_Addr_Mag, AK8963_CNTL, 1 << 4 | 6); // Set magnetometer data resolution and sample ODR
 8003dde:	2316      	movs	r3, #22
 8003de0:	220a      	movs	r2, #10
 8003de2:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003de6:	4628      	mov	r0, r5
 8003de8:	f7ff fee0 	bl	8003bac <I2C_Write>
    //Delayms(10);

    /* Calculate multiplicators */
    MPU9250->AMult = 2.0f / 32768.0f;
 8003dec:	f04f 5362 	mov.w	r3, #947912704	; 0x38800000
 8003df0:	63a3      	str	r3, [r4, #56]	; 0x38
    MPU9250->GMult = 2000.0f / 32768.0f; // modified from 250.0f to 2000.0f to increase gyro sensitivity
 8003df2:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <MPU9250_Init+0x1f4>)
 8003df4:	63e3      	str	r3, [r4, #60]	; 0x3c
    MPU9250->MMult = 10.0f * 4912.0f / 32768.0f;
 8003df6:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <MPU9250_Init+0x1f8>)
 8003df8:	6423      	str	r3, [r4, #64]	; 0x40

    return MPU9250_Result_Ok;
 8003dfa:	2000      	movs	r0, #0
}
 8003dfc:	b004      	add	sp, #16
 8003dfe:	bd70      	pop	{r4, r5, r6, pc}
        return MPU9250_Result_DeviceNotConnected;
 8003e00:	2002      	movs	r0, #2
 8003e02:	e7fb      	b.n	8003dfc <MPU9250_Init+0x1e4>
 8003e04:	3f700000 	.word	0x3f700000
 8003e08:	3ff00000 	.word	0x3ff00000
 8003e0c:	3d7a0000 	.word	0x3d7a0000
 8003e10:	3fbfe000 	.word	0x3fbfe000

08003e14 <MPU9250_ReadAcce>:

MPU9250_Result_t MPU9250_ReadAcce(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003e14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t data[6];

    /* Read accelerometer data */
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, ACCEL_XOUT_H, data, 6);
 8003e16:	2306      	movs	r3, #6
MPU9250_Result_t MPU9250_ReadAcce(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003e18:	460c      	mov	r4, r1
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, ACCEL_XOUT_H, data, 6);
 8003e1a:	223b      	movs	r2, #59	; 0x3b
 8003e1c:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	ab02      	add	r3, sp, #8
 8003e24:	f7ff fed6 	bl	8003bd4 <I2C_ReadMulti>

    MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 8003e28:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003e2c:	f89d 1009 	ldrb.w	r1, [sp, #9]
    MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 8003e30:	f89d 200b 	ldrb.w	r2, [sp, #11]
    MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 8003e34:	f89d 000c 	ldrb.w	r0, [sp, #12]

    MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8003e38:	edd4 6a0e 	vldr	s13, [r4, #56]	; 0x38
    MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 8003e3c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8003e40:	b209      	sxth	r1, r1
    MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 8003e42:	f89d 300a 	ldrb.w	r3, [sp, #10]
    MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 8003e46:	84a1      	strh	r1, [r4, #36]	; 0x24
    MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8003e48:	ee07 1a90 	vmov	s15, r1
    MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 8003e4c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8003e50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 8003e54:	f89d 300d 	ldrb.w	r3, [sp, #13]
    MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 8003e58:	b212      	sxth	r2, r2
    MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 8003e5a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8003e5e:	ee27 7a26 	vmul.f32	s14, s14, s13
    MPU9250->Ay = (float)MPU9250->Ay_Raw * MPU9250->AMult;
 8003e62:	ee07 2a90 	vmov	s15, r2
    MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 8003e66:	b21b      	sxth	r3, r3
    MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8003e68:	ed84 7a00 	vstr	s14, [r4]
    MPU9250->Ay = (float)MPU9250->Ay_Raw * MPU9250->AMult;
 8003e6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    MPU9250->Az = (float)MPU9250->Az_Raw * MPU9250->AMult;
 8003e70:	ee07 3a90 	vmov	s15, r3
 8003e74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    MPU9250->Ay = (float)MPU9250->Ay_Raw * MPU9250->AMult;
 8003e78:	ee27 7a26 	vmul.f32	s14, s14, s13
    MPU9250->Az = (float)MPU9250->Az_Raw * MPU9250->AMult;
 8003e7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 8003e80:	84e2      	strh	r2, [r4, #38]	; 0x26
    MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 8003e82:	8523      	strh	r3, [r4, #40]	; 0x28
    MPU9250->Ay = (float)MPU9250->Ay_Raw * MPU9250->AMult;
 8003e84:	ed84 7a01 	vstr	s14, [r4, #4]
    MPU9250->Az = (float)MPU9250->Az_Raw * MPU9250->AMult;
 8003e88:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8003e8c:	b004      	add	sp, #16
 8003e8e:	bd10      	pop	{r4, pc}

08003e90 <MPU9250_ReadGyro>:

MPU9250_Result_t MPU9250_ReadGyro(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003e90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t data[6];
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, GYRO_XOUT_H, data, 6);
 8003e92:	2306      	movs	r3, #6
MPU9250_Result_t MPU9250_ReadGyro(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003e94:	460c      	mov	r4, r1
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, GYRO_XOUT_H, data, 6);
 8003e96:	2243      	movs	r2, #67	; 0x43
 8003e98:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	ab02      	add	r3, sp, #8
 8003ea0:	f7ff fe98 	bl	8003bd4 <I2C_ReadMulti>

    MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8003ea4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003ea8:	f89d 1009 	ldrb.w	r1, [sp, #9]
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];

    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003eac:	ed94 6a0f 	vldr	s12, [r4, #60]	; 0x3c
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8003eb0:	f89d 200b 	ldrb.w	r2, [sp, #11]
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8003eb4:	f89d 000c 	ldrb.w	r0, [sp, #12]
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003eb8:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003f1c <MPU9250_ReadGyro+0x8c>
    MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8003ebc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8003ec0:	b209      	sxth	r1, r1
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003ec2:	ee07 1a90 	vmov	s15, r1
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8003ec6:	f89d 300a 	ldrb.w	r3, [sp, #10]
    MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8003eca:	8561      	strh	r1, [r4, #42]	; 0x2a
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003ecc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8003ed0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003ed4:	ee27 7a06 	vmul.f32	s14, s14, s12
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8003ed8:	f89d 300d 	ldrb.w	r3, [sp, #13]
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8003edc:	b212      	sxth	r2, r2
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8003ede:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003ee2:	ee27 7a26 	vmul.f32	s14, s14, s13
    MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult*0.0174532925f;
 8003ee6:	ee07 2a90 	vmov	s15, r2
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8003eea:	b21b      	sxth	r3, r3
    MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult*0.0174532925f;//added *0.0174532925f to convert deg to rad
 8003eec:	ed84 7a03 	vstr	s14, [r4, #12]
    MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult*0.0174532925f;
 8003ef0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    MPU9250->Gz = (float)MPU9250->Gz_Raw * MPU9250->GMult*0.0174532925f;
 8003ef4:	ee07 3a90 	vmov	s15, r3
 8003ef8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult*0.0174532925f;
 8003efc:	ee27 7a06 	vmul.f32	s14, s14, s12
    MPU9250->Gz = (float)MPU9250->Gz_Raw * MPU9250->GMult*0.0174532925f;
 8003f00:	ee67 7a86 	vmul.f32	s15, s15, s12
    MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult*0.0174532925f;
 8003f04:	ee27 7a26 	vmul.f32	s14, s14, s13
    MPU9250->Gz = (float)MPU9250->Gz_Raw * MPU9250->GMult*0.0174532925f;
 8003f08:	ee67 7aa6 	vmul.f32	s15, s15, s13
    MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8003f0c:	85a2      	strh	r2, [r4, #44]	; 0x2c
    MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8003f0e:	85e3      	strh	r3, [r4, #46]	; 0x2e
    MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult*0.0174532925f;
 8003f10:	ed84 7a04 	vstr	s14, [r4, #16]
    MPU9250->Gz = (float)MPU9250->Gz_Raw * MPU9250->GMult*0.0174532925f;
 8003f14:	edc4 7a05 	vstr	s15, [r4, #20]
}
 8003f18:	b004      	add	sp, #16
 8003f1a:	bd10      	pop	{r4, pc}
 8003f1c:	3c8efa35 	.word	0x3c8efa35

08003f20 <MPU9250_ReadMag>:

MPU9250_Result_t MPU9250_ReadMag(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003f20:	b530      	push	{r4, r5, lr}
 8003f22:	b087      	sub	sp, #28
    uint8_t data[7];
    uint8_t check;

    /* Check status */
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr_Mag, AK8963_ST1, &check, 1);
 8003f24:	2301      	movs	r3, #1
 8003f26:	2202      	movs	r2, #2
MPU9250_Result_t MPU9250_ReadMag(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003f28:	460c      	mov	r4, r1
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr_Mag, AK8963_ST1, &check, 1);
 8003f2a:	f891 10b5 	ldrb.w	r1, [r1, #181]	; 0xb5
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	f10d 030f 	add.w	r3, sp, #15
MPU9250_Result_t MPU9250_ReadMag(I2C_HandleTypeDef* hi2c, MPU9250_t* MPU9250) {
 8003f34:	4605      	mov	r5, r0
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr_Mag, AK8963_ST1, &check, 1);
 8003f36:	f7ff fe4d 	bl	8003bd4 <I2C_ReadMulti>

    if (check & 0x01) {
 8003f3a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8003f3e:	07da      	lsls	r2, r3, #31
 8003f40:	d521      	bpl.n	8003f86 <MPU9250_ReadMag+0x66>
        I2C_ReadMulti(hi2c, MPU9250->I2C_Addr_Mag, AK8963_XOUT_L, data, 7);
 8003f42:	2307      	movs	r3, #7
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	f894 10b5 	ldrb.w	r1, [r4, #181]	; 0xb5
 8003f4a:	ab04      	add	r3, sp, #16
 8003f4c:	2203      	movs	r2, #3
 8003f4e:	4628      	mov	r0, r5
 8003f50:	f7ff fe40 	bl	8003bd4 <I2C_ReadMulti>
        if (!(data[6] & 0x08)) {
 8003f54:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003f58:	071b      	lsls	r3, r3, #28
 8003f5a:	d414      	bmi.n	8003f86 <MPU9250_ReadMag+0x66>
            MPU9250->Mx_Raw = ((int16_t)data[1] << 8) | data[0];
 8003f5c:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8003f60:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003f64:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f68:	8623      	strh	r3, [r4, #48]	; 0x30
            MPU9250->My_Raw = ((int16_t)data[3] << 8) | data[2];
 8003f6a:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8003f6e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8003f72:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f76:	8663      	strh	r3, [r4, #50]	; 0x32
            MPU9250->Mz_Raw = ((int16_t)data[5] << 8) | data[4];
 8003f78:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8003f7c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003f80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003f84:	86a3      	strh	r3, [r4, #52]	; 0x34
//						MPU9250->Mx = MPU9250->Mx_Raw * MPU9250->MMult * MPU9250->magCalibrationX;  // get actual magnetometer value, this depends on scale being set
//						MPU9250->My = MPU9250->My_Raw * MPU9250->MMult * MPU9250->magCalibrationY;
//						MPU9250->Mz = MPU9250->Mz_Raw * MPU9250->MMult * MPU9250->magCalibrationZ;
        }
    }
}
 8003f86:	b007      	add	sp, #28
 8003f88:	bd30      	pop	{r4, r5, pc}

08003f8a <MPU9250_DataReady>:

MPU9250_Result_t MPU9250_DataReady(I2C_HandleTypeDef* hi2c ,MPU9250_t* MPU9250) {
 8003f8a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t data;
    I2C_ReadMulti(hi2c, MPU9250->I2C_Addr, INT_STATUS, &data, 1);
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	223a      	movs	r2, #58	; 0x3a
 8003f96:	f10d 030f 	add.w	r3, sp, #15
 8003f9a:	f7ff fe1b 	bl	8003bd4 <I2C_ReadMulti>

    if (data & 0x01) {
        return MPU9250_Result_Ok;
 8003f9e:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8003fa2:	43c0      	mvns	r0, r0
    }
    return MPU9250_Result_Error;
}
 8003fa4:	f000 0001 	and.w	r0, r0, #1
 8003fa8:	b005      	add	sp, #20
 8003faa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003fb0 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8003fb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8003fb2:	2210      	movs	r2, #16
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4668      	mov	r0, sp
 8003fb8:	f001 faf0 	bl	800559c <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8003fbc:	4819      	ldr	r0, [pc, #100]	; (8004024 <MX_ADC3_Init+0x74>)
 8003fbe:	4b1a      	ldr	r3, [pc, #104]	; (8004028 <MX_ADC3_Init+0x78>)
  hadc3.Init.ScanConvMode = ENABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = ENABLE;
  hadc3.Init.NbrOfDiscConversion = 1;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fc0:	4a1a      	ldr	r2, [pc, #104]	; (800402c <MX_ADC3_Init+0x7c>)
  hadc3.Instance = ADC3;
 8003fc2:	6003      	str	r3, [r0, #0]
  hadc3.Init.ScanConvMode = ENABLE;
 8003fc4:	2401      	movs	r4, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003fc6:	2300      	movs	r3, #0
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fc8:	6282      	str	r2, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 2;
 8003fca:	2202      	movs	r2, #2
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003fcc:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003fce:	6083      	str	r3, [r0, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8003fd0:	6104      	str	r4, [r0, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8003fd2:	7603      	strb	r3, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = ENABLE;
 8003fd4:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.NbrOfDiscConversion = 1;
 8003fd8:	6244      	str	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003fda:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fdc:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 2;
 8003fde:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003fe0:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003fe4:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003fe6:	f7fc ff9d 	bl	8000f24 <HAL_ADC_Init>
 8003fea:	b108      	cbz	r0, 8003ff0 <MX_ADC3_Init+0x40>
  {
    Error_Handler();
 8003fec:	f000 fcc6 	bl	800497c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003ff0:	230e      	movs	r3, #14
  sConfig.Rank = 1;
 8003ff2:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003ff6:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003ff8:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003ffa:	480a      	ldr	r0, [pc, #40]	; (8004024 <MX_ADC3_Init+0x74>)
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8003ffc:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003ffe:	f7fd f94d 	bl	800129c <HAL_ADC_ConfigChannel>
 8004002:	b108      	cbz	r0, 8004008 <MX_ADC3_Init+0x58>
  {
    Error_Handler();
 8004004:	f000 fcba 	bl	800497c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
  sConfig.Rank = 2;
 8004008:	220f      	movs	r2, #15
 800400a:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800400c:	4669      	mov	r1, sp
 800400e:	4805      	ldr	r0, [pc, #20]	; (8004024 <MX_ADC3_Init+0x74>)
  sConfig.Rank = 2;
 8004010:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004014:	f7fd f942 	bl	800129c <HAL_ADC_ConfigChannel>
 8004018:	b108      	cbz	r0, 800401e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800401a:	f000 fcaf 	bl	800497c <Error_Handler>
  }

}
 800401e:	b004      	add	sp, #16
 8004020:	bd10      	pop	{r4, pc}
 8004022:	bf00      	nop
 8004024:	20000250 	.word	0x20000250
 8004028:	40012200 	.word	0x40012200
 800402c:	0f000001 	.word	0x0f000001

08004030 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004030:	b510      	push	{r4, lr}
 8004032:	4604      	mov	r4, r0
 8004034:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004036:	2214      	movs	r2, #20
 8004038:	2100      	movs	r1, #0
 800403a:	a803      	add	r0, sp, #12
 800403c:	f001 faae 	bl	800559c <memset>
  if(adcHandle->Instance==ADC3)
 8004040:	6822      	ldr	r2, [r4, #0]
 8004042:	4b16      	ldr	r3, [pc, #88]	; (800409c <HAL_ADC_MspInit+0x6c>)
 8004044:	429a      	cmp	r2, r3
 8004046:	d126      	bne.n	8004096 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004048:	f503 338b 	add.w	r3, r3, #71168	; 0x11600
 800404c:	2400      	movs	r4, #0
 800404e:	9401      	str	r4, [sp, #4]
 8004050:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PF5     ------> ADC3_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004052:	4813      	ldr	r0, [pc, #76]	; (80040a0 <HAL_ADC_MspInit+0x70>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8004054:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004058:	645a      	str	r2, [r3, #68]	; 0x44
 800405a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004060:	9201      	str	r2, [sp, #4]
 8004062:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004064:	9402      	str	r4, [sp, #8]
 8004066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	631a      	str	r2, [r3, #48]	; 0x30
 800406e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	9302      	str	r3, [sp, #8]
 8004076:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004078:	2330      	movs	r3, #48	; 0x30
 800407a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800407c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800407e:	2303      	movs	r3, #3
 8004080:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004082:	f7fd fa23 	bl	80014cc <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004086:	2012      	movs	r0, #18
 8004088:	4622      	mov	r2, r4
 800408a:	4621      	mov	r1, r4
 800408c:	f7fd f9b0 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004090:	2012      	movs	r0, #18
 8004092:	f7fd f9e1 	bl	8001458 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8004096:	b008      	add	sp, #32
 8004098:	bd10      	pop	{r4, pc}
 800409a:	bf00      	nop
 800409c:	40012200 	.word	0x40012200
 80040a0:	40021400 	.word	0x40021400

080040a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80040a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040a8:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040aa:	2214      	movs	r2, #20
 80040ac:	2100      	movs	r1, #0
 80040ae:	a807      	add	r0, sp, #28
 80040b0:	f001 fa74 	bl	800559c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040b4:	2400      	movs	r4, #0
 80040b6:	4b43      	ldr	r3, [pc, #268]	; (80041c4 <MX_GPIO_Init+0x120>)
 80040b8:	9400      	str	r4, [sp, #0]
 80040ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80040bc:	4e42      	ldr	r6, [pc, #264]	; (80041c8 <MX_GPIO_Init+0x124>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80040be:	4f43      	ldr	r7, [pc, #268]	; (80041cc <MX_GPIO_Init+0x128>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c0:	f042 0204 	orr.w	r2, r2, #4
 80040c4:	631a      	str	r2, [r3, #48]	; 0x30
 80040c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040c8:	f002 0204 	and.w	r2, r2, #4
 80040cc:	9200      	str	r2, [sp, #0]
 80040ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80040d0:	9401      	str	r4, [sp, #4]
 80040d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040d4:	f042 0220 	orr.w	r2, r2, #32
 80040d8:	631a      	str	r2, [r3, #48]	; 0x30
 80040da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040dc:	f002 0220 	and.w	r2, r2, #32
 80040e0:	9201      	str	r2, [sp, #4]
 80040e2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80040e4:	9402      	str	r4, [sp, #8]
 80040e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80040ec:	631a      	str	r2, [r3, #48]	; 0x30
 80040ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040f0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80040f4:	9202      	str	r2, [sp, #8]
 80040f6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80040f8:	9403      	str	r4, [sp, #12]
 80040fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040fc:	f042 0210 	orr.w	r2, r2, #16
 8004100:	631a      	str	r2, [r3, #48]	; 0x30
 8004102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004104:	f002 0210 	and.w	r2, r2, #16
 8004108:	9203      	str	r2, [sp, #12]
 800410a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800410c:	9404      	str	r4, [sp, #16]
 800410e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004110:	f042 0208 	orr.w	r2, r2, #8
 8004114:	631a      	str	r2, [r3, #48]	; 0x30
 8004116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004118:	f002 0208 	and.w	r2, r2, #8
 800411c:	9204      	str	r2, [sp, #16]
 800411e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004120:	9405      	str	r4, [sp, #20]
 8004122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	631a      	str	r2, [r3, #48]	; 0x30
 800412a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800412c:	f002 0201 	and.w	r2, r2, #1
 8004130:	9205      	str	r2, [sp, #20]
 8004132:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004134:	9406      	str	r4, [sp, #24]
 8004136:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004138:	f042 0202 	orr.w	r2, r2, #2
 800413c:	631a      	str	r2, [r3, #48]	; 0x30
 800413e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8004146:	4622      	mov	r2, r4
 8004148:	4630      	mov	r0, r6
 800414a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800414e:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8004150:	f7fd fa9c 	bl	800168c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8004154:	4622      	mov	r2, r4
 8004156:	4638      	mov	r0, r7
 8004158:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800415c:	f7fd fa96 	bl	800168c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF6 PF7 PF8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004160:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8004162:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004166:	a907      	add	r1, sp, #28
 8004168:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800416a:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800416c:	f44f 68c0 	mov.w	r8, #1536	; 0x600
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004170:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004172:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004174:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004176:	f7fd f9a9 	bl	80014cc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800417a:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <MX_GPIO_Init+0x12c>)
 800417c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800417e:	a907      	add	r1, sp, #28
 8004180:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004182:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004186:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004188:	f7fd f9a0 	bl	80014cc <HAL_GPIO_Init>
  /*Configure GPIO pins : PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800418c:	a907      	add	r1, sp, #28
 800418e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004190:	f8cd 801c 	str.w	r8, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004194:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004196:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004198:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800419a:	f7fd f997 	bl	80014cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800419e:	4622      	mov	r2, r4
 80041a0:	4621      	mov	r1, r4
 80041a2:	2017      	movs	r0, #23
 80041a4:	f7fd f924 	bl	80013f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80041a8:	2017      	movs	r0, #23
 80041aa:	f7fd f955 	bl	8001458 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80041ae:	4622      	mov	r2, r4
 80041b0:	4621      	mov	r1, r4
 80041b2:	2028      	movs	r0, #40	; 0x28
 80041b4:	f7fd f91c 	bl	80013f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80041b8:	2028      	movs	r0, #40	; 0x28
 80041ba:	f7fd f94d 	bl	8001458 <HAL_NVIC_EnableIRQ>

}
 80041be:	b00c      	add	sp, #48	; 0x30
 80041c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c4:	40023800 	.word	0x40023800
 80041c8:	40021400 	.word	0x40021400
 80041cc:	40020c00 	.word	0x40020c00
 80041d0:	10110000 	.word	0x10110000

080041d4 <Delay>:
/**
 * @brief  Delays for amount of micro seconds
 * @param  micros: Number of microseconds for delay
 * @retval None
 */
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 80041d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
#if !defined(STM32F0xx)
	uint32_t start = DWT->CYCCNT;
 80041d6:	4c09      	ldr	r4, [pc, #36]	; (80041fc <Delay+0x28>)
__STATIC_INLINE void Delay(__IO uint32_t micros) {
 80041d8:	9001      	str	r0, [sp, #4]
	uint32_t start = DWT->CYCCNT;
 80041da:	6865      	ldr	r5, [r4, #4]

	/* Go to number of cycles for system */
	micros *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80041dc:	f7fe fe42 	bl	8002e64 <HAL_RCC_GetHCLKFreq>
 80041e0:	9b01      	ldr	r3, [sp, #4]
 80041e2:	4a07      	ldr	r2, [pc, #28]	; (8004200 <Delay+0x2c>)
 80041e4:	fbb0 f0f2 	udiv	r0, r0, r2
 80041e8:	4343      	muls	r3, r0
 80041ea:	9301      	str	r3, [sp, #4]

	/* Delay till end */
	while ((DWT->CYCCNT - start) < micros);
 80041ec:	6863      	ldr	r3, [r4, #4]
 80041ee:	9a01      	ldr	r2, [sp, #4]
 80041f0:	1b5b      	subs	r3, r3, r5
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d3fa      	bcc.n	80041ec <Delay+0x18>
	micros *= (SystemCoreClock / 1000000) / 5;

	/* Wait till done */
	while (micros--);
#endif
}
 80041f6:	b003      	add	sp, #12
 80041f8:	bd30      	pop	{r4, r5, pc}
 80041fa:	bf00      	nop
 80041fc:	e0001000 	.word	0xe0001000
 8004200:	000f4240 	.word	0x000f4240

08004204 <TM_HCSR04_Read>:

	/* Sensor error */
	return 0;
}

float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 8004204:	b538      	push	{r3, r4, r5, lr}
	uint32_t time, timeout;
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8004206:	8a03      	ldrh	r3, [r0, #16]
 8004208:	68c2      	ldr	r2, [r0, #12]
float TM_HCSR04_Read(TM_HCSR04_t* HCSR04) {
 800420a:	4604      	mov	r4, r0
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 800420c:	041b      	lsls	r3, r3, #16
 800420e:	6193      	str	r3, [r2, #24]
	/* Delay 2 us */
	Delay(2);
 8004210:	2002      	movs	r0, #2
 8004212:	f7ff ffdf 	bl	80041d4 <Delay>
	/* Trigger high for 10us */
	TM_GPIO_SetPinHigh(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8004216:	68e3      	ldr	r3, [r4, #12]
 8004218:	8a22      	ldrh	r2, [r4, #16]
 800421a:	619a      	str	r2, [r3, #24]
	/* Delay 10 us */
	Delay(10);
 800421c:	200a      	movs	r0, #10
 800421e:	f7ff ffd9 	bl	80041d4 <Delay>
	/* Trigger low */
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8004222:	8a23      	ldrh	r3, [r4, #16]
 8004224:	68e2      	ldr	r2, [r4, #12]

	/* Give some time for response */
	timeout = HCSR04_TIMEOUT;
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8004226:	6860      	ldr	r0, [r4, #4]
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 8004228:	041b      	lsls	r3, r3, #16
 800422a:	6193      	str	r3, [r2, #24]
	while (!TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 800422c:	8922      	ldrh	r2, [r4, #8]
 800422e:	4b0f      	ldr	r3, [pc, #60]	; (800426c <TM_HCSR04_Read+0x68>)
 8004230:	6901      	ldr	r1, [r0, #16]
 8004232:	4211      	tst	r1, r2
 8004234:	d010      	beq.n	8004258 <TM_HCSR04_Read+0x54>
 8004236:	2500      	movs	r5, #0
	}

	/* Start time */
	time = 0;
	/* Wait till signal is low */
	while (TM_GPIO_GetInputPinValue(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin)) {
 8004238:	6863      	ldr	r3, [r4, #4]
 800423a:	8922      	ldrh	r2, [r4, #8]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	421a      	tst	r2, r3
 8004240:	d10f      	bne.n	8004262 <TM_HCSR04_Read+0x5e>
		/* Delay 1us */
		Delay(1);
	}

	/* Convert us to cm */
	HCSR04->Distance =  (float)time * HCSR04_NUMBER;
 8004242:	ee07 5a90 	vmov	s15, r5
 8004246:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 800424a:	eddf 7a09 	vldr	s15, [pc, #36]	; 8004270 <TM_HCSR04_Read+0x6c>
 800424e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004252:	ed84 0a00 	vstr	s0, [r4]

	/* Return distance */
	return HCSR04->Distance;
 8004256:	bd38      	pop	{r3, r4, r5, pc}
		if (timeout-- == 0x00) {
 8004258:	3b01      	subs	r3, #1
 800425a:	d1e9      	bne.n	8004230 <TM_HCSR04_Read+0x2c>
			return -1;
 800425c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
}
 8004260:	bd38      	pop	{r3, r4, r5, pc}
		Delay(1);
 8004262:	2001      	movs	r0, #1
		time++;
 8004264:	3501      	adds	r5, #1
		Delay(1);
 8004266:	f7ff ffb5 	bl	80041d4 <Delay>
 800426a:	e7e5      	b.n	8004238 <TM_HCSR04_Read+0x34>
 800426c:	000f4241 	.word	0x000f4241
 8004270:	3c8cc17a 	.word	0x3c8cc17a

08004274 <TM_HCSR04_Init>:
uint8_t TM_HCSR04_Init(TM_HCSR04_t* HCSR04, GPIO_TypeDef* ECHO_GPIOx, uint16_t ECHO_GPIO_Pin, GPIO_TypeDef* TRIGGER_GPIOx, uint16_t TRIGGER_GPIO_Pin) {
 8004274:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004278:	4604      	mov	r4, r0
 800427a:	460e      	mov	r6, r1
 800427c:	4615      	mov	r5, r2
 800427e:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 8004282:	461f      	mov	r7, r3
	TM_DELAY_Init();
 8004284:	f000 ff7e 	bl	8005184 <TM_DELAY_Init>
	HCSR04->ECHO_GPIOx = ECHO_GPIOx;
 8004288:	6066      	str	r6, [r4, #4]
	HCSR04->ECHO_GPIO_Pin = ECHO_GPIO_Pin;
 800428a:	8125      	strh	r5, [r4, #8]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 800428c:	2602      	movs	r6, #2
 800428e:	2501      	movs	r5, #1
 8004290:	462a      	mov	r2, r5
 8004292:	4641      	mov	r1, r8
 8004294:	4638      	mov	r0, r7
	HCSR04->TRIGGER_GPIOx = TRIGGER_GPIOx;
 8004296:	60e7      	str	r7, [r4, #12]
	HCSR04->TRIGGER_GPIO_Pin = TRIGGER_GPIO_Pin;
 8004298:	f8a4 8010 	strh.w	r8, [r4, #16]
	TM_GPIO_Init(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 800429c:	9501      	str	r5, [sp, #4]
 800429e:	9600      	str	r6, [sp, #0]
 80042a0:	2300      	movs	r3, #0
 80042a2:	f001 f857 	bl	8005354 <TM_GPIO_Init>
	TM_GPIO_Init(HCSR04->ECHO_GPIOx, HCSR04->ECHO_GPIO_Pin, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_GPIO_PuPd_DOWN, TM_GPIO_Speed_Medium);
 80042a6:	2300      	movs	r3, #0
 80042a8:	8921      	ldrh	r1, [r4, #8]
 80042aa:	6860      	ldr	r0, [r4, #4]
 80042ac:	9501      	str	r5, [sp, #4]
 80042ae:	461a      	mov	r2, r3
 80042b0:	9600      	str	r6, [sp, #0]
 80042b2:	f001 f84f 	bl	8005354 <TM_GPIO_Init>
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80042b6:	8a23      	ldrh	r3, [r4, #16]
 80042b8:	68e2      	ldr	r2, [r4, #12]
 80042ba:	041b      	lsls	r3, r3, #16
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80042bc:	4620      	mov	r0, r4
	TM_GPIO_SetPinLow(HCSR04->TRIGGER_GPIOx, HCSR04->TRIGGER_GPIO_Pin);
 80042be:	6193      	str	r3, [r2, #24]
	if (TM_HCSR04_Read(HCSR04) >= 0) {
 80042c0:	f7ff ffa0 	bl	8004204 <TM_HCSR04_Read>
 80042c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80042c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
}
 80042cc:	bfac      	ite	ge
 80042ce:	4628      	movge	r0, r5
 80042d0:	2000      	movlt	r0, #0
 80042d2:	b002      	add	sp, #8
 80042d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080042d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80042d8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80042da:	480c      	ldr	r0, [pc, #48]	; (800430c <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 80042dc:	4b0c      	ldr	r3, [pc, #48]	; (8004310 <MX_I2C1_Init+0x38>)
 80042de:	f8df e034 	ldr.w	lr, [pc, #52]	; 8004314 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 80042e6:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042ea:	2300      	movs	r3, #0
 80042ec:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80042ee:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042f0:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042f2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80042f4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042f6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042f8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042fa:	f7fd fae5 	bl	80018c8 <HAL_I2C_Init>
 80042fe:	b118      	cbz	r0, 8004308 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 8004300:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004304:	f000 bb3a 	b.w	800497c <Error_Handler>
 8004308:	bd08      	pop	{r3, pc}
 800430a:	bf00      	nop
 800430c:	20000298 	.word	0x20000298
 8004310:	40005400 	.word	0x40005400
 8004314:	00061a80 	.word	0x00061a80

08004318 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004318:	b530      	push	{r4, r5, lr}
 800431a:	4604      	mov	r4, r0
 800431c:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800431e:	2214      	movs	r2, #20
 8004320:	2100      	movs	r1, #0
 8004322:	a803      	add	r0, sp, #12
 8004324:	f001 f93a 	bl	800559c <memset>
  if(i2cHandle->Instance==I2C1)
 8004328:	6822      	ldr	r2, [r4, #0]
 800432a:	4b1c      	ldr	r3, [pc, #112]	; (800439c <HAL_I2C_MspInit+0x84>)
 800432c:	429a      	cmp	r2, r3
 800432e:	d133      	bne.n	8004398 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004330:	2500      	movs	r5, #0
 8004332:	4c1b      	ldr	r4, [pc, #108]	; (80043a0 <HAL_I2C_MspInit+0x88>)
 8004334:	9501      	str	r5, [sp, #4]
 8004336:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004338:	481a      	ldr	r0, [pc, #104]	; (80043a4 <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800433a:	f043 0302 	orr.w	r3, r3, #2
 800433e:	6323      	str	r3, [r4, #48]	; 0x30
 8004340:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	9301      	str	r3, [sp, #4]
 8004348:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800434a:	23c0      	movs	r3, #192	; 0xc0
 800434c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800434e:	2312      	movs	r3, #18
 8004350:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004352:	2301      	movs	r3, #1
 8004354:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004356:	2303      	movs	r3, #3
 8004358:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800435a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800435c:	2304      	movs	r3, #4
 800435e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004360:	f7fd f8b4 	bl	80014cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004364:	9502      	str	r5, [sp, #8]
 8004366:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004368:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800436c:	6423      	str	r3, [r4, #64]	; 0x40
 800436e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004370:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004374:	462a      	mov	r2, r5
 8004376:	4629      	mov	r1, r5
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004378:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800437a:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 800437c:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800437e:	f7fd f837 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004382:	201f      	movs	r0, #31
 8004384:	f7fd f868 	bl	8001458 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004388:	2020      	movs	r0, #32
 800438a:	462a      	mov	r2, r5
 800438c:	4629      	mov	r1, r5
 800438e:	f7fd f82f 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004392:	2020      	movs	r0, #32
 8004394:	f7fd f860 	bl	8001458 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004398:	b009      	add	sp, #36	; 0x24
 800439a:	bd30      	pop	{r4, r5, pc}
 800439c:	40005400 	.word	0x40005400
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40020400 	.word	0x40020400

080043a8 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
PUTCHAR_PROTOTYPE
{
 80043a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    /* Place your implementation of fputc here */
    /* e.g. write a character to the Debug USART and Loop until the end of transmission */

    if('\n' == ch)
 80043aa:	280a      	cmp	r0, #10
{
 80043ac:	9001      	str	r0, [sp, #4]
    if('\n' == ch)
 80043ae:	d109      	bne.n	80043c4 <__io_putchar+0x1c>
    {
        int ch_tmp = '\r';
 80043b0:	a904      	add	r1, sp, #16
 80043b2:	230d      	movs	r3, #13
 80043b4:	f841 3d04 	str.w	r3, [r1, #-4]!

        /* Place your implementation of fputc here */
        /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
        HAL_UART_Transmit(&huart1, (uint8_t *)&ch_tmp, 1, 0xFFFF);
 80043b8:	2201      	movs	r2, #1
 80043ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043be:	4807      	ldr	r0, [pc, #28]	; (80043dc <__io_putchar+0x34>)
 80043c0:	f7ff faae 	bl	8003920 <HAL_UART_Transmit>
    }

    /* Place your implementation of fputc here */
    /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80043c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043c8:	2201      	movs	r2, #1
 80043ca:	a901      	add	r1, sp, #4
 80043cc:	4803      	ldr	r0, [pc, #12]	; (80043dc <__io_putchar+0x34>)
 80043ce:	f7ff faa7 	bl	8003920 <HAL_UART_Transmit>

    return ch;
}
 80043d2:	9801      	ldr	r0, [sp, #4]
 80043d4:	b005      	add	sp, #20
 80043d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80043da:	bf00      	nop
 80043dc:	20000538 	.word	0x20000538

080043e0 <on_off>:

int on_off()
{
	if(bt==1)
 80043e0:	4b02      	ldr	r3, [pc, #8]	; (80043ec <on_off+0xc>)
 80043e2:	6818      	ldr	r0, [r3, #0]
	}
	else
	{
		return 0;
	}
	}
 80043e4:	1e43      	subs	r3, r0, #1
 80043e6:	4258      	negs	r0, r3
 80043e8:	4158      	adcs	r0, r3
 80043ea:	4770      	bx	lr
 80043ec:	2000024c 	.word	0x2000024c

080043f0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80043f0:	4770      	bx	lr
	...

080043f4 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
if(!bt)
 80043f4:	4b25      	ldr	r3, [pc, #148]	; (800448c <HAL_ADC_ConvCpltCallback+0x98>)
 80043f6:	681b      	ldr	r3, [r3, #0]
{
 80043f8:	b570      	push	{r4, r5, r6, lr}
if(!bt)
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d140      	bne.n	8004480 <HAL_ADC_ConvCpltCallback+0x8c>
{
	  adcval[adcIndex]=HAL_ADC_GetValue(&hadc3);
 80043fe:	4c24      	ldr	r4, [pc, #144]	; (8004490 <HAL_ADC_ConvCpltCallback+0x9c>)
 8004400:	4824      	ldr	r0, [pc, #144]	; (8004494 <HAL_ADC_ConvCpltCallback+0xa0>)
 8004402:	7826      	ldrb	r6, [r4, #0]
 8004404:	4d24      	ldr	r5, [pc, #144]	; (8004498 <HAL_ADC_ConvCpltCallback+0xa4>)
 8004406:	f7fc feaf 	bl	8001168 <HAL_ADC_GetValue>

	  if(adcIndex == 1)
 800440a:	7822      	ldrb	r2, [r4, #0]
	  adcval[adcIndex]=HAL_ADC_GetValue(&hadc3);
 800440c:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	  if(adcIndex == 1)
 8004410:	2a01      	cmp	r2, #1
 8004412:	d12e      	bne.n	8004472 <HAL_ADC_ConvCpltCallback+0x7e>
	  {
		  TIM4->CCR4=2600+(((uint16_t)adcval[0])/3);
 8004414:	882b      	ldrh	r3, [r5, #0]
 8004416:	2103      	movs	r1, #3
 8004418:	fbb3 f3f1 	udiv	r3, r3, r1
 800441c:	491f      	ldr	r1, [pc, #124]	; (800449c <HAL_ADC_ConvCpltCallback+0xa8>)
 800441e:	f603 2328 	addw	r3, r3, #2600	; 0xa28
 8004422:	640b      	str	r3, [r1, #64]	; 0x40
		  //printf("%d\n",((uint16_t)adcval[0])/3);
		  if(adcval[1]<1900) //
 8004424:	8869      	ldrh	r1, [r5, #2]
 8004426:	f240 736b 	movw	r3, #1899	; 0x76b
 800442a:	4299      	cmp	r1, r3
 800442c:	d808      	bhi.n	8004440 <HAL_ADC_ConvCpltCallback+0x4c>
		  {
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 800442e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004432:	481b      	ldr	r0, [pc, #108]	; (80044a0 <HAL_ADC_ConvCpltCallback+0xac>)
 8004434:	f7fd f92a 	bl	800168c <HAL_GPIO_WritePin>
			  TIM1->CCR2=400;
 8004438:	4b1a      	ldr	r3, [pc, #104]	; (80044a4 <HAL_ADC_ConvCpltCallback+0xb0>)
 800443a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800443e:	639a      	str	r2, [r3, #56]	; 0x38
		  }
		  if(adcval[1]>2200) //
 8004440:	886a      	ldrh	r2, [r5, #2]
 8004442:	f640 0398 	movw	r3, #2200	; 0x898
 8004446:	429a      	cmp	r2, r3
 8004448:	d909      	bls.n	800445e <HAL_ADC_ConvCpltCallback+0x6a>
		  {
			  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 800444a:	2200      	movs	r2, #0
 800444c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004450:	4813      	ldr	r0, [pc, #76]	; (80044a0 <HAL_ADC_ConvCpltCallback+0xac>)
 8004452:	f7fd f91b 	bl	800168c <HAL_GPIO_WritePin>
			  TIM1->CCR2=400;
 8004456:	4b13      	ldr	r3, [pc, #76]	; (80044a4 <HAL_ADC_ConvCpltCallback+0xb0>)
 8004458:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800445c:	639a      	str	r2, [r3, #56]	; 0x38
		  }
		  if((adcval[1]>=1900) && (adcval[1]<=2200))
 800445e:	886b      	ldrh	r3, [r5, #2]
 8004460:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 8004464:	b29b      	uxth	r3, r3
 8004466:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
		  {
			  TIM1->CCR2=0;
 800446a:	bf9e      	ittt	ls
 800446c:	4b0d      	ldrls	r3, [pc, #52]	; (80044a4 <HAL_ADC_ConvCpltCallback+0xb0>)
 800446e:	2200      	movls	r2, #0
 8004470:	639a      	strls	r2, [r3, #56]	; 0x38
		  }
		  //printf("%d\n",adcval[1]);
		  //printf("test\n");
	  }
	  adcIndex++;
 8004472:	7823      	ldrb	r3, [r4, #0]
 8004474:	3301      	adds	r3, #1
 8004476:	b2db      	uxtb	r3, r3
	  if(adcIndex > 1)
 8004478:	2b01      	cmp	r3, #1
	  {
		  adcIndex=0;
 800447a:	bf88      	it	hi
 800447c:	2300      	movhi	r3, #0
 800447e:	7023      	strb	r3, [r4, #0]

	  }
}
	  HAL_ADC_Start_IT(&hadc3);
 8004480:	4804      	ldr	r0, [pc, #16]	; (8004494 <HAL_ADC_ConvCpltCallback+0xa0>)
}
 8004482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	  HAL_ADC_Start_IT(&hadc3);
 8004486:	f7fc bdf3 	b.w	8001070 <HAL_ADC_Start_IT>
 800448a:	bf00      	nop
 800448c:	2000024c 	.word	0x2000024c
 8004490:	200001fc 	.word	0x200001fc
 8004494:	20000250 	.word	0x20000250
 8004498:	200004b4 	.word	0x200004b4
 800449c:	40000800 	.word	0x40000800
 80044a0:	40020c00 	.word	0x40020c00
 80044a4:	40010000 	.word	0x40010000

080044a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044a8:	b570      	push	{r4, r5, r6, lr}
 80044aa:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044ac:	2230      	movs	r2, #48	; 0x30
 80044ae:	2100      	movs	r1, #0
 80044b0:	a808      	add	r0, sp, #32
 80044b2:	f001 f873 	bl	800559c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044b6:	2100      	movs	r1, #0
 80044b8:	2214      	movs	r2, #20
 80044ba:	a803      	add	r0, sp, #12
 80044bc:	f001 f86e 	bl	800559c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80044c0:	2400      	movs	r4, #0
 80044c2:	4b1c      	ldr	r3, [pc, #112]	; (8004534 <SystemClock_Config+0x8c>)
 80044c4:	9401      	str	r4, [sp, #4]
 80044c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044cc:	641a      	str	r2, [r3, #64]	; 0x40
 80044ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d4:	9301      	str	r3, [sp, #4]
 80044d6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044d8:	4b17      	ldr	r3, [pc, #92]	; (8004538 <SystemClock_Config+0x90>)
 80044da:	9402      	str	r4, [sp, #8]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ea:	9302      	str	r3, [sp, #8]
 80044ec:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80044ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044f2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80044f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80044f8:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80044fa:	2319      	movs	r3, #25
 80044fc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80044fe:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004500:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004502:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLN = 192;
 8004504:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004506:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004508:	2304      	movs	r3, #4
 800450a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800450c:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800450e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004510:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004512:	f7fe fa5d 	bl	80029d0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004516:	230f      	movs	r3, #15
 8004518:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800451a:	2380      	movs	r3, #128	; 0x80
 800451c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800451e:	4631      	mov	r1, r6
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004524:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004526:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004528:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800452a:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800452c:	f7fe fc00 	bl	8002d30 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8004530:	b014      	add	sp, #80	; 0x50
 8004532:	bd70      	pop	{r4, r5, r6, pc}
 8004534:	40023800 	.word	0x40023800
 8004538:	40007000 	.word	0x40007000

0800453c <main>:
	gyro=1;
 800453c:	4ed0      	ldr	r6, [pc, #832]	; (8004880 <main+0x344>)
	voice_key=3;
 800453e:	4dd1      	ldr	r5, [pc, #836]	; (8004884 <main+0x348>)
{
 8004540:	b58f      	push	{r0, r1, r2, r3, r7, lr}
	gyro=1;
 8004542:	2301      	movs	r3, #1
 8004544:	6033      	str	r3, [r6, #0]
	bt=0;
 8004546:	4bd0      	ldr	r3, [pc, #832]	; (8004888 <main+0x34c>)
 8004548:	2400      	movs	r4, #0
 800454a:	601c      	str	r4, [r3, #0]
	voice_key=3;
 800454c:	2303      	movs	r3, #3
 800454e:	602b      	str	r3, [r5, #0]
  HAL_Init();
 8004550:	f7fc fcce 	bl	8000ef0 <HAL_Init>
  SystemClock_Config();
 8004554:	f7ff ffa8 	bl	80044a8 <SystemClock_Config>
  MX_GPIO_Init();
 8004558:	f7ff fda4 	bl	80040a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800455c:	f7ff febc 	bl	80042d8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8004560:	f000 fb74 	bl	8004c4c <MX_TIM1_Init>
  MX_TIM4_Init();
 8004564:	f000 fbde 	bl	8004d24 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8004568:	f000 ff10 	bl	800538c <MX_USART1_UART_Init>
  MX_ADC3_Init();
 800456c:	f7ff fd20 	bl	8003fb0 <MX_ADC3_Init>
  MX_USART6_UART_Init();
 8004570:	f000 ff28 	bl	80053c4 <MX_USART6_UART_Init>
  printf("Start\n");
 8004574:	48c5      	ldr	r0, [pc, #788]	; (800488c <main+0x350>)
 8004576:	f001 fc6d 	bl	8005e54 <puts>
  	if (MPU9250_Init(&hi2c1, &MPU9250, MPU9250_Device_0) != MPU9250_Result_Ok) {
 800457a:	4622      	mov	r2, r4
 800457c:	49c4      	ldr	r1, [pc, #784]	; (8004890 <main+0x354>)
 800457e:	48c5      	ldr	r0, [pc, #788]	; (8004894 <main+0x358>)
 8004580:	f7ff fb4a 	bl	8003c18 <MPU9250_Init>
 8004584:	b110      	cbz	r0, 800458c <main+0x50>
    printf("Device error!\r\n");}
 8004586:	48c4      	ldr	r0, [pc, #784]	; (8004898 <main+0x35c>)
 8004588:	f001 fc64 	bl	8005e54 <puts>
  	TM_AHRSIMU_Init(&IMU, 1000, 0.5, 0);
 800458c:	ed9f 1ac3 	vldr	s2, [pc, #780]	; 800489c <main+0x360>
 8004590:	ed9f 0ac3 	vldr	s0, [pc, #780]	; 80048a0 <main+0x364>
 8004594:	48c3      	ldr	r0, [pc, #780]	; (80048a4 <main+0x368>)
 8004596:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 800459a:	f000 fcd5 	bl	8004f48 <TM_AHRSIMU_Init>
  	if(TM_HCSR04_Init(&hcsr04, GPIOE,GPIO_PIN_15, GPIOE,GPIO_PIN_14 )!=1)
 800459e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80045a8:	f503 33e8 	add.w	r3, r3, #118784	; 0x1d000
 80045ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80045b0:	4619      	mov	r1, r3
 80045b2:	48bd      	ldr	r0, [pc, #756]	; (80048a8 <main+0x36c>)
 80045b4:	f7ff fe5e 	bl	8004274 <TM_HCSR04_Init>
 80045b8:	2801      	cmp	r0, #1
 80045ba:	d002      	beq.n	80045c2 <main+0x86>
  		printf("hc error!\r\n");
 80045bc:	48bb      	ldr	r0, [pc, #748]	; (80048ac <main+0x370>)
 80045be:	f001 fc49 	bl	8005e54 <puts>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80045c2:	2104      	movs	r1, #4
 80045c4:	48ba      	ldr	r0, [pc, #744]	; (80048b0 <main+0x374>)
	  if (MPU9250_DataReady(&hi2c1, &MPU9250) == MPU9250_Result_Ok) {
 80045c6:	4cb2      	ldr	r4, [pc, #712]	; (8004890 <main+0x354>)
 80045c8:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8004894 <main+0x358>
	  	  TM_AHRSIMU_UpdateIMU(&IMU, MPU9250.Gx, MPU9250.Gy, MPU9250.Gz, MPU9250.Ax, MPU9250.Ay, MPU9250.Az);
 80045cc:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80048a4 <main+0x368>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80045d0:	f7fe ff82 	bl	80034d8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start_IT(&htim1,TIM_CHANNEL_2);
 80045d4:	2104      	movs	r1, #4
 80045d6:	48b6      	ldr	r0, [pc, #728]	; (80048b0 <main+0x374>)
 80045d8:	f7fe ff9e 	bl	8003518 <HAL_TIM_PWM_Start_IT>
    HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 80045dc:	210c      	movs	r1, #12
 80045de:	48b5      	ldr	r0, [pc, #724]	; (80048b4 <main+0x378>)
 80045e0:	f7fe ff7a 	bl	80034d8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start_IT(&htim4,TIM_CHANNEL_4);
 80045e4:	210c      	movs	r1, #12
 80045e6:	48b3      	ldr	r0, [pc, #716]	; (80048b4 <main+0x378>)
 80045e8:	f7fe ff96 	bl	8003518 <HAL_TIM_PWM_Start_IT>
    HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80045ec:	2200      	movs	r2, #0
 80045ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80045f2:	48b1      	ldr	r0, [pc, #708]	; (80048b8 <main+0x37c>)
 80045f4:	f7fd f84a 	bl	800168c <HAL_GPIO_WritePin>
    HAL_ADC_Start_IT(&hadc3);
 80045f8:	48b0      	ldr	r0, [pc, #704]	; (80048bc <main+0x380>)
 80045fa:	f7fc fd39 	bl	8001070 <HAL_ADC_Start_IT>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 80045fe:	2201      	movs	r2, #1
 8004600:	2120      	movs	r1, #32
 8004602:	48af      	ldr	r0, [pc, #700]	; (80048c0 <main+0x384>)
 8004604:	f7fd f842 	bl	800168c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, GPIO_PIN_SET);
 8004608:	2201      	movs	r2, #1
 800460a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800460e:	48ad      	ldr	r0, [pc, #692]	; (80048c4 <main+0x388>)
 8004610:	f7fd f83c 	bl	800168c <HAL_GPIO_WritePin>
    printf("printf test\n");
 8004614:	48ac      	ldr	r0, [pc, #688]	; (80048c8 <main+0x38c>)
 8004616:	f001 fc1d 	bl	8005e54 <puts>
    HAL_UART_Transmit(&huart6, (uint8_t *)"test", strlen("test"), 0xFFFF);
 800461a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800461e:	2204      	movs	r2, #4
 8004620:	49aa      	ldr	r1, [pc, #680]	; (80048cc <main+0x390>)
 8004622:	48ab      	ldr	r0, [pc, #684]	; (80048d0 <main+0x394>)
 8004624:	f7ff f97c 	bl	8003920 <HAL_UART_Transmit>
	  if (MPU9250_DataReady(&hi2c1, &MPU9250) == MPU9250_Result_Ok) {
 8004628:	4621      	mov	r1, r4
 800462a:	4640      	mov	r0, r8
 800462c:	f7ff fcad 	bl	8003f8a <MPU9250_DataReady>
 8004630:	b958      	cbnz	r0, 800464a <main+0x10e>
	  	  				MPU9250_ReadAcce(&hi2c1, &MPU9250);
 8004632:	4621      	mov	r1, r4
 8004634:	4640      	mov	r0, r8
 8004636:	f7ff fbed 	bl	8003e14 <MPU9250_ReadAcce>
	  	          MPU9250_ReadGyro(&hi2c1, &MPU9250);
 800463a:	4621      	mov	r1, r4
 800463c:	4640      	mov	r0, r8
 800463e:	f7ff fc27 	bl	8003e90 <MPU9250_ReadGyro>
	  	          MPU9250_ReadMag(&hi2c1, &MPU9250);
 8004642:	4621      	mov	r1, r4
 8004644:	4640      	mov	r0, r8
 8004646:	f7ff fc6b 	bl	8003f20 <MPU9250_ReadMag>
	  	TM_HCSR04_Read(&hcsr04);
 800464a:	4f97      	ldr	r7, [pc, #604]	; (80048a8 <main+0x36c>)
	  	  TM_AHRSIMU_UpdateIMU(&IMU, MPU9250.Gx, MPU9250.Gy, MPU9250.Gz, MPU9250.Ax, MPU9250.Ay, MPU9250.Az);
 800464c:	edd4 2a02 	vldr	s5, [r4, #8]
 8004650:	ed94 2a01 	vldr	s4, [r4, #4]
 8004654:	edd4 1a00 	vldr	s3, [r4]
 8004658:	ed94 1a05 	vldr	s2, [r4, #20]
 800465c:	edd4 0a04 	vldr	s1, [r4, #16]
 8004660:	ed94 0a03 	vldr	s0, [r4, #12]
 8004664:	4648      	mov	r0, r9
 8004666:	f000 fc80 	bl	8004f6a <TM_AHRSIMU_UpdateIMU>
	  	TM_HCSR04_Read(&hcsr04);
 800466a:	4638      	mov	r0, r7
 800466c:	f7ff fdca 	bl	8004204 <TM_HCSR04_Read>
	  	if(hcsr04.Distance<5)
 8004670:	ed97 7a00 	vldr	s14, [r7]
 8004674:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 8004678:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800467c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004680:	eeb0 8a67 	vmov.f32	s16, s15
 8004684:	d505      	bpl.n	8004692 <main+0x156>
	  		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004686:	2201      	movs	r2, #1
 8004688:	f44f 7100 	mov.w	r1, #512	; 0x200
 800468c:	488a      	ldr	r0, [pc, #552]	; (80048b8 <main+0x37c>)
 800468e:	f7fc fffd 	bl	800168c <HAL_GPIO_WritePin>
	  	if(hcsr04.Distance>=5)
 8004692:	edd7 7a00 	vldr	s15, [r7]
 8004696:	eef4 7ac8 	vcmpe.f32	s15, s16
 800469a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469e:	db05      	blt.n	80046ac <main+0x170>
	  		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80046a0:	2200      	movs	r2, #0
 80046a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046a6:	4884      	ldr	r0, [pc, #528]	; (80048b8 <main+0x37c>)
 80046a8:	f7fc fff0 	bl	800168c <HAL_GPIO_WritePin>
	  	if(on_off())
 80046ac:	f7ff fe98 	bl	80043e0 <on_off>
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d0b9      	beq.n	8004628 <main+0xec>
	  		if(hcsr04.Distance<1)
 80046b4:	ed97 7a00 	vldr	s14, [r7]
 80046b8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80046bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c4:	eeb0 8a67 	vmov.f32	s16, s15
 80046c8:	d505      	bpl.n	80046d6 <main+0x19a>
	  			HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80046ca:	2201      	movs	r2, #1
 80046cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046d0:	4879      	ldr	r0, [pc, #484]	; (80048b8 <main+0x37c>)
 80046d2:	f7fc ffdb 	bl	800168c <HAL_GPIO_WritePin>
	  		if(hcsr04.Distance>=1)
 80046d6:	edd7 7a00 	vldr	s15, [r7]
 80046da:	eef4 7ac8 	vcmpe.f32	s15, s16
 80046de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e2:	db05      	blt.n	80046f0 <main+0x1b4>
	  			HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80046e4:	2200      	movs	r2, #0
 80046e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046ea:	4873      	ldr	r0, [pc, #460]	; (80048b8 <main+0x37c>)
 80046ec:	f7fc ffce 	bl	800168c <HAL_GPIO_WritePin>
	  		if(gyro==1)
 80046f0:	6832      	ldr	r2, [r6, #0]
 80046f2:	2a01      	cmp	r2, #1
 80046f4:	d159      	bne.n	80047aa <main+0x26e>
	  			if(IMU.Pitch>25)
 80046f6:	edd9 7a01 	vldr	s15, [r9, #4]
 80046fa:	4976      	ldr	r1, [pc, #472]	; (80048d4 <main+0x398>)
 80046fc:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8004700:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004708:	f340 8116 	ble.w	8004938 <main+0x3fc>
	  				TIM4->CCR4=3250+((int8_t)IMU.Pitch*15*-1);
 800470c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004710:	f640 47b2 	movw	r7, #3250	; 0xcb2
 8004714:	edcd 7a03 	vstr	s15, [sp, #12]
 8004718:	f99d 300c 	ldrsb.w	r3, [sp, #12]
 800471c:	f64f 70f1 	movw	r0, #65521	; 0xfff1
 8004720:	fb10 7303 	smlabb	r3, r0, r3, r7
 8004724:	640b      	str	r3, [r1, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8004726:	2140      	movs	r1, #64	; 0x40
	  				HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8004728:	486b      	ldr	r0, [pc, #428]	; (80048d8 <main+0x39c>)
 800472a:	f7fc ffaf 	bl	800168c <HAL_GPIO_WritePin>
	  			if(IMU.Roll <150 && IMU.Roll>90)
 800472e:	edd9 7a00 	vldr	s15, [r9]
 8004732:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80048dc <main+0x3a0>
 8004736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800473a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800473e:	d515      	bpl.n	800476c <main+0x230>
 8004740:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80048e0 <main+0x3a4>
 8004744:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800474c:	dd0e      	ble.n	800476c <main+0x230>
	  				TIM1->CCR2=400;
 800474e:	4b65      	ldr	r3, [pc, #404]	; (80048e4 <main+0x3a8>)
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8004750:	4861      	ldr	r0, [pc, #388]	; (80048d8 <main+0x39c>)
	  				TIM1->CCR2=400;
 8004752:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004756:	639a      	str	r2, [r3, #56]	; 0x38
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8004758:	2180      	movs	r1, #128	; 0x80
 800475a:	2201      	movs	r2, #1
 800475c:	f7fc ff96 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8004760:	2201      	movs	r2, #1
 8004762:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004766:	4854      	ldr	r0, [pc, #336]	; (80048b8 <main+0x37c>)
 8004768:	f7fc ff90 	bl	800168c <HAL_GPIO_WritePin>
	  			if(IMU.Roll > -150 && IMU.Roll <-90)
 800476c:	edd9 7a00 	vldr	s15, [r9]
 8004770:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80048e8 <main+0x3ac>
 8004774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477c:	dd15      	ble.n	80047aa <main+0x26e>
 800477e:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80048ec <main+0x3b0>
 8004782:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800478a:	d50e      	bpl.n	80047aa <main+0x26e>
	  				TIM1->CCR2= 400;
 800478c:	4b55      	ldr	r3, [pc, #340]	; (80048e4 <main+0x3a8>)
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 800478e:	4852      	ldr	r0, [pc, #328]	; (80048d8 <main+0x39c>)
	  				TIM1->CCR2= 400;
 8004790:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004794:	639a      	str	r2, [r3, #56]	; 0x38
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8004796:	2180      	movs	r1, #128	; 0x80
 8004798:	2200      	movs	r2, #0
 800479a:	f7fc ff77 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 800479e:	2200      	movs	r2, #0
 80047a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047a4:	4844      	ldr	r0, [pc, #272]	; (80048b8 <main+0x37c>)
 80047a6:	f7fc ff71 	bl	800168c <HAL_GPIO_WritePin>
	  		if(gyro==0)
 80047aa:	6832      	ldr	r2, [r6, #0]
 80047ac:	2a00      	cmp	r2, #0
 80047ae:	f47f af3b 	bne.w	8004628 <main+0xec>
	  			if(voice_key==1)
 80047b2:	682f      	ldr	r7, [r5, #0]
	  			TIM1->CCR2=0;
 80047b4:	f8df a12c 	ldr.w	sl, [pc, #300]	; 80048e4 <main+0x3a8>
	  			if(voice_key==1)
 80047b8:	2f01      	cmp	r7, #1
	  			TIM1->CCR2=0;
 80047ba:	f8ca 2038 	str.w	r2, [sl, #56]	; 0x38
	  			if(voice_key==1)
 80047be:	d11c      	bne.n	80047fa <main+0x2be>
	  				TIM4->CCR4=3250;
 80047c0:	4b44      	ldr	r3, [pc, #272]	; (80048d4 <main+0x398>)
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80047c2:	483d      	ldr	r0, [pc, #244]	; (80048b8 <main+0x37c>)
	  				TIM4->CCR4=3250;
 80047c4:	f640 41b2 	movw	r1, #3250	; 0xcb2
 80047c8:	6419      	str	r1, [r3, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80047ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047ce:	f7fc ff5d 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 80047d2:	463a      	mov	r2, r7
 80047d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047d8:	4837      	ldr	r0, [pc, #220]	; (80048b8 <main+0x37c>)
 80047da:	f7fc ff57 	bl	800168c <HAL_GPIO_WritePin>
	  				TIM1->CCR2=400;
 80047de:	f44f 73c8 	mov.w	r3, #400	; 0x190
	  				HAL_Delay(1800);
 80047e2:	f44f 60e1 	mov.w	r0, #1800	; 0x708
	  				TIM1->CCR2=400;
 80047e6:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
	  				HAL_Delay(1800);
 80047ea:	f000 fd23 	bl	8005234 <HAL_Delay>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80047ee:	463a      	mov	r2, r7
 80047f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047f4:	4830      	ldr	r0, [pc, #192]	; (80048b8 <main+0x37c>)
 80047f6:	f7fc ff49 	bl	800168c <HAL_GPIO_WritePin>
	  			if(voice_key==2)
 80047fa:	682b      	ldr	r3, [r5, #0]
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d11d      	bne.n	800483c <main+0x300>
	  				TIM4->CCR4=3250;
 8004800:	4b34      	ldr	r3, [pc, #208]	; (80048d4 <main+0x398>)
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8004802:	482d      	ldr	r0, [pc, #180]	; (80048b8 <main+0x37c>)
	  				TIM4->CCR4=3250;
 8004804:	f640 42b2 	movw	r2, #3250	; 0xcb2
 8004808:	641a      	str	r2, [r3, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 800480a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800480e:	2200      	movs	r2, #0
 8004810:	f7fc ff3c 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,0);
 8004814:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004818:	2200      	movs	r2, #0
 800481a:	4827      	ldr	r0, [pc, #156]	; (80048b8 <main+0x37c>)
 800481c:	f7fc ff36 	bl	800168c <HAL_GPIO_WritePin>
	  				TIM1->CCR2=400;
 8004820:	4b30      	ldr	r3, [pc, #192]	; (80048e4 <main+0x3a8>)
 8004822:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004826:	639a      	str	r2, [r3, #56]	; 0x38
	  				HAL_Delay(5000);
 8004828:	f241 3088 	movw	r0, #5000	; 0x1388
 800482c:	f000 fd02 	bl	8005234 <HAL_Delay>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004830:	2201      	movs	r2, #1
 8004832:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004836:	4820      	ldr	r0, [pc, #128]	; (80048b8 <main+0x37c>)
 8004838:	f7fc ff28 	bl	800168c <HAL_GPIO_WritePin>
	  			if(voice_key==3)
 800483c:	682b      	ldr	r3, [r5, #0]
 800483e:	2b03      	cmp	r3, #3
 8004840:	d156      	bne.n	80048f0 <main+0x3b4>
	  				TIM4->CCR4=3250+880;
 8004842:	4b24      	ldr	r3, [pc, #144]	; (80048d4 <main+0x398>)
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8004844:	481c      	ldr	r0, [pc, #112]	; (80048b8 <main+0x37c>)
	  				TIM4->CCR4=3250+880;
 8004846:	f241 0222 	movw	r2, #4130	; 0x1022
 800484a:	641a      	str	r2, [r3, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 800484c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004850:	2200      	movs	r2, #0
 8004852:	f7fc ff1b 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 8004856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800485a:	2201      	movs	r2, #1
 800485c:	4816      	ldr	r0, [pc, #88]	; (80048b8 <main+0x37c>)
 800485e:	f7fc ff15 	bl	800168c <HAL_GPIO_WritePin>
	  				TIM1->CCR2=400;
 8004862:	4b20      	ldr	r3, [pc, #128]	; (80048e4 <main+0x3a8>)
 8004864:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004868:	639a      	str	r2, [r3, #56]	; 0x38
	  				HAL_Delay(3500);
 800486a:	f640 50ac 	movw	r0, #3500	; 0xdac
 800486e:	f000 fce1 	bl	8005234 <HAL_Delay>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004872:	2201      	movs	r2, #1
 8004874:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004878:	480f      	ldr	r0, [pc, #60]	; (80048b8 <main+0x37c>)
 800487a:	f7fc ff07 	bl	800168c <HAL_GPIO_WritePin>
 800487e:	e037      	b.n	80048f0 <main+0x3b4>
 8004880:	20000248 	.word	0x20000248
 8004884:	20000394 	.word	0x20000394
 8004888:	2000024c 	.word	0x2000024c
 800488c:	08008430 	.word	0x08008430
 8004890:	200003fc 	.word	0x200003fc
 8004894:	20000298 	.word	0x20000298
 8004898:	08008436 	.word	0x08008436
 800489c:	00000000 	.word	0x00000000
 80048a0:	447a0000 	.word	0x447a0000
 80048a4:	20000304 	.word	0x20000304
 80048a8:	200002f0 	.word	0x200002f0
 80048ac:	08008445 	.word	0x08008445
 80048b0:	200004f8 	.word	0x200004f8
 80048b4:	200004b8 	.word	0x200004b8
 80048b8:	40020c00 	.word	0x40020c00
 80048bc:	20000250 	.word	0x20000250
 80048c0:	40021000 	.word	0x40021000
 80048c4:	40021800 	.word	0x40021800
 80048c8:	08008450 	.word	0x08008450
 80048cc:	08008457 	.word	0x08008457
 80048d0:	20000578 	.word	0x20000578
 80048d4:	40000800 	.word	0x40000800
 80048d8:	40021400 	.word	0x40021400
 80048dc:	43160000 	.word	0x43160000
 80048e0:	42b40000 	.word	0x42b40000
 80048e4:	40010000 	.word	0x40010000
 80048e8:	c3160000 	.word	0xc3160000
 80048ec:	c2b40000 	.word	0xc2b40000
	  			if(voice_key==4)
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	2b04      	cmp	r3, #4
 80048f4:	d11d      	bne.n	8004932 <main+0x3f6>
	  				TIM4->CCR4=3250-880;
 80048f6:	4b1e      	ldr	r3, [pc, #120]	; (8004970 <main+0x434>)
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80048f8:	481e      	ldr	r0, [pc, #120]	; (8004974 <main+0x438>)
	  				TIM4->CCR4=3250-880;
 80048fa:	f640 1242 	movw	r2, #2370	; 0x942
 80048fe:	641a      	str	r2, [r3, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8004900:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004904:	2200      	movs	r2, #0
 8004906:	f7fc fec1 	bl	800168c <HAL_GPIO_WritePin>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_10,1);
 800490a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800490e:	2201      	movs	r2, #1
 8004910:	4818      	ldr	r0, [pc, #96]	; (8004974 <main+0x438>)
 8004912:	f7fc febb 	bl	800168c <HAL_GPIO_WritePin>
	  				TIM1->CCR2=400;
 8004916:	4b18      	ldr	r3, [pc, #96]	; (8004978 <main+0x43c>)
 8004918:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800491c:	639a      	str	r2, [r3, #56]	; 0x38
	  				HAL_Delay(3500);
 800491e:	f640 50ac 	movw	r0, #3500	; 0xdac
 8004922:	f000 fc87 	bl	8005234 <HAL_Delay>
	  				HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8004926:	2201      	movs	r2, #1
 8004928:	f44f 7100 	mov.w	r1, #512	; 0x200
 800492c:	4811      	ldr	r0, [pc, #68]	; (8004974 <main+0x438>)
 800492e:	f7fc fead 	bl	800168c <HAL_GPIO_WritePin>
	  			gyro=1;
 8004932:	2301      	movs	r3, #1
 8004934:	6033      	str	r3, [r6, #0]
 8004936:	e677      	b.n	8004628 <main+0xec>
	  			else if(IMU.Pitch<-25)
 8004938:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 800493c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004944:	f640 40b2 	movw	r0, #3250	; 0xcb2
 8004948:	d50c      	bpl.n	8004964 <main+0x428>
	  				TIM4->CCR4=3250+((int8_t)IMU.Pitch*15*-1);
 800494a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800494e:	f64f 73f1 	movw	r3, #65521	; 0xfff1
 8004952:	edcd 7a03 	vstr	s15, [sp, #12]
 8004956:	f99d 200c 	ldrsb.w	r2, [sp, #12]
 800495a:	fb13 0302 	smlabb	r3, r3, r2, r0
 800495e:	640b      	str	r3, [r1, #64]	; 0x40
	  				HAL_GPIO_WritePin(GPIOF,GPIO_PIN_6,0);
 8004960:	2200      	movs	r2, #0
 8004962:	e6e0      	b.n	8004726 <main+0x1ea>
	  				TIM1->CCR2=0;
 8004964:	4b04      	ldr	r3, [pc, #16]	; (8004978 <main+0x43c>)
	  				TIM4->CCR4=3250;
 8004966:	6408      	str	r0, [r1, #64]	; 0x40
	  				TIM1->CCR2=0;
 8004968:	2100      	movs	r1, #0
 800496a:	6399      	str	r1, [r3, #56]	; 0x38
	  				HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 800496c:	2180      	movs	r1, #128	; 0x80
 800496e:	e6db      	b.n	8004728 <main+0x1ec>
 8004970:	40000800 	.word	0x40000800
 8004974:	40020c00 	.word	0x40020c00
 8004978:	40010000 	.word	0x40010000

0800497c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800497c:	4770      	bx	lr
	...

08004980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004980:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004982:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <HAL_MspInit+0x44>)
 8004984:	2200      	movs	r2, #0
 8004986:	9200      	str	r2, [sp, #0]
 8004988:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800498a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800498e:	6459      	str	r1, [r3, #68]	; 0x44
 8004990:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8004992:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8004996:	9100      	str	r1, [sp, #0]
 8004998:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800499a:	9201      	str	r2, [sp, #4]
 800499c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800499e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80049a2:	6419      	str	r1, [r3, #64]	; 0x40
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049aa:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80049ac:	4611      	mov	r1, r2
 80049ae:	2005      	movs	r0, #5
  __HAL_RCC_PWR_CLK_ENABLE();
 80049b0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80049b2:	f7fc fd1d 	bl	80013f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80049b6:	2005      	movs	r0, #5
 80049b8:	f7fc fd4e 	bl	8001458 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049bc:	b003      	add	sp, #12
 80049be:	f85d fb04 	ldr.w	pc, [sp], #4
 80049c2:	bf00      	nop
 80049c4:	40023800 	.word	0x40023800

080049c8 <NMI_Handler>:
 80049c8:	4770      	bx	lr

080049ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049ca:	e7fe      	b.n	80049ca <HardFault_Handler>

080049cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049cc:	e7fe      	b.n	80049cc <MemManage_Handler>

080049ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049ce:	e7fe      	b.n	80049ce <BusFault_Handler>

080049d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049d0:	e7fe      	b.n	80049d0 <UsageFault_Handler>

080049d2 <SVC_Handler>:
 80049d2:	4770      	bx	lr

080049d4 <DebugMon_Handler>:
 80049d4:	4770      	bx	lr

080049d6 <PendSV_Handler>:
 80049d6:	4770      	bx	lr

080049d8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049d8:	f000 bbf4 	b.w	80051c4 <HAL_IncTick>

080049dc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80049dc:	4770      	bx	lr
	...

080049e0 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80049e0:	4801      	ldr	r0, [pc, #4]	; (80049e8 <ADC_IRQHandler+0x8>)
 80049e2:	f7fc bbc6 	b.w	8001172 <HAL_ADC_IRQHandler>
 80049e6:	bf00      	nop
 80049e8:	20000250 	.word	0x20000250

080049ec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80049ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80049ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80049f2:	f7fc fe51 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  gyro^=1;
 80049f6:	4a03      	ldr	r2, [pc, #12]	; (8004a04 <EXTI9_5_IRQHandler+0x18>)
 80049f8:	6813      	ldr	r3, [r2, #0]
 80049fa:	f083 0301 	eor.w	r3, r3, #1
 80049fe:	6013      	str	r3, [r2, #0]
 8004a00:	bd08      	pop	{r3, pc}
 8004a02:	bf00      	nop
 8004a04:	20000248 	.word	0x20000248

08004a08 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004a08:	4801      	ldr	r0, [pc, #4]	; (8004a10 <TIM1_CC_IRQHandler+0x8>)
 8004a0a:	f7fe bae5 	b.w	8002fd8 <HAL_TIM_IRQHandler>
 8004a0e:	bf00      	nop
 8004a10:	200004f8 	.word	0x200004f8

08004a14 <TIM1_UP_TIM10_IRQHandler>:
 8004a14:	f7ff bff8 	b.w	8004a08 <TIM1_CC_IRQHandler>

08004a18 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004a18:	4801      	ldr	r0, [pc, #4]	; (8004a20 <TIM4_IRQHandler+0x8>)
 8004a1a:	f7fe badd 	b.w	8002fd8 <HAL_TIM_IRQHandler>
 8004a1e:	bf00      	nop
 8004a20:	200004b8 	.word	0x200004b8

08004a24 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004a24:	4801      	ldr	r0, [pc, #4]	; (8004a2c <I2C1_EV_IRQHandler+0x8>)
 8004a26:	f7fd bb17 	b.w	8002058 <HAL_I2C_EV_IRQHandler>
 8004a2a:	bf00      	nop
 8004a2c:	20000298 	.word	0x20000298

08004a30 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004a30:	4801      	ldr	r0, [pc, #4]	; (8004a38 <I2C1_ER_IRQHandler+0x8>)
 8004a32:	f7fd bf35 	b.w	80028a0 <HAL_I2C_ER_IRQHandler>
 8004a36:	bf00      	nop
 8004a38:	20000298 	.word	0x20000298

08004a3c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004a3c:	4801      	ldr	r0, [pc, #4]	; (8004a44 <USART1_IRQHandler+0x8>)
 8004a3e:	f7ff b80d 	b.w	8003a5c <HAL_UART_IRQHandler>
 8004a42:	bf00      	nop
 8004a44:	20000538 	.word	0x20000538

08004a48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004a48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004a4a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004a4e:	f7fc fe23 	bl	8001698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  bt^=1;
 8004a52:	4a03      	ldr	r2, [pc, #12]	; (8004a60 <EXTI15_10_IRQHandler+0x18>)
 8004a54:	6813      	ldr	r3, [r2, #0]
 8004a56:	f083 0301 	eor.w	r3, r3, #1
 8004a5a:	6013      	str	r3, [r2, #0]
 8004a5c:	bd08      	pop	{r3, pc}
 8004a5e:	bf00      	nop
 8004a60:	2000024c 	.word	0x2000024c

08004a64 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004a64:	4801      	ldr	r0, [pc, #4]	; (8004a6c <USART6_IRQHandler+0x8>)
 8004a66:	f7fe bff9 	b.w	8003a5c <HAL_UART_IRQHandler>
 8004a6a:	bf00      	nop
 8004a6c:	20000578 	.word	0x20000578

08004a70 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	460e      	mov	r6, r1
 8004a74:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a76:	460c      	mov	r4, r1
 8004a78:	1ba3      	subs	r3, r4, r6
 8004a7a:	429d      	cmp	r5, r3
 8004a7c:	dc01      	bgt.n	8004a82 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004a7e:	4628      	mov	r0, r5
 8004a80:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004a82:	f3af 8000 	nop.w
 8004a86:	f804 0b01 	strb.w	r0, [r4], #1
 8004a8a:	e7f5      	b.n	8004a78 <_read+0x8>

08004a8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a8c:	b570      	push	{r4, r5, r6, lr}
 8004a8e:	460e      	mov	r6, r1
 8004a90:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a92:	460c      	mov	r4, r1
 8004a94:	1ba3      	subs	r3, r4, r6
 8004a96:	429d      	cmp	r5, r3
 8004a98:	dc01      	bgt.n	8004a9e <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8004a9e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004aa2:	f7ff fc81 	bl	80043a8 <__io_putchar>
 8004aa6:	e7f5      	b.n	8004a94 <_write+0x8>

08004aa8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8004aa8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <_sbrk+0x2c>)
 8004aac:	6819      	ldr	r1, [r3, #0]
{
 8004aae:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004ab0:	b909      	cbnz	r1, 8004ab6 <_sbrk+0xe>
		heap_end = &end;
 8004ab2:	4909      	ldr	r1, [pc, #36]	; (8004ad8 <_sbrk+0x30>)
 8004ab4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8004ab6:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004ab8:	4669      	mov	r1, sp
 8004aba:	4402      	add	r2, r0
 8004abc:	428a      	cmp	r2, r1
 8004abe:	d906      	bls.n	8004ace <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004ac0:	f000 fd3a 	bl	8005538 <__errno>
 8004ac4:	230c      	movs	r3, #12
 8004ac6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8004acc:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004ace:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004ad0:	bd08      	pop	{r3, pc}
 8004ad2:	bf00      	nop
 8004ad4:	20000200 	.word	0x20000200
 8004ad8:	200005bc 	.word	0x200005bc

08004adc <_close>:

int _close(int file)
{
	return -1;
}
 8004adc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae0:	4770      	bx	lr

08004ae2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004ae2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ae6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004ae8:	2000      	movs	r0, #0
 8004aea:	4770      	bx	lr

08004aec <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004aec:	2001      	movs	r0, #1
 8004aee:	4770      	bx	lr

08004af0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004af0:	2000      	movs	r0, #0
 8004af2:	4770      	bx	lr

08004af4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004af4:	490f      	ldr	r1, [pc, #60]	; (8004b34 <SystemInit+0x40>)
 8004af6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004afa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004afe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004b02:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <SystemInit+0x44>)
 8004b04:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004b06:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004b08:	f042 0201 	orr.w	r2, r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004b0e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004b16:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b1a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004b1c:	4a07      	ldr	r2, [pc, #28]	; (8004b3c <SystemInit+0x48>)
 8004b1e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b26:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004b28:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b2a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b2e:	608b      	str	r3, [r1, #8]
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	e000ed00 	.word	0xe000ed00
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	24003010 	.word	0x24003010

08004b40 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8004b40:	6803      	ldr	r3, [r0, #0]
 8004b42:	4a1b      	ldr	r2, [pc, #108]	; (8004bb0 <HAL_TIM_Base_MspInit+0x70>)
 8004b44:	4293      	cmp	r3, r2
{
 8004b46:	b513      	push	{r0, r1, r4, lr}
  if(tim_baseHandle->Instance==TIM1)
 8004b48:	d11d      	bne.n	8004b86 <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b4a:	2400      	movs	r4, #0
 8004b4c:	4b19      	ldr	r3, [pc, #100]	; (8004bb4 <HAL_TIM_Base_MspInit+0x74>)
 8004b4e:	9400      	str	r4, [sp, #0]
 8004b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	645a      	str	r2, [r3, #68]	; 0x44
 8004b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b5a:	f003 0301 	and.w	r3, r3, #1

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004b5e:	4622      	mov	r2, r4
 8004b60:	4621      	mov	r1, r4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b62:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004b64:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b66:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004b68:	f7fc fc42 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004b6c:	2019      	movs	r0, #25
 8004b6e:	f7fc fc73 	bl	8001458 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8004b72:	201b      	movs	r0, #27
 8004b74:	4622      	mov	r2, r4
 8004b76:	4621      	mov	r1, r4
 8004b78:	f7fc fc3a 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004b7c:	201b      	movs	r0, #27
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004b7e:	f7fc fc6b 	bl	8001458 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004b82:	b002      	add	sp, #8
 8004b84:	bd10      	pop	{r4, pc}
  else if(tim_baseHandle->Instance==TIM4)
 8004b86:	4a0c      	ldr	r2, [pc, #48]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d1fa      	bne.n	8004b82 <HAL_TIM_Base_MspInit+0x42>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	4b09      	ldr	r3, [pc, #36]	; (8004bb4 <HAL_TIM_Base_MspInit+0x74>)
 8004b90:	9201      	str	r2, [sp, #4]
 8004b92:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004b94:	f041 0104 	orr.w	r1, r1, #4
 8004b98:	6419      	str	r1, [r3, #64]	; 0x40
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004ba2:	201e      	movs	r0, #30
 8004ba4:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004ba6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004ba8:	f7fc fc22 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004bac:	201e      	movs	r0, #30
 8004bae:	e7e6      	b.n	8004b7e <HAL_TIM_Base_MspInit+0x3e>
 8004bb0:	40010000 	.word	0x40010000
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	40000800 	.word	0x40000800

08004bbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc2:	2214      	movs	r2, #20
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	a803      	add	r0, sp, #12
 8004bc8:	f000 fce8 	bl	800559c <memset>
  if(timHandle->Instance==TIM1)
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	4a1a      	ldr	r2, [pc, #104]	; (8004c38 <HAL_TIM_MspPostInit+0x7c>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d118      	bne.n	8004c06 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	9301      	str	r3, [sp, #4]
 8004bd8:	4b18      	ldr	r3, [pc, #96]	; (8004c3c <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bda:	4819      	ldr	r0, [pc, #100]	; (8004c40 <HAL_TIM_MspPostInit+0x84>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bde:	f042 0210 	orr.w	r2, r2, #16
 8004be2:	631a      	str	r2, [r3, #48]	; 0x30
 8004be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be6:	f003 0310 	and.w	r3, r3, #16
 8004bea:	9301      	str	r3, [sp, #4]
 8004bec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004bee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004bf2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bfc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004bfe:	f7fc fc65 	bl	80014cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004c02:	b008      	add	sp, #32
 8004c04:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM4)
 8004c06:	4a0f      	ldr	r2, [pc, #60]	; (8004c44 <HAL_TIM_MspPostInit+0x88>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d1fa      	bne.n	8004c02 <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	9302      	str	r3, [sp, #8]
 8004c10:	4b0a      	ldr	r3, [pc, #40]	; (8004c3c <HAL_TIM_MspPostInit+0x80>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c12:	480d      	ldr	r0, [pc, #52]	; (8004c48 <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c16:	f042 0208 	orr.w	r2, r2, #8
 8004c1a:	631a      	str	r2, [r3, #48]	; 0x30
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	9302      	str	r3, [sp, #8]
 8004c24:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004c26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c30:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c32:	a903      	add	r1, sp, #12
 8004c34:	e7e3      	b.n	8004bfe <HAL_TIM_MspPostInit+0x42>
 8004c36:	bf00      	nop
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40023800 	.word	0x40023800
 8004c40:	40021000 	.word	0x40021000
 8004c44:	40000800 	.word	0x40000800
 8004c48:	40020c00 	.word	0x40020c00

08004c4c <MX_TIM1_Init>:
{
 8004c4c:	b510      	push	{r4, lr}
 8004c4e:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c50:	2210      	movs	r2, #16
 8004c52:	2100      	movs	r1, #0
 8004c54:	a803      	add	r0, sp, #12
 8004c56:	f000 fca1 	bl	800559c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c5a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c5c:	221c      	movs	r2, #28
 8004c5e:	4621      	mov	r1, r4
 8004c60:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c64:	9401      	str	r4, [sp, #4]
 8004c66:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c68:	f000 fc98 	bl	800559c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	4621      	mov	r1, r4
 8004c70:	a80e      	add	r0, sp, #56	; 0x38
 8004c72:	f000 fc93 	bl	800559c <memset>
  htim1.Instance = TIM1;
 8004c76:	4829      	ldr	r0, [pc, #164]	; (8004d1c <MX_TIM1_Init+0xd0>)
  htim1.Init.Prescaler = 48;
 8004c78:	4a29      	ldr	r2, [pc, #164]	; (8004d20 <MX_TIM1_Init+0xd4>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c7a:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 48;
 8004c7c:	2330      	movs	r3, #48	; 0x30
 8004c7e:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 1000;
 8004c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c86:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c88:	2380      	movs	r3, #128	; 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c8a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8004c8c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004c8e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004c90:	f7fe faaa 	bl	80031e8 <HAL_TIM_Base_Init>
 8004c94:	b108      	cbz	r0, 8004c9a <MX_TIM1_Init+0x4e>
    Error_Handler();
 8004c96:	f7ff fe71 	bl	800497c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c9e:	a903      	add	r1, sp, #12
 8004ca0:	481e      	ldr	r0, [pc, #120]	; (8004d1c <MX_TIM1_Init+0xd0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ca2:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004ca4:	f7fe fb76 	bl	8003394 <HAL_TIM_ConfigClockSource>
 8004ca8:	b108      	cbz	r0, 8004cae <MX_TIM1_Init+0x62>
    Error_Handler();
 8004caa:	f7ff fe67 	bl	800497c <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004cae:	481b      	ldr	r0, [pc, #108]	; (8004d1c <MX_TIM1_Init+0xd0>)
 8004cb0:	f7fe fab4 	bl	800321c <HAL_TIM_PWM_Init>
 8004cb4:	b108      	cbz	r0, 8004cba <MX_TIM1_Init+0x6e>
    Error_Handler();
 8004cb6:	f7ff fe61 	bl	800497c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cba:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004cbc:	a901      	add	r1, sp, #4
 8004cbe:	4817      	ldr	r0, [pc, #92]	; (8004d1c <MX_TIM1_Init+0xd0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cc0:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cc2:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004cc4:	f7fe fc68 	bl	8003598 <HAL_TIMEx_MasterConfigSynchronization>
 8004cc8:	b108      	cbz	r0, 8004cce <MX_TIM1_Init+0x82>
    Error_Handler();
 8004cca:	f7ff fe57 	bl	800497c <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cce:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004cd0:	2204      	movs	r2, #4
 8004cd2:	a907      	add	r1, sp, #28
 8004cd4:	4811      	ldr	r0, [pc, #68]	; (8004d1c <MX_TIM1_Init+0xd0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cd6:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8004cd8:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cda:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004cdc:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004cde:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004ce0:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004ce2:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004ce4:	f7fe faea 	bl	80032bc <HAL_TIM_PWM_ConfigChannel>
 8004ce8:	b108      	cbz	r0, 8004cee <MX_TIM1_Init+0xa2>
    Error_Handler();
 8004cea:	f7ff fe47 	bl	800497c <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004cee:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004cf0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004cf4:	a90e      	add	r1, sp, #56	; 0x38
 8004cf6:	4809      	ldr	r0, [pc, #36]	; (8004d1c <MX_TIM1_Init+0xd0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004cf8:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004cfa:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004cfc:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 8004cfe:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d00:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d02:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d04:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004d06:	f7fe fc65 	bl	80035d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8004d0a:	b108      	cbz	r0, 8004d10 <MX_TIM1_Init+0xc4>
    Error_Handler();
 8004d0c:	f7ff fe36 	bl	800497c <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8004d10:	4802      	ldr	r0, [pc, #8]	; (8004d1c <MX_TIM1_Init+0xd0>)
 8004d12:	f7ff ff53 	bl	8004bbc <HAL_TIM_MspPostInit>
}
 8004d16:	b016      	add	sp, #88	; 0x58
 8004d18:	bd10      	pop	{r4, pc}
 8004d1a:	bf00      	nop
 8004d1c:	200004f8 	.word	0x200004f8
 8004d20:	40010000 	.word	0x40010000

08004d24 <MX_TIM4_Init>:
{
 8004d24:	b510      	push	{r4, lr}
 8004d26:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d28:	2210      	movs	r2, #16
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	a803      	add	r0, sp, #12
 8004d2e:	f000 fc35 	bl	800559c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d32:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d34:	221c      	movs	r2, #28
 8004d36:	eb0d 0002 	add.w	r0, sp, r2
 8004d3a:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d3c:	9401      	str	r4, [sp, #4]
 8004d3e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d40:	f000 fc2c 	bl	800559c <memset>
  htim4.Instance = TIM4;
 8004d44:	481e      	ldr	r0, [pc, #120]	; (8004dc0 <MX_TIM4_Init+0x9c>)
  htim4.Init.Prescaler = 24;
 8004d46:	4a1f      	ldr	r2, [pc, #124]	; (8004dc4 <MX_TIM4_Init+0xa0>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d48:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 24;
 8004d4a:	2318      	movs	r3, #24
 8004d4c:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 40000;
 8004d50:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004d54:	60c3      	str	r3, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d56:	2380      	movs	r3, #128	; 0x80
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d58:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d5a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004d5c:	f7fe fa44 	bl	80031e8 <HAL_TIM_Base_Init>
 8004d60:	b108      	cbz	r0, 8004d66 <MX_TIM4_Init+0x42>
    Error_Handler();
 8004d62:	f7ff fe0b 	bl	800497c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004d6a:	a903      	add	r1, sp, #12
 8004d6c:	4814      	ldr	r0, [pc, #80]	; (8004dc0 <MX_TIM4_Init+0x9c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d6e:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004d70:	f7fe fb10 	bl	8003394 <HAL_TIM_ConfigClockSource>
 8004d74:	b108      	cbz	r0, 8004d7a <MX_TIM4_Init+0x56>
    Error_Handler();
 8004d76:	f7ff fe01 	bl	800497c <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004d7a:	4811      	ldr	r0, [pc, #68]	; (8004dc0 <MX_TIM4_Init+0x9c>)
 8004d7c:	f7fe fa4e 	bl	800321c <HAL_TIM_PWM_Init>
 8004d80:	b108      	cbz	r0, 8004d86 <MX_TIM4_Init+0x62>
    Error_Handler();
 8004d82:	f7ff fdfb 	bl	800497c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d86:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004d88:	a901      	add	r1, sp, #4
 8004d8a:	480d      	ldr	r0, [pc, #52]	; (8004dc0 <MX_TIM4_Init+0x9c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d8c:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d8e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004d90:	f7fe fc02 	bl	8003598 <HAL_TIMEx_MasterConfigSynchronization>
 8004d94:	b108      	cbz	r0, 8004d9a <MX_TIM4_Init+0x76>
    Error_Handler();
 8004d96:	f7ff fdf1 	bl	800497c <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d9a:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004d9c:	220c      	movs	r2, #12
 8004d9e:	a907      	add	r1, sp, #28
 8004da0:	4807      	ldr	r0, [pc, #28]	; (8004dc0 <MX_TIM4_Init+0x9c>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004da2:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8004da4:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004da6:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004da8:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004daa:	f7fe fa87 	bl	80032bc <HAL_TIM_PWM_ConfigChannel>
 8004dae:	b108      	cbz	r0, 8004db4 <MX_TIM4_Init+0x90>
    Error_Handler();
 8004db0:	f7ff fde4 	bl	800497c <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8004db4:	4802      	ldr	r0, [pc, #8]	; (8004dc0 <MX_TIM4_Init+0x9c>)
 8004db6:	f7ff ff01 	bl	8004bbc <HAL_TIM_MspPostInit>
}
 8004dba:	b00e      	add	sp, #56	; 0x38
 8004dbc:	bd10      	pop	{r4, pc}
 8004dbe:	bf00      	nop
 8004dc0:	200004b8 	.word	0x200004b8
 8004dc4:	40000800 	.word	0x40000800

08004dc8 <oneOverSqrt>:
 */
#include "tm_stm32_ahrs_imu.h"

/* Calculate 1/sqrt(x) with magic number support */
static
float oneOverSqrt(float x) {
 8004dc8:	b508      	push	{r3, lr}
    return 1.0f / (float) sqrt(x);
 8004dca:	ee10 0a10 	vmov	r0, s0
 8004dce:	f7fb fb67 	bl	80004a0 <__aeabi_f2d>
 8004dd2:	ec41 0b10 	vmov	d0, r0, r1
 8004dd6:	f002 fd71 	bl	80078bc <sqrt>
 8004dda:	ec51 0b10 	vmov	r0, r1, d0
 8004dde:	f7fb fe8b 	bl	8000af8 <__aeabi_d2f>
}
 8004de2:	ee07 0a90 	vmov	s15, r0
 8004de6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004dea:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8004dee:	bd08      	pop	{r3, pc}

08004df0 <calculateAngles>:

static
void calculateAngles(TM_AHRSIMU_t* AHRSIMU) {
 8004df0:	b510      	push	{r4, lr}
 8004df2:	ed2d 8b04 	vpush	{d8-d9}
    AHRSIMU->Roll = (float) atan2(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 8004df6:	ed90 9a06 	vldr	s18, [r0, #24]
 8004dfa:	ed90 8a07 	vldr	s16, [r0, #28]
 8004dfe:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 8004e02:	eef0 7a68 	vmov.f32	s15, s17
 8004e06:	eee9 7a49 	vfms.f32	s15, s18, s18
void calculateAngles(TM_AHRSIMU_t* AHRSIMU) {
 8004e0a:	4604      	mov	r4, r0
 8004e0c:	b082      	sub	sp, #8
    AHRSIMU->Roll = (float) atan2(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 8004e0e:	eee8 7a48 	vfms.f32	s15, s16, s16
 8004e12:	ee17 0a90 	vmov	r0, s15
 8004e16:	f7fb fb43 	bl	80004a0 <__aeabi_f2d>
 8004e1a:	edd4 7a08 	vldr	s15, [r4, #32]
 8004e1e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004e22:	edd4 7a05 	vldr	s15, [r4, #20]
 8004e26:	eea7 8a89 	vfma.f32	s16, s15, s18
 8004e2a:	e9cd 0100 	strd	r0, r1, [sp]
 8004e2e:	ee18 0a10 	vmov	r0, s16
 8004e32:	f7fb fb35 	bl	80004a0 <__aeabi_f2d>
 8004e36:	ed9d 1b00 	vldr	d1, [sp]
 8004e3a:	ec41 0b10 	vmov	d0, r0, r1
 8004e3e:	f002 fd3b 	bl	80078b8 <atan2>
 8004e42:	ec51 0b10 	vmov	r0, r1, d0
 8004e46:	f7fb fe57 	bl	8000af8 <__aeabi_d2f>
    AHRSIMU->Pitch = (float) asin(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 8004e4a:	ed94 7a05 	vldr	s14, [r4, #20]
 8004e4e:	edd4 7a07 	vldr	s15, [r4, #28]
 8004e52:	edd4 6a06 	vldr	s13, [r4, #24]
    AHRSIMU->Roll = (float) atan2(AHRSIMU->_q0 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q1 * AHRSIMU->_q1 - AHRSIMU->_q2 * AHRSIMU->_q2);
 8004e56:	6020      	str	r0, [r4, #0]
    AHRSIMU->Pitch = (float) asin(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 8004e58:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8004e5c:	ed94 7a08 	vldr	s14, [r4, #32]
 8004e60:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004e64:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8004e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e6c:	ee17 0a90 	vmov	r0, s15
 8004e70:	f7fb fb16 	bl	80004a0 <__aeabi_f2d>
 8004e74:	ec41 0b10 	vmov	d0, r0, r1
 8004e78:	f002 fcc6 	bl	8007808 <asin>
 8004e7c:	ec51 0b10 	vmov	r0, r1, d0
 8004e80:	f7fb fe3a 	bl	8000af8 <__aeabi_d2f>
    AHRSIMU->Yaw = (float) atan2(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 8004e84:	ed94 9a07 	vldr	s18, [r4, #28]
 8004e88:	ed94 8a08 	vldr	s16, [r4, #32]
    AHRSIMU->Pitch = (float) asin(-2.0f * (AHRSIMU->_q1 * AHRSIMU->_q3 - AHRSIMU->_q0 * AHRSIMU->_q2));
 8004e8c:	6060      	str	r0, [r4, #4]
    AHRSIMU->Yaw = (float) atan2(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 8004e8e:	eee9 8a49 	vfms.f32	s17, s18, s18
 8004e92:	eee8 8a48 	vfms.f32	s17, s16, s16
 8004e96:	ee18 0a90 	vmov	r0, s17
 8004e9a:	f7fb fb01 	bl	80004a0 <__aeabi_f2d>
 8004e9e:	edd4 7a05 	vldr	s15, [r4, #20]
 8004ea2:	ee28 8a27 	vmul.f32	s16, s16, s15
 8004ea6:	edd4 7a06 	vldr	s15, [r4, #24]
 8004eaa:	eea7 8a89 	vfma.f32	s16, s15, s18
 8004eae:	e9cd 0100 	strd	r0, r1, [sp]
 8004eb2:	ee18 0a10 	vmov	r0, s16
 8004eb6:	f7fb faf3 	bl	80004a0 <__aeabi_f2d>
 8004eba:	ed9d 1b00 	vldr	d1, [sp]
 8004ebe:	ec41 0b10 	vmov	d0, r0, r1
 8004ec2:	f002 fcf9 	bl	80078b8 <atan2>

    /* Calculate degrees and remove inclination */
    AHRSIMU->Roll *= AHRSIMU_RAD2DEG(1);
 8004ec6:	ed9f 8a1d 	vldr	s16, [pc, #116]	; 8004f3c <calculateAngles+0x14c>
 8004eca:	edd4 7a00 	vldr	s15, [r4]
 8004ece:	ee67 7a88 	vmul.f32	s15, s15, s16
    AHRSIMU->Yaw = (float) atan2(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 8004ed2:	ec51 0b10 	vmov	r0, r1, d0
    AHRSIMU->Roll *= AHRSIMU_RAD2DEG(1);
 8004ed6:	edc4 7a00 	vstr	s15, [r4]
    AHRSIMU->Pitch *= AHRSIMU_RAD2DEG(1);
 8004eda:	edd4 7a01 	vldr	s15, [r4, #4]
 8004ede:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004ee2:	edc4 7a01 	vstr	s15, [r4, #4]
    AHRSIMU->Yaw = (float) atan2(AHRSIMU->_q1 * AHRSIMU->_q2 + AHRSIMU->_q0 * AHRSIMU->_q3, 0.5f - AHRSIMU->_q2 * AHRSIMU->_q2 - AHRSIMU->_q3 * AHRSIMU->_q3);
 8004ee6:	f7fb fe07 	bl	8000af8 <__aeabi_d2f>
    AHRSIMU->Yaw = AHRSIMU->Yaw * AHRSIMU_RAD2DEG(1) - AHRSIMU->Inclination;
 8004eea:	edd4 7a03 	vldr	s15, [r4, #12]
 8004eee:	ee07 0a10 	vmov	s14, r0
 8004ef2:	eed7 7a08 	vfnms.f32	s15, s14, s16
 8004ef6:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8004f40 <calculateAngles+0x150>
 8004efa:	eef0 6a67 	vmov.f32	s13, s15

    /* Check values because of inclination */
    if (AHRSIMU->Yaw < -180) {
 8004efe:	eddf 7a11 	vldr	s15, [pc, #68]	; 8004f44 <calculateAngles+0x154>
 8004f02:	eef4 6ae7 	vcmpe.f32	s13, s15
 8004f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0a:	d506      	bpl.n	8004f1a <calculateAngles+0x12a>
        AHRSIMU->Yaw = 180.0f - (-180.0f - AHRSIMU->Yaw);
 8004f0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004f10:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (AHRSIMU->Yaw > 180) {
        AHRSIMU->Yaw = -180.0f - (180.0f - AHRSIMU->Yaw);
 8004f14:	edc4 7a02 	vstr	s15, [r4, #8]
    }
}
 8004f18:	e006      	b.n	8004f28 <calculateAngles+0x138>
    } else if (AHRSIMU->Yaw > 180) {
 8004f1a:	eef4 6ac7 	vcmpe.f32	s13, s14
 8004f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f22:	dc05      	bgt.n	8004f30 <calculateAngles+0x140>
    AHRSIMU->Yaw = AHRSIMU->Yaw * AHRSIMU_RAD2DEG(1) - AHRSIMU->Inclination;
 8004f24:	edc4 6a02 	vstr	s13, [r4, #8]
}
 8004f28:	b002      	add	sp, #8
 8004f2a:	ecbd 8b04 	vpop	{d8-d9}
 8004f2e:	bd10      	pop	{r4, pc}
        AHRSIMU->Yaw = -180.0f - (180.0f - AHRSIMU->Yaw);
 8004f30:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004f34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004f38:	e7ec      	b.n	8004f14 <calculateAngles+0x124>
 8004f3a:	bf00      	nop
 8004f3c:	42652ee1 	.word	0x42652ee1
 8004f40:	43340000 	.word	0x43340000
 8004f44:	c3340000 	.word	0xc3340000

08004f48 <TM_AHRSIMU_Init>:

void TM_AHRSIMU_Init(TM_AHRSIMU_t* AHRSIMU, float beta, float sampleRate, float inclination) {
    AHRSIMU->_beta = beta;
    AHRSIMU->_sampleRate = 1 / sampleRate;
 8004f48:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004f4c:	eec7 0aa0 	vdiv.f32	s1, s15, s1
    AHRSIMU->Inclination = inclination;

    AHRSIMU->_q0 = 1.0f;
    AHRSIMU->_q1 = 0.0f;
 8004f50:	2300      	movs	r3, #0
 8004f52:	6183      	str	r3, [r0, #24]
    AHRSIMU->_q2 = 0.0f;
 8004f54:	61c3      	str	r3, [r0, #28]
    AHRSIMU->_q3 = 0.0f;
 8004f56:	6203      	str	r3, [r0, #32]
    AHRSIMU->_beta = beta;
 8004f58:	ed80 0a04 	vstr	s0, [r0, #16]
    AHRSIMU->_sampleRate = 1 / sampleRate;
 8004f5c:	edc0 0a09 	vstr	s1, [r0, #36]	; 0x24
    AHRSIMU->Inclination = inclination;
 8004f60:	ed80 1a03 	vstr	s2, [r0, #12]
    AHRSIMU->_q0 = 1.0f;
 8004f64:	edc0 7a05 	vstr	s15, [r0, #20]
    AHRSIMU->_q3 = 0.0f;
 8004f68:	4770      	bx	lr

08004f6a <TM_AHRSIMU_UpdateIMU>:

    /* Calculate new angles */
    calculateAngles(AHRSIMU);
}

void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 8004f6a:	b510      	push	{r4, lr}
    float s0, s1, s2, s3;
    float qDot1, qDot2, qDot3, qDot4;
    float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

    /* Rate of change of quaternion from gyroscope */
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004f6c:	edd0 7a06 	vldr	s15, [r0, #24]
 8004f70:	edd0 6a07 	vldr	s13, [r0, #28]
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 8004f74:	ed90 6a05 	vldr	s12, [r0, #20]
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004f78:	edd0 5a08 	vldr	s11, [r0, #32]
void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 8004f7c:	ed2d 8b0a 	vpush	{d8-d12}
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004f80:	ee60 bae6 	vnmul.f32	s23, s1, s13
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 8004f84:	ee26 ba81 	vmul.f32	s22, s13, s2
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 8004f88:	ee61 aa67 	vnmul.f32	s21, s2, s15
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004f8c:	ee27 9aa0 	vmul.f32	s18, s15, s1
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004f90:	eee7 bac0 	vfms.f32	s23, s15, s0
void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 8004f94:	4604      	mov	r4, r0
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 8004f96:	eea0 ba06 	vfma.f32	s22, s0, s12
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 8004f9a:	eee0 aa86 	vfma.f32	s21, s1, s12
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004f9e:	eea1 9a06 	vfma.f32	s18, s2, s12
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004fa2:	eee5 bac1 	vfms.f32	s23, s11, s2
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 8004fa6:	eea0 bae5 	vfms.f32	s22, s1, s11
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 8004faa:	eee0 aa25 	vfma.f32	s21, s0, s11
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004fae:	eea0 9a66 	vfms.f32	s18, s0, s13

    /* Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation) */
    if (!(ax == 0.0f && ay == 0.0f && az == 0.0f)) {
 8004fb2:	eef5 1a40 	vcmp.f32	s3, #0.0
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004fb6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
    if (!(ax == 0.0f && ay == 0.0f && az == 0.0f)) {
 8004fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
void TM_AHRSIMU_UpdateIMU(TM_AHRSIMU_t* AHRSIMU, float gx, float gy, float gz, float ax, float ay, float az) {
 8004fbe:	eef0 9a61 	vmov.f32	s19, s3
 8004fc2:	eef0 8a42 	vmov.f32	s17, s4
 8004fc6:	eeb0 8a62 	vmov.f32	s16, s5
    qDot1 = 0.5f * (-AHRSIMU->_q1 * gx - AHRSIMU->_q2 * gy - AHRSIMU->_q3 * gz);
 8004fca:	ee6b ba87 	vmul.f32	s23, s23, s14
    qDot2 = 0.5f * (AHRSIMU->_q0 * gx + AHRSIMU->_q2 * gz - AHRSIMU->_q3 * gy);
 8004fce:	ee2b ba07 	vmul.f32	s22, s22, s14
    qDot3 = 0.5f * (AHRSIMU->_q0 * gy - AHRSIMU->_q1 * gz + AHRSIMU->_q3 * gx);
 8004fd2:	ee6a aa87 	vmul.f32	s21, s21, s14
    qDot4 = 0.5f * (AHRSIMU->_q0 * gz + AHRSIMU->_q1 * gy - AHRSIMU->_q2 * gx);
 8004fd6:	ee29 9a07 	vmul.f32	s18, s18, s14
    if (!(ax == 0.0f && ay == 0.0f && az == 0.0f)) {
 8004fda:	d10a      	bne.n	8004ff2 <TM_AHRSIMU_UpdateIMU+0x88>
 8004fdc:	eeb5 2a40 	vcmp.f32	s4, #0.0
 8004fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe4:	d105      	bne.n	8004ff2 <TM_AHRSIMU_UpdateIMU+0x88>
 8004fe6:	eef5 2a40 	vcmp.f32	s5, #0.0
 8004fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fee:	f000 8086 	beq.w	80050fe <TM_AHRSIMU_UpdateIMU+0x194>

        /* Normalise accelerometer measurement */
        recipNorm = oneOverSqrt(ax * ax + ay * ay + az * az);
 8004ff2:	ee28 0aa8 	vmul.f32	s0, s17, s17
 8004ff6:	eea9 0aa9 	vfma.f32	s0, s19, s19
 8004ffa:	eea8 0a08 	vfma.f32	s0, s16, s16
 8004ffe:	f7ff fee3 	bl	8004dc8 <oneOverSqrt>

        /* Auxiliary variables to avoid repeated arithmetic */
        _2q0 = 2.0f * AHRSIMU->_q0;
        _2q1 = 2.0f * AHRSIMU->_q1;
        _2q2 = 2.0f * AHRSIMU->_q2;
        _2q3 = 2.0f * AHRSIMU->_q3;
 8005002:	edd4 6a08 	vldr	s13, [r4, #32]
        _2q1 = 2.0f * AHRSIMU->_q1;
 8005006:	edd4 4a06 	vldr	s9, [r4, #24]
        _2q0 = 2.0f * AHRSIMU->_q0;
 800500a:	ed94 3a05 	vldr	s6, [r4, #20]
        _2q2 = 2.0f * AHRSIMU->_q2;
 800500e:	ed94 ca07 	vldr	s24, [r4, #28]
        ax *= recipNorm;
 8005012:	ee69 1a80 	vmul.f32	s3, s19, s0
        _2q3 = 2.0f * AHRSIMU->_q3;
 8005016:	ee36 1aa6 	vadd.f32	s2, s13, s13
        _4q0 = 4.0f * AHRSIMU->_q0;
 800501a:	eef1 5a00 	vmov.f32	s11, #16	; 0x40800000  4.0
        az *= recipNorm;
 800501e:	ee68 2a00 	vmul.f32	s5, s16, s0
        _8q1 = 8.0f * AHRSIMU->_q1;
        _8q2 = 8.0f * AHRSIMU->_q2;
        q0q0 = AHRSIMU->_q0 * AHRSIMU->_q0;
        q1q1 = AHRSIMU->_q1 * AHRSIMU->_q1;
        q2q2 = AHRSIMU->_q2 * AHRSIMU->_q2;
        q3q3 = AHRSIMU->_q3 * AHRSIMU->_q3;
 8005022:	ee66 0aa6 	vmul.f32	s1, s13, s13

        /* Gradient decent algorithm corrective step */
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8005026:	ee20 0a68 	vnmul.f32	s0, s0, s17
        _4q1 = 4.0f * AHRSIMU->_q1;
 800502a:	ee24 8aa5 	vmul.f32	s16, s9, s11
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800502e:	ee61 8a61 	vnmul.f32	s17, s2, s3
        _2q0 = 2.0f * AHRSIMU->_q0;
 8005032:	ee73 7a03 	vadd.f32	s15, s6, s6
        _4q0 = 4.0f * AHRSIMU->_q0;
 8005036:	ee23 2a25 	vmul.f32	s4, s6, s11
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800503a:	eee8 8a20 	vfma.f32	s17, s16, s1
        q0q0 = AHRSIMU->_q0 * AHRSIMU->_q0;
 800503e:	ee23 3a03 	vmul.f32	s6, s6, s6
        _8q1 = 8.0f * AHRSIMU->_q1;
 8005042:	eef2 3a00 	vmov.f32	s7, #32	; 0x41000000  8.0
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005046:	ee23 3a25 	vmul.f32	s6, s6, s11
        q1q1 = AHRSIMU->_q1 * AHRSIMU->_q1;
 800504a:	ee24 5aa4 	vmul.f32	s10, s9, s9
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800504e:	eee4 8a83 	vfma.f32	s17, s9, s6
        _8q1 = 8.0f * AHRSIMU->_q1;
 8005052:	ee64 caa3 	vmul.f32	s25, s9, s7
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005056:	eee0 8a27 	vfma.f32	s17, s0, s15
        q2q2 = AHRSIMU->_q2 * AHRSIMU->_q2;
 800505a:	ee2c 7a0c 	vmul.f32	s14, s24, s24
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800505e:	ee78 8ac8 	vsub.f32	s17, s17, s16
        _4q2 = 4.0f * AHRSIMU->_q2;
 8005062:	ee2c 4a25 	vmul.f32	s8, s24, s11
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005066:	eeec 8a85 	vfma.f32	s17, s25, s10
        _2q2 = 2.0f * AHRSIMU->_q2;
 800506a:	ee3c 6a0c 	vadd.f32	s12, s24, s24
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800506e:	eeec 8a87 	vfma.f32	s17, s25, s14
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8005072:	ee21 aa86 	vmul.f32	s20, s3, s12
        s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * AHRSIMU->_q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8005076:	eee2 8a88 	vfma.f32	s17, s5, s16
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800507a:	ee21 8aa7 	vmul.f32	s16, s3, s15
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800507e:	eea2 aa07 	vfma.f32	s20, s4, s14
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8005082:	eeac 8a03 	vfma.f32	s16, s24, s6
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8005086:	eea2 aa05 	vfma.f32	s20, s4, s10
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800508a:	eea4 8a20 	vfma.f32	s16, s8, s1
        _2q1 = 2.0f * AHRSIMU->_q1;
 800508e:	ee74 9aa4 	vadd.f32	s19, s9, s9
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8005092:	eea0 8a01 	vfma.f32	s16, s0, s2
        _8q2 = 8.0f * AHRSIMU->_q2;
 8005096:	ee6c 3a23 	vmul.f32	s7, s24, s7
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800509a:	ee38 8a44 	vsub.f32	s16, s16, s8
        s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800509e:	eea0 aa29 	vfma.f32	s20, s0, s19
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80050a2:	eea3 8a85 	vfma.f32	s16, s7, s10
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 80050a6:	ee69 9ae1 	vnmul.f32	s19, s19, s3
 80050aa:	ee25 5a25 	vmul.f32	s10, s10, s11
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80050ae:	eea3 8a87 	vfma.f32	s16, s7, s14
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 80050b2:	eee6 9a85 	vfma.f32	s19, s13, s10
 80050b6:	ee27 7a25 	vmul.f32	s14, s14, s11
        s2 = 4.0f * q0q0 * AHRSIMU->_q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80050ba:	eea2 8a84 	vfma.f32	s16, s5, s8
        s3 = 4.0f * q1q1 * AHRSIMU->_q3 - _2q1 * ax + 4.0f * q2q2 * AHRSIMU->_q3 - _2q2 * ay;
 80050be:	eee6 9a87 	vfma.f32	s19, s13, s14
 80050c2:	eee0 9a06 	vfma.f32	s19, s0, s12

        /* Normalise step magnitude */
        recipNorm = oneOverSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3);
 80050c6:	ee28 0aa8 	vmul.f32	s0, s17, s17
 80050ca:	eeaa 0a0a 	vfma.f32	s0, s20, s20
 80050ce:	eea8 0a08 	vfma.f32	s0, s16, s16
 80050d2:	eea9 0aa9 	vfma.f32	s0, s19, s19
 80050d6:	f7ff fe77 	bl	8004dc8 <oneOverSqrt>
        s1 *= recipNorm;
        s2 *= recipNorm;
        s3 *= recipNorm;

        /* Apply feedback step */
        qDot1 -= AHRSIMU->_beta * s0;
 80050da:	edd4 7a04 	vldr	s15, [r4, #16]
 80050de:	ee20 aa4a 	vnmul.f32	s20, s0, s20
        qDot2 -= AHRSIMU->_beta * s1;
 80050e2:	ee60 8a68 	vnmul.f32	s17, s0, s17
        qDot3 -= AHRSIMU->_beta * s2;
 80050e6:	ee20 8a48 	vnmul.f32	s16, s0, s16
        qDot4 -= AHRSIMU->_beta * s3;
 80050ea:	ee20 0a69 	vnmul.f32	s0, s0, s19
        qDot1 -= AHRSIMU->_beta * s0;
 80050ee:	eeea ba27 	vfma.f32	s23, s20, s15
        qDot2 -= AHRSIMU->_beta * s1;
 80050f2:	eea8 baa7 	vfma.f32	s22, s17, s15
        qDot3 -= AHRSIMU->_beta * s2;
 80050f6:	eee8 aa27 	vfma.f32	s21, s16, s15
        qDot4 -= AHRSIMU->_beta * s3;
 80050fa:	eea0 9a27 	vfma.f32	s18, s0, s15
    }

    /* Integrate rate of change of quaternion to yield quaternion */
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 80050fe:	ed94 6a09 	vldr	s12, [r4, #36]	; 0x24
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 8005102:	ed94 0a06 	vldr	s0, [r4, #24]
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 8005106:	edd4 6a05 	vldr	s13, [r4, #20]
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 800510a:	ed94 7a07 	vldr	s14, [r4, #28]
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 800510e:	edd4 7a08 	vldr	s15, [r4, #32]
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 8005112:	eeab 0a06 	vfma.f32	s0, s22, s12
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 8005116:	eeeb 6a86 	vfma.f32	s13, s23, s12
    AHRSIMU->_q1 += qDot2 * AHRSIMU->_sampleRate;
 800511a:	ed84 0a06 	vstr	s0, [r4, #24]

    /* Normalise quaternion */
    recipNorm = oneOverSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 800511e:	ee20 0a00 	vmul.f32	s0, s0, s0
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 8005122:	eeaa 7a86 	vfma.f32	s14, s21, s12
    recipNorm = oneOverSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 8005126:	eea6 0aa6 	vfma.f32	s0, s13, s13
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 800512a:	eee9 7a06 	vfma.f32	s15, s18, s12
    recipNorm = oneOverSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 800512e:	eea7 0a07 	vfma.f32	s0, s14, s14
    AHRSIMU->_q3 += qDot4 * AHRSIMU->_sampleRate;
 8005132:	edc4 7a08 	vstr	s15, [r4, #32]
    AHRSIMU->_q0 += qDot1 * AHRSIMU->_sampleRate;
 8005136:	edc4 6a05 	vstr	s13, [r4, #20]
    AHRSIMU->_q2 += qDot3 * AHRSIMU->_sampleRate;
 800513a:	ed84 7a07 	vstr	s14, [r4, #28]
    recipNorm = oneOverSqrt(AHRSIMU->_q0 * AHRSIMU->_q0 + AHRSIMU->_q1 * AHRSIMU->_q1 + AHRSIMU->_q2 * AHRSIMU->_q2 + AHRSIMU->_q3 * AHRSIMU->_q3);
 800513e:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8005142:	f7ff fe41 	bl	8004dc8 <oneOverSqrt>
    AHRSIMU->_q0 *= recipNorm;
 8005146:	edd4 7a05 	vldr	s15, [r4, #20]
 800514a:	ee67 7a80 	vmul.f32	s15, s15, s0
    AHRSIMU->_q2 *= recipNorm;
    AHRSIMU->_q3 *= recipNorm;

    /* Calculate new angles */
    calculateAngles(AHRSIMU);
}
 800514e:	ecbd 8b0a 	vpop	{d8-d12}
    AHRSIMU->_q0 *= recipNorm;
 8005152:	edc4 7a05 	vstr	s15, [r4, #20]
    AHRSIMU->_q1 *= recipNorm;
 8005156:	edd4 7a06 	vldr	s15, [r4, #24]
 800515a:	ee67 7a80 	vmul.f32	s15, s15, s0
    calculateAngles(AHRSIMU);
 800515e:	4620      	mov	r0, r4
    AHRSIMU->_q1 *= recipNorm;
 8005160:	edc4 7a06 	vstr	s15, [r4, #24]
    AHRSIMU->_q2 *= recipNorm;
 8005164:	edd4 7a07 	vldr	s15, [r4, #28]
 8005168:	ee67 7a80 	vmul.f32	s15, s15, s0
 800516c:	edc4 7a07 	vstr	s15, [r4, #28]
    AHRSIMU->_q3 *= recipNorm;
 8005170:	edd4 7a08 	vldr	s15, [r4, #32]
 8005174:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005178:	ed84 0a08 	vstr	s0, [r4, #32]
}
 800517c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    calculateAngles(AHRSIMU);
 8005180:	f7ff be36 	b.w	8004df0 <calculateAngles>

08005184 <TM_DELAY_Init>:
uint32_t TM_DELAY_Init(void) {
#if !defined(STM32F0xx)
	uint32_t c;

    /* Enable TRC */
    CoreDebug->DEMCR &= ~0x01000000;
 8005184:	4b0c      	ldr	r3, [pc, #48]	; (80051b8 <TM_DELAY_Init+0x34>)
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800518c:	60da      	str	r2, [r3, #12]
    CoreDebug->DEMCR |=  0x01000000;
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005194:	60da      	str	r2, [r3, #12]

    /* Enable counter */
    DWT->CTRL &= ~0x00000001;
 8005196:	4b09      	ldr	r3, [pc, #36]	; (80051bc <TM_DELAY_Init+0x38>)
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	f022 0201 	bic.w	r2, r2, #1
 800519e:	601a      	str	r2, [r3, #0]
    DWT->CTRL |=  0x00000001;
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

    /* Reset counter */
    DWT->CYCCNT = 0;
 80051a8:	2200      	movs	r2, #0
 80051aa:	605a      	str	r2, [r3, #4]

	/* Check if DWT has started */
	c = DWT->CYCCNT;
 80051ac:	685a      	ldr	r2, [r3, #4]

	/* 2 dummys */
	__ASM volatile ("NOP");
 80051ae:	bf00      	nop
	__ASM volatile ("NOP");
 80051b0:	bf00      	nop

	/* Return difference, if result is zero, DWT has not started */
	return (DWT->CYCCNT - c);
 80051b2:	6858      	ldr	r0, [r3, #4]
#else
	/* Return OK */
	return 1;
#endif
}
 80051b4:	1a80      	subs	r0, r0, r2
 80051b6:	4770      	bx	lr
 80051b8:	e000edf0 	.word	0xe000edf0
 80051bc:	e0001000 	.word	0xe0001000

080051c0 <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 80051c0:	4770      	bx	lr
	...

080051c4 <HAL_IncTick>:
/* Called from Systick handler */
void HAL_IncTick(void) {
	uint8_t i;

	/* Increase system time */
	TM_Time++;
 80051c4:	4a18      	ldr	r2, [pc, #96]	; (8005228 <HAL_IncTick+0x64>)
void HAL_IncTick(void) {
 80051c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TM_Time++;
 80051c8:	6813      	ldr	r3, [r2, #0]
 80051ca:	3301      	adds	r3, #1
 80051cc:	6013      	str	r3, [r2, #0]

	/* Decrease other system time */
	if (TM_Time2) {
 80051ce:	4b17      	ldr	r3, [pc, #92]	; (800522c <HAL_IncTick+0x68>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	b112      	cbz	r2, 80051da <HAL_IncTick+0x16>
		TM_Time2--;
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	3a01      	subs	r2, #1
 80051d8:	601a      	str	r2, [r3, #0]
	}

	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 80051da:	4e15      	ldr	r6, [pc, #84]	; (8005230 <HAL_IncTick+0x6c>)
void HAL_IncTick(void) {
 80051dc:	2500      	movs	r5, #0
 80051de:	4637      	mov	r7, r6
	for (i = 0; i < CustomTimers.Count; i++) {
 80051e0:	7833      	ldrb	r3, [r6, #0]
 80051e2:	b2ec      	uxtb	r4, r5
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	d802      	bhi.n	80051ee <HAL_IncTick+0x2a>
			}
		}
	}

	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 80051e8:	f7ff ffea 	bl	80051c0 <TM_DELAY_1msHandler>
 80051ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 80051ee:	00a4      	lsls	r4, r4, #2
 80051f0:	1933      	adds	r3, r6, r4
 80051f2:	6858      	ldr	r0, [r3, #4]
		if (
 80051f4:	b1b0      	cbz	r0, 8005224 <HAL_IncTick+0x60>
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 80051f6:	7803      	ldrb	r3, [r0, #0]
 80051f8:	079b      	lsls	r3, r3, #30
 80051fa:	d513      	bpl.n	8005224 <HAL_IncTick+0x60>
			if (CustomTimers.Timers[i]->CNT) {
 80051fc:	6883      	ldr	r3, [r0, #8]
 80051fe:	b10b      	cbz	r3, 8005204 <HAL_IncTick+0x40>
				CustomTimers.Timers[i]->CNT--;
 8005200:	3b01      	subs	r3, #1
 8005202:	6083      	str	r3, [r0, #8]
			if (CustomTimers.Timers[i]->CNT == 0) {
 8005204:	6883      	ldr	r3, [r0, #8]
 8005206:	b96b      	cbnz	r3, 8005224 <HAL_IncTick+0x60>
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8005208:	443c      	add	r4, r7
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 800520a:	68c3      	ldr	r3, [r0, #12]
 800520c:	6901      	ldr	r1, [r0, #16]
 800520e:	4798      	blx	r3
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8005210:	6862      	ldr	r2, [r4, #4]
 8005212:	6853      	ldr	r3, [r2, #4]
 8005214:	6093      	str	r3, [r2, #8]
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8005216:	7813      	ldrb	r3, [r2, #0]
 8005218:	f013 0101 	ands.w	r1, r3, #1
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 800521c:	bf04      	itt	eq
 800521e:	f361 0341 	bfieq	r3, r1, #1, #1
 8005222:	7013      	strbeq	r3, [r2, #0]
 8005224:	3501      	adds	r5, #1
 8005226:	e7db      	b.n	80051e0 <HAL_IncTick+0x1c>
 8005228:	2000021c 	.word	0x2000021c
 800522c:	20000220 	.word	0x20000220
 8005230:	20000204 	.word	0x20000204

08005234 <HAL_Delay>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005234:	f3ef 8305 	mrs	r3, IPSR
}

void HAL_Delay(uint32_t Delay) {
	/* Delay for amount of milliseconds */
	/* Check if we are called from ISR */
	if (__get_IPSR() == 0) {
 8005238:	b113      	cbz	r3, 8005240 <HAL_Delay+0xc>
		}
	} else {
		/* Called from interrupt mode */
		while (Delay) {
			/* Check if timer reached zero after we last checked COUNTFLAG bit */
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 800523a:	4b08      	ldr	r3, [pc, #32]	; (800525c <HAL_Delay+0x28>)
		while (Delay) {
 800523c:	b938      	cbnz	r0, 800524e <HAL_Delay+0x1a>
 800523e:	4770      	bx	lr
	}
}

uint32_t HAL_GetTick(void) {
	/* Return current time in milliseconds */
	return TM_Time;
 8005240:	4b07      	ldr	r3, [pc, #28]	; (8005260 <HAL_Delay+0x2c>)
 8005242:	6819      	ldr	r1, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
		while ((HAL_GetTick() - tickstart) < Delay) {
 8005246:	1a52      	subs	r2, r2, r1
 8005248:	4290      	cmp	r0, r2
 800524a:	d8fb      	bhi.n	8005244 <HAL_Delay+0x10>
 800524c:	4770      	bx	lr
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	03d2      	lsls	r2, r2, #15
				Delay--;
 8005252:	bf48      	it	mi
 8005254:	f100 30ff 	addmi.w	r0, r0, #4294967295
 8005258:	e7f0      	b.n	800523c <HAL_Delay+0x8>
 800525a:	bf00      	nop
 800525c:	e000e010 	.word	0xe000e010
 8005260:	2000021c 	.word	0x2000021c

08005264 <HAL_GetTick>:
	return TM_Time;
 8005264:	4b01      	ldr	r3, [pc, #4]	; (800526c <HAL_GetTick+0x8>)
 8005266:	6818      	ldr	r0, [r3, #0]
}
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	2000021c 	.word	0x2000021c

08005270 <TM_GPIO_INT_EnableClock>:
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
	/* Set bit according to the 1 << portsourcenumber */
#if defined(STM32F0xx)
	RCC->AHBENR |= (1 << (TM_GPIO_GetPortSource(GPIOx) + 17));
#else
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8005270:	4a06      	ldr	r2, [pc, #24]	; (800528c <TM_GPIO_INT_EnableClock+0x1c>)
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8005272:	f100 403f 	add.w	r0, r0, #3204448256	; 0xbf000000
 8005276:	f500 007e 	add.w	r0, r0, #16646144	; 0xfe0000
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 800527a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800527c:	f3c0 238f 	ubfx	r3, r0, #10, #16
 8005280:	2001      	movs	r0, #1
 8005282:	4098      	lsls	r0, r3
 8005284:	4308      	orrs	r0, r1
 8005286:	6310      	str	r0, [r2, #48]	; 0x30
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40023800 	.word	0x40023800

08005290 <TM_GPIO_INT_Init>:
#else
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
#endif
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8005290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005294:	b085      	sub	sp, #20
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 8005296:	f100 453f 	add.w	r5, r0, #3204448256	; 0xbf000000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 800529a:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
 800529e:	9402      	str	r4, [sp, #8]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80052a0:	f505 057e 	add.w	r5, r5, #16646144	; 0xfe0000
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80052a4:	f89d 403c 	ldrb.w	r4, [sp, #60]	; 0x3c
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
		}

		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80052a8:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8005350 <TM_GPIO_INT_Init+0xc0>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80052ac:	9403      	str	r4, [sp, #12]

		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));

		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 80052ae:	f102 3cff 	add.w	ip, r2, #4294967295
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 80052b2:	9301      	str	r3, [sp, #4]
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80052b4:	2400      	movs	r4, #0
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80052b6:	f3c5 2587 	ubfx	r5, r5, #10, #8
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80052ba:	f04f 0a03 	mov.w	sl, #3
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 80052be:	fa5f fc8c 	uxtb.w	ip, ip
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80052c2:	fa41 f604 	asr.w	r6, r1, r4
 80052c6:	07f3      	lsls	r3, r6, #31
 80052c8:	d53b      	bpl.n	8005342 <TM_GPIO_INT_Init+0xb2>
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f838 6015 	ldrh.w	r6, [r8, r5, lsl #1]
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80052d0:	f8d0 e00c 	ldr.w	lr, [r0, #12]
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80052d4:	fa03 f904 	lsl.w	r9, r3, r4
 80052d8:	ea49 0606 	orr.w	r6, r9, r6
 80052dc:	f828 6015 	strh.w	r6, [r8, r5, lsl #1]
 80052e0:	fa04 f603 	lsl.w	r6, r4, r3
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80052e4:	fa0a f706 	lsl.w	r7, sl, r6
 80052e8:	9b02      	ldr	r3, [sp, #8]
 80052ea:	43ff      	mvns	r7, r7
 80052ec:	fa03 fb06 	lsl.w	fp, r3, r6
 80052f0:	ea07 0e0e 	and.w	lr, r7, lr
 80052f4:	ea4e 0e0b 	orr.w	lr, lr, fp
 80052f8:	f8c0 e00c 	str.w	lr, [r0, #12]
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 80052fc:	f8d0 e000 	ldr.w	lr, [r0]
 8005300:	fa02 fb06 	lsl.w	fp, r2, r6
 8005304:	ea0e 0e07 	and.w	lr, lr, r7
 8005308:	ea4e 0e0b 	orr.w	lr, lr, fp
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 800530c:	f1bc 0f01 	cmp.w	ip, #1
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8005310:	f8c0 e000 	str.w	lr, [r0]
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {
 8005314:	d815      	bhi.n	8005342 <TM_GPIO_INT_Init+0xb2>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8005316:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	ea2e 0909 	bic.w	r9, lr, r9
 8005320:	fa03 fe04 	lsl.w	lr, r3, r4
 8005324:	fa1f fe8e 	uxth.w	lr, lr
 8005328:	ea49 090e 	orr.w	r9, r9, lr
 800532c:	f8c0 9004 	str.w	r9, [r0, #4]

			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8005330:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8005334:	9b03      	ldr	r3, [sp, #12]
 8005336:	ea07 070e 	and.w	r7, r7, lr
 800533a:	fa03 f606 	lsl.w	r6, r3, r6
 800533e:	4337      	orrs	r7, r6
 8005340:	6087      	str	r7, [r0, #8]
 8005342:	3401      	adds	r4, #1
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8005344:	2c10      	cmp	r4, #16
 8005346:	d1bc      	bne.n	80052c2 <TM_GPIO_INT_Init+0x32>
		}
	}
}
 8005348:	b005      	add	sp, #20
 800534a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800534e:	bf00      	nop
 8005350:	20000224 	.word	0x20000224

08005354 <TM_GPIO_Init>:
void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8005354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005358:	4605      	mov	r5, r0
 800535a:	4616      	mov	r6, r2
 800535c:	461f      	mov	r7, r3
 800535e:	f89d 8020 	ldrb.w	r8, [sp, #32]
 8005362:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
	if (GPIO_Pin == 0x00) {
 8005366:	460c      	mov	r4, r1
 8005368:	b169      	cbz	r1, 8005386 <TM_GPIO_Init+0x32>
	TM_GPIO_INT_EnableClock(GPIOx);
 800536a:	f7ff ff81 	bl	8005270 <TM_GPIO_INT_EnableClock>
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 800536e:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005372:	f8cd 8020 	str.w	r8, [sp, #32]
 8005376:	463b      	mov	r3, r7
 8005378:	4632      	mov	r2, r6
 800537a:	4621      	mov	r1, r4
 800537c:	4628      	mov	r0, r5
}
 800537e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8005382:	f7ff bf85 	b.w	8005290 <TM_GPIO_INT_Init>
 8005386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800538c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800538c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800538e:	480b      	ldr	r0, [pc, #44]	; (80053bc <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8005390:	4b0b      	ldr	r3, [pc, #44]	; (80053c0 <MX_USART1_UART_Init+0x34>)
 8005392:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005396:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800539a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800539c:	2300      	movs	r3, #0
 800539e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80053a0:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80053a2:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80053a4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053a6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80053a8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80053aa:	f7fe fa8b 	bl	80038c4 <HAL_UART_Init>
 80053ae:	b118      	cbz	r0, 80053b8 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }


}
 80053b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80053b4:	f7ff bae2 	b.w	800497c <Error_Handler>
 80053b8:	bd08      	pop	{r3, pc}
 80053ba:	bf00      	nop
 80053bc:	20000538 	.word	0x20000538
 80053c0:	40011000 	.word	0x40011000

080053c4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80053c4:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 80053c6:	480b      	ldr	r0, [pc, #44]	; (80053f4 <MX_USART6_UART_Init+0x30>)
  huart6.Init.BaudRate = 9600;
 80053c8:	4b0b      	ldr	r3, [pc, #44]	; (80053f8 <MX_USART6_UART_Init+0x34>)
 80053ca:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80053ce:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 80053d2:	220c      	movs	r2, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80053d4:	2300      	movs	r3, #0
 80053d6:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80053d8:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80053da:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80053dc:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053de:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80053e0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80053e2:	f7fe fa6f 	bl	80038c4 <HAL_UART_Init>
 80053e6:	b118      	cbz	r0, 80053f0 <MX_USART6_UART_Init+0x2c>
  {
    Error_Handler();
  }


}
 80053e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80053ec:	f7ff bac6 	b.w	800497c <Error_Handler>
 80053f0:	bd08      	pop	{r3, pc}
 80053f2:	bf00      	nop
 80053f4:	20000578 	.word	0x20000578
 80053f8:	40011400 	.word	0x40011400

080053fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80053fc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053fe:	2214      	movs	r2, #20
{
 8005400:	b08a      	sub	sp, #40	; 0x28
 8005402:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005404:	2100      	movs	r1, #0
 8005406:	eb0d 0002 	add.w	r0, sp, r2
 800540a:	f000 f8c7 	bl	800559c <memset>
  if(uartHandle->Instance==USART1)
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	4a2f      	ldr	r2, [pc, #188]	; (80054d0 <HAL_UART_MspInit+0xd4>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d12e      	bne.n	8005474 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005416:	4b2f      	ldr	r3, [pc, #188]	; (80054d4 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005418:	482f      	ldr	r0, [pc, #188]	; (80054d8 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800541a:	2400      	movs	r4, #0
 800541c:	9401      	str	r4, [sp, #4]
 800541e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005420:	f042 0210 	orr.w	r2, r2, #16
 8005424:	645a      	str	r2, [r3, #68]	; 0x44
 8005426:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005428:	f002 0210 	and.w	r2, r2, #16
 800542c:	9201      	str	r2, [sp, #4]
 800542e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005430:	9402      	str	r4, [sp, #8]
 8005432:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005434:	f042 0201 	orr.w	r2, r2, #1
 8005438:	631a      	str	r2, [r3, #48]	; 0x30
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	9302      	str	r3, [sp, #8]
 8005442:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005444:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005448:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800544a:	2302      	movs	r3, #2
 800544c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800544e:	2301      	movs	r3, #1
 8005450:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005452:	2303      	movs	r3, #3
 8005454:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005456:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005458:	2307      	movs	r3, #7
 800545a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800545c:	f7fc f836 	bl	80014cc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005460:	2025      	movs	r0, #37	; 0x25
 8005462:	4622      	mov	r2, r4
 8005464:	4621      	mov	r1, r4
 8005466:	f7fb ffc3 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800546a:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800546c:	f7fb fff4 	bl	8001458 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005470:	b00a      	add	sp, #40	; 0x28
 8005472:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART6)
 8005474:	4a19      	ldr	r2, [pc, #100]	; (80054dc <HAL_UART_MspInit+0xe0>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d1fa      	bne.n	8005470 <HAL_UART_MspInit+0x74>
    __HAL_RCC_USART6_CLK_ENABLE();
 800547a:	4b16      	ldr	r3, [pc, #88]	; (80054d4 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800547c:	4818      	ldr	r0, [pc, #96]	; (80054e0 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART6_CLK_ENABLE();
 800547e:	2400      	movs	r4, #0
 8005480:	9403      	str	r4, [sp, #12]
 8005482:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005484:	f042 0220 	orr.w	r2, r2, #32
 8005488:	645a      	str	r2, [r3, #68]	; 0x44
 800548a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800548c:	f002 0220 	and.w	r2, r2, #32
 8005490:	9203      	str	r2, [sp, #12]
 8005492:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005494:	9404      	str	r4, [sp, #16]
 8005496:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005498:	f042 0204 	orr.w	r2, r2, #4
 800549c:	631a      	str	r2, [r3, #48]	; 0x30
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	f003 0304 	and.w	r3, r3, #4
 80054a4:	9304      	str	r3, [sp, #16]
 80054a6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80054a8:	23c0      	movs	r3, #192	; 0xc0
 80054aa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054ac:	2302      	movs	r3, #2
 80054ae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054b0:	2301      	movs	r3, #1
 80054b2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054b4:	2303      	movs	r3, #3
 80054b6:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054b8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80054ba:	2308      	movs	r3, #8
 80054bc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054be:	f7fc f805 	bl	80014cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80054c2:	2047      	movs	r0, #71	; 0x47
 80054c4:	4622      	mov	r2, r4
 80054c6:	4621      	mov	r1, r4
 80054c8:	f7fb ff92 	bl	80013f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80054cc:	2047      	movs	r0, #71	; 0x47
 80054ce:	e7cd      	b.n	800546c <HAL_UART_MspInit+0x70>
 80054d0:	40011000 	.word	0x40011000
 80054d4:	40023800 	.word	0x40023800
 80054d8:	40020000 	.word	0x40020000
 80054dc:	40011400 	.word	0x40011400
 80054e0:	40020800 	.word	0x40020800

080054e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80054e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800551c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80054e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80054ea:	e003      	b.n	80054f4 <LoopCopyDataInit>

080054ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80054ec:	4b0c      	ldr	r3, [pc, #48]	; (8005520 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80054ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80054f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80054f2:	3104      	adds	r1, #4

080054f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80054f4:	480b      	ldr	r0, [pc, #44]	; (8005524 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80054f6:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80054f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80054fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80054fc:	d3f6      	bcc.n	80054ec <CopyDataInit>
  ldr  r2, =_sbss
 80054fe:	4a0b      	ldr	r2, [pc, #44]	; (800552c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005500:	e002      	b.n	8005508 <LoopFillZerobss>

08005502 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005502:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005504:	f842 3b04 	str.w	r3, [r2], #4

08005508 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005508:	4b09      	ldr	r3, [pc, #36]	; (8005530 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800550a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800550c:	d3f9      	bcc.n	8005502 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800550e:	f7ff faf1 	bl	8004af4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005512:	f000 f817 	bl	8005544 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005516:	f7ff f811 	bl	800453c <main>
  bx  lr    
 800551a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800551c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005520:	08008760 	.word	0x08008760
  ldr  r0, =_sdata
 8005524:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005528:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 800552c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8005530:	200005bc 	.word	0x200005bc

08005534 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005534:	e7fe      	b.n	8005534 <CAN1_RX0_IRQHandler>
	...

08005538 <__errno>:
 8005538:	4b01      	ldr	r3, [pc, #4]	; (8005540 <__errno+0x8>)
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	2000000c 	.word	0x2000000c

08005544 <__libc_init_array>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	4e0d      	ldr	r6, [pc, #52]	; (800557c <__libc_init_array+0x38>)
 8005548:	4c0d      	ldr	r4, [pc, #52]	; (8005580 <__libc_init_array+0x3c>)
 800554a:	1ba4      	subs	r4, r4, r6
 800554c:	10a4      	asrs	r4, r4, #2
 800554e:	2500      	movs	r5, #0
 8005550:	42a5      	cmp	r5, r4
 8005552:	d109      	bne.n	8005568 <__libc_init_array+0x24>
 8005554:	4e0b      	ldr	r6, [pc, #44]	; (8005584 <__libc_init_array+0x40>)
 8005556:	4c0c      	ldr	r4, [pc, #48]	; (8005588 <__libc_init_array+0x44>)
 8005558:	f002 ff5e 	bl	8008418 <_init>
 800555c:	1ba4      	subs	r4, r4, r6
 800555e:	10a4      	asrs	r4, r4, #2
 8005560:	2500      	movs	r5, #0
 8005562:	42a5      	cmp	r5, r4
 8005564:	d105      	bne.n	8005572 <__libc_init_array+0x2e>
 8005566:	bd70      	pop	{r4, r5, r6, pc}
 8005568:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800556c:	4798      	blx	r3
 800556e:	3501      	adds	r5, #1
 8005570:	e7ee      	b.n	8005550 <__libc_init_array+0xc>
 8005572:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005576:	4798      	blx	r3
 8005578:	3501      	adds	r5, #1
 800557a:	e7f2      	b.n	8005562 <__libc_init_array+0x1e>
 800557c:	08008758 	.word	0x08008758
 8005580:	08008758 	.word	0x08008758
 8005584:	08008758 	.word	0x08008758
 8005588:	0800875c 	.word	0x0800875c

0800558c <malloc>:
 800558c:	4b02      	ldr	r3, [pc, #8]	; (8005598 <malloc+0xc>)
 800558e:	4601      	mov	r1, r0
 8005590:	6818      	ldr	r0, [r3, #0]
 8005592:	f000 b859 	b.w	8005648 <_malloc_r>
 8005596:	bf00      	nop
 8005598:	2000000c 	.word	0x2000000c

0800559c <memset>:
 800559c:	4402      	add	r2, r0
 800559e:	4603      	mov	r3, r0
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d100      	bne.n	80055a6 <memset+0xa>
 80055a4:	4770      	bx	lr
 80055a6:	f803 1b01 	strb.w	r1, [r3], #1
 80055aa:	e7f9      	b.n	80055a0 <memset+0x4>

080055ac <_free_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	4605      	mov	r5, r0
 80055b0:	2900      	cmp	r1, #0
 80055b2:	d045      	beq.n	8005640 <_free_r+0x94>
 80055b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b8:	1f0c      	subs	r4, r1, #4
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bfb8      	it	lt
 80055be:	18e4      	addlt	r4, r4, r3
 80055c0:	f001 fd75 	bl	80070ae <__malloc_lock>
 80055c4:	4a1f      	ldr	r2, [pc, #124]	; (8005644 <_free_r+0x98>)
 80055c6:	6813      	ldr	r3, [r2, #0]
 80055c8:	4610      	mov	r0, r2
 80055ca:	b933      	cbnz	r3, 80055da <_free_r+0x2e>
 80055cc:	6063      	str	r3, [r4, #4]
 80055ce:	6014      	str	r4, [r2, #0]
 80055d0:	4628      	mov	r0, r5
 80055d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055d6:	f001 bd6b 	b.w	80070b0 <__malloc_unlock>
 80055da:	42a3      	cmp	r3, r4
 80055dc:	d90c      	bls.n	80055f8 <_free_r+0x4c>
 80055de:	6821      	ldr	r1, [r4, #0]
 80055e0:	1862      	adds	r2, r4, r1
 80055e2:	4293      	cmp	r3, r2
 80055e4:	bf04      	itt	eq
 80055e6:	681a      	ldreq	r2, [r3, #0]
 80055e8:	685b      	ldreq	r3, [r3, #4]
 80055ea:	6063      	str	r3, [r4, #4]
 80055ec:	bf04      	itt	eq
 80055ee:	1852      	addeq	r2, r2, r1
 80055f0:	6022      	streq	r2, [r4, #0]
 80055f2:	6004      	str	r4, [r0, #0]
 80055f4:	e7ec      	b.n	80055d0 <_free_r+0x24>
 80055f6:	4613      	mov	r3, r2
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	b10a      	cbz	r2, 8005600 <_free_r+0x54>
 80055fc:	42a2      	cmp	r2, r4
 80055fe:	d9fa      	bls.n	80055f6 <_free_r+0x4a>
 8005600:	6819      	ldr	r1, [r3, #0]
 8005602:	1858      	adds	r0, r3, r1
 8005604:	42a0      	cmp	r0, r4
 8005606:	d10b      	bne.n	8005620 <_free_r+0x74>
 8005608:	6820      	ldr	r0, [r4, #0]
 800560a:	4401      	add	r1, r0
 800560c:	1858      	adds	r0, r3, r1
 800560e:	4282      	cmp	r2, r0
 8005610:	6019      	str	r1, [r3, #0]
 8005612:	d1dd      	bne.n	80055d0 <_free_r+0x24>
 8005614:	6810      	ldr	r0, [r2, #0]
 8005616:	6852      	ldr	r2, [r2, #4]
 8005618:	605a      	str	r2, [r3, #4]
 800561a:	4401      	add	r1, r0
 800561c:	6019      	str	r1, [r3, #0]
 800561e:	e7d7      	b.n	80055d0 <_free_r+0x24>
 8005620:	d902      	bls.n	8005628 <_free_r+0x7c>
 8005622:	230c      	movs	r3, #12
 8005624:	602b      	str	r3, [r5, #0]
 8005626:	e7d3      	b.n	80055d0 <_free_r+0x24>
 8005628:	6820      	ldr	r0, [r4, #0]
 800562a:	1821      	adds	r1, r4, r0
 800562c:	428a      	cmp	r2, r1
 800562e:	bf04      	itt	eq
 8005630:	6811      	ldreq	r1, [r2, #0]
 8005632:	6852      	ldreq	r2, [r2, #4]
 8005634:	6062      	str	r2, [r4, #4]
 8005636:	bf04      	itt	eq
 8005638:	1809      	addeq	r1, r1, r0
 800563a:	6021      	streq	r1, [r4, #0]
 800563c:	605c      	str	r4, [r3, #4]
 800563e:	e7c7      	b.n	80055d0 <_free_r+0x24>
 8005640:	bd38      	pop	{r3, r4, r5, pc}
 8005642:	bf00      	nop
 8005644:	20000240 	.word	0x20000240

08005648 <_malloc_r>:
 8005648:	b570      	push	{r4, r5, r6, lr}
 800564a:	1ccd      	adds	r5, r1, #3
 800564c:	f025 0503 	bic.w	r5, r5, #3
 8005650:	3508      	adds	r5, #8
 8005652:	2d0c      	cmp	r5, #12
 8005654:	bf38      	it	cc
 8005656:	250c      	movcc	r5, #12
 8005658:	2d00      	cmp	r5, #0
 800565a:	4606      	mov	r6, r0
 800565c:	db01      	blt.n	8005662 <_malloc_r+0x1a>
 800565e:	42a9      	cmp	r1, r5
 8005660:	d903      	bls.n	800566a <_malloc_r+0x22>
 8005662:	230c      	movs	r3, #12
 8005664:	6033      	str	r3, [r6, #0]
 8005666:	2000      	movs	r0, #0
 8005668:	bd70      	pop	{r4, r5, r6, pc}
 800566a:	f001 fd20 	bl	80070ae <__malloc_lock>
 800566e:	4a23      	ldr	r2, [pc, #140]	; (80056fc <_malloc_r+0xb4>)
 8005670:	6814      	ldr	r4, [r2, #0]
 8005672:	4621      	mov	r1, r4
 8005674:	b991      	cbnz	r1, 800569c <_malloc_r+0x54>
 8005676:	4c22      	ldr	r4, [pc, #136]	; (8005700 <_malloc_r+0xb8>)
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	b91b      	cbnz	r3, 8005684 <_malloc_r+0x3c>
 800567c:	4630      	mov	r0, r6
 800567e:	f000 fbf1 	bl	8005e64 <_sbrk_r>
 8005682:	6020      	str	r0, [r4, #0]
 8005684:	4629      	mov	r1, r5
 8005686:	4630      	mov	r0, r6
 8005688:	f000 fbec 	bl	8005e64 <_sbrk_r>
 800568c:	1c43      	adds	r3, r0, #1
 800568e:	d126      	bne.n	80056de <_malloc_r+0x96>
 8005690:	230c      	movs	r3, #12
 8005692:	6033      	str	r3, [r6, #0]
 8005694:	4630      	mov	r0, r6
 8005696:	f001 fd0b 	bl	80070b0 <__malloc_unlock>
 800569a:	e7e4      	b.n	8005666 <_malloc_r+0x1e>
 800569c:	680b      	ldr	r3, [r1, #0]
 800569e:	1b5b      	subs	r3, r3, r5
 80056a0:	d41a      	bmi.n	80056d8 <_malloc_r+0x90>
 80056a2:	2b0b      	cmp	r3, #11
 80056a4:	d90f      	bls.n	80056c6 <_malloc_r+0x7e>
 80056a6:	600b      	str	r3, [r1, #0]
 80056a8:	50cd      	str	r5, [r1, r3]
 80056aa:	18cc      	adds	r4, r1, r3
 80056ac:	4630      	mov	r0, r6
 80056ae:	f001 fcff 	bl	80070b0 <__malloc_unlock>
 80056b2:	f104 000b 	add.w	r0, r4, #11
 80056b6:	1d23      	adds	r3, r4, #4
 80056b8:	f020 0007 	bic.w	r0, r0, #7
 80056bc:	1ac3      	subs	r3, r0, r3
 80056be:	d01b      	beq.n	80056f8 <_malloc_r+0xb0>
 80056c0:	425a      	negs	r2, r3
 80056c2:	50e2      	str	r2, [r4, r3]
 80056c4:	bd70      	pop	{r4, r5, r6, pc}
 80056c6:	428c      	cmp	r4, r1
 80056c8:	bf0d      	iteet	eq
 80056ca:	6863      	ldreq	r3, [r4, #4]
 80056cc:	684b      	ldrne	r3, [r1, #4]
 80056ce:	6063      	strne	r3, [r4, #4]
 80056d0:	6013      	streq	r3, [r2, #0]
 80056d2:	bf18      	it	ne
 80056d4:	460c      	movne	r4, r1
 80056d6:	e7e9      	b.n	80056ac <_malloc_r+0x64>
 80056d8:	460c      	mov	r4, r1
 80056da:	6849      	ldr	r1, [r1, #4]
 80056dc:	e7ca      	b.n	8005674 <_malloc_r+0x2c>
 80056de:	1cc4      	adds	r4, r0, #3
 80056e0:	f024 0403 	bic.w	r4, r4, #3
 80056e4:	42a0      	cmp	r0, r4
 80056e6:	d005      	beq.n	80056f4 <_malloc_r+0xac>
 80056e8:	1a21      	subs	r1, r4, r0
 80056ea:	4630      	mov	r0, r6
 80056ec:	f000 fbba 	bl	8005e64 <_sbrk_r>
 80056f0:	3001      	adds	r0, #1
 80056f2:	d0cd      	beq.n	8005690 <_malloc_r+0x48>
 80056f4:	6025      	str	r5, [r4, #0]
 80056f6:	e7d9      	b.n	80056ac <_malloc_r+0x64>
 80056f8:	bd70      	pop	{r4, r5, r6, pc}
 80056fa:	bf00      	nop
 80056fc:	20000240 	.word	0x20000240
 8005700:	20000244 	.word	0x20000244

08005704 <__cvt>:
 8005704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005708:	ec55 4b10 	vmov	r4, r5, d0
 800570c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800570e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005712:	2d00      	cmp	r5, #0
 8005714:	460e      	mov	r6, r1
 8005716:	4691      	mov	r9, r2
 8005718:	4619      	mov	r1, r3
 800571a:	bfb8      	it	lt
 800571c:	4622      	movlt	r2, r4
 800571e:	462b      	mov	r3, r5
 8005720:	f027 0720 	bic.w	r7, r7, #32
 8005724:	bfbb      	ittet	lt
 8005726:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800572a:	461d      	movlt	r5, r3
 800572c:	2300      	movge	r3, #0
 800572e:	232d      	movlt	r3, #45	; 0x2d
 8005730:	bfb8      	it	lt
 8005732:	4614      	movlt	r4, r2
 8005734:	2f46      	cmp	r7, #70	; 0x46
 8005736:	700b      	strb	r3, [r1, #0]
 8005738:	d004      	beq.n	8005744 <__cvt+0x40>
 800573a:	2f45      	cmp	r7, #69	; 0x45
 800573c:	d100      	bne.n	8005740 <__cvt+0x3c>
 800573e:	3601      	adds	r6, #1
 8005740:	2102      	movs	r1, #2
 8005742:	e000      	b.n	8005746 <__cvt+0x42>
 8005744:	2103      	movs	r1, #3
 8005746:	ab03      	add	r3, sp, #12
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	ab02      	add	r3, sp, #8
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	4632      	mov	r2, r6
 8005750:	4653      	mov	r3, sl
 8005752:	ec45 4b10 	vmov	d0, r4, r5
 8005756:	f000 fce3 	bl	8006120 <_dtoa_r>
 800575a:	2f47      	cmp	r7, #71	; 0x47
 800575c:	4680      	mov	r8, r0
 800575e:	d102      	bne.n	8005766 <__cvt+0x62>
 8005760:	f019 0f01 	tst.w	r9, #1
 8005764:	d026      	beq.n	80057b4 <__cvt+0xb0>
 8005766:	2f46      	cmp	r7, #70	; 0x46
 8005768:	eb08 0906 	add.w	r9, r8, r6
 800576c:	d111      	bne.n	8005792 <__cvt+0x8e>
 800576e:	f898 3000 	ldrb.w	r3, [r8]
 8005772:	2b30      	cmp	r3, #48	; 0x30
 8005774:	d10a      	bne.n	800578c <__cvt+0x88>
 8005776:	2200      	movs	r2, #0
 8005778:	2300      	movs	r3, #0
 800577a:	4620      	mov	r0, r4
 800577c:	4629      	mov	r1, r5
 800577e:	f7fb f94b 	bl	8000a18 <__aeabi_dcmpeq>
 8005782:	b918      	cbnz	r0, 800578c <__cvt+0x88>
 8005784:	f1c6 0601 	rsb	r6, r6, #1
 8005788:	f8ca 6000 	str.w	r6, [sl]
 800578c:	f8da 3000 	ldr.w	r3, [sl]
 8005790:	4499      	add	r9, r3
 8005792:	2200      	movs	r2, #0
 8005794:	2300      	movs	r3, #0
 8005796:	4620      	mov	r0, r4
 8005798:	4629      	mov	r1, r5
 800579a:	f7fb f93d 	bl	8000a18 <__aeabi_dcmpeq>
 800579e:	b938      	cbnz	r0, 80057b0 <__cvt+0xac>
 80057a0:	2230      	movs	r2, #48	; 0x30
 80057a2:	9b03      	ldr	r3, [sp, #12]
 80057a4:	4599      	cmp	r9, r3
 80057a6:	d905      	bls.n	80057b4 <__cvt+0xb0>
 80057a8:	1c59      	adds	r1, r3, #1
 80057aa:	9103      	str	r1, [sp, #12]
 80057ac:	701a      	strb	r2, [r3, #0]
 80057ae:	e7f8      	b.n	80057a2 <__cvt+0x9e>
 80057b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80057b4:	9b03      	ldr	r3, [sp, #12]
 80057b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057b8:	eba3 0308 	sub.w	r3, r3, r8
 80057bc:	4640      	mov	r0, r8
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	b004      	add	sp, #16
 80057c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080057c6 <__exponent>:
 80057c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057c8:	4603      	mov	r3, r0
 80057ca:	2900      	cmp	r1, #0
 80057cc:	bfb8      	it	lt
 80057ce:	4249      	neglt	r1, r1
 80057d0:	f803 2b02 	strb.w	r2, [r3], #2
 80057d4:	bfb4      	ite	lt
 80057d6:	222d      	movlt	r2, #45	; 0x2d
 80057d8:	222b      	movge	r2, #43	; 0x2b
 80057da:	2909      	cmp	r1, #9
 80057dc:	7042      	strb	r2, [r0, #1]
 80057de:	dd20      	ble.n	8005822 <__exponent+0x5c>
 80057e0:	f10d 0207 	add.w	r2, sp, #7
 80057e4:	4617      	mov	r7, r2
 80057e6:	260a      	movs	r6, #10
 80057e8:	fb91 f5f6 	sdiv	r5, r1, r6
 80057ec:	fb06 1115 	mls	r1, r6, r5, r1
 80057f0:	3130      	adds	r1, #48	; 0x30
 80057f2:	2d09      	cmp	r5, #9
 80057f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80057f8:	f102 34ff 	add.w	r4, r2, #4294967295
 80057fc:	4629      	mov	r1, r5
 80057fe:	dc09      	bgt.n	8005814 <__exponent+0x4e>
 8005800:	3130      	adds	r1, #48	; 0x30
 8005802:	3a02      	subs	r2, #2
 8005804:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005808:	42ba      	cmp	r2, r7
 800580a:	461c      	mov	r4, r3
 800580c:	d304      	bcc.n	8005818 <__exponent+0x52>
 800580e:	1a20      	subs	r0, r4, r0
 8005810:	b003      	add	sp, #12
 8005812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005814:	4622      	mov	r2, r4
 8005816:	e7e7      	b.n	80057e8 <__exponent+0x22>
 8005818:	f812 1b01 	ldrb.w	r1, [r2], #1
 800581c:	f803 1b01 	strb.w	r1, [r3], #1
 8005820:	e7f2      	b.n	8005808 <__exponent+0x42>
 8005822:	2230      	movs	r2, #48	; 0x30
 8005824:	461c      	mov	r4, r3
 8005826:	4411      	add	r1, r2
 8005828:	f804 2b02 	strb.w	r2, [r4], #2
 800582c:	7059      	strb	r1, [r3, #1]
 800582e:	e7ee      	b.n	800580e <__exponent+0x48>

08005830 <_printf_float>:
 8005830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005834:	b08d      	sub	sp, #52	; 0x34
 8005836:	460c      	mov	r4, r1
 8005838:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800583c:	4616      	mov	r6, r2
 800583e:	461f      	mov	r7, r3
 8005840:	4605      	mov	r5, r0
 8005842:	f001 fbb7 	bl	8006fb4 <_localeconv_r>
 8005846:	6803      	ldr	r3, [r0, #0]
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	4618      	mov	r0, r3
 800584c:	f7fa fcbc 	bl	80001c8 <strlen>
 8005850:	2300      	movs	r3, #0
 8005852:	930a      	str	r3, [sp, #40]	; 0x28
 8005854:	f8d8 3000 	ldr.w	r3, [r8]
 8005858:	9005      	str	r0, [sp, #20]
 800585a:	3307      	adds	r3, #7
 800585c:	f023 0307 	bic.w	r3, r3, #7
 8005860:	f103 0208 	add.w	r2, r3, #8
 8005864:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005868:	f8d4 b000 	ldr.w	fp, [r4]
 800586c:	f8c8 2000 	str.w	r2, [r8]
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005878:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800587c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005880:	9307      	str	r3, [sp, #28]
 8005882:	f8cd 8018 	str.w	r8, [sp, #24]
 8005886:	f04f 32ff 	mov.w	r2, #4294967295
 800588a:	4ba5      	ldr	r3, [pc, #660]	; (8005b20 <_printf_float+0x2f0>)
 800588c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005890:	f7fb f8f4 	bl	8000a7c <__aeabi_dcmpun>
 8005894:	2800      	cmp	r0, #0
 8005896:	f040 81fb 	bne.w	8005c90 <_printf_float+0x460>
 800589a:	f04f 32ff 	mov.w	r2, #4294967295
 800589e:	4ba0      	ldr	r3, [pc, #640]	; (8005b20 <_printf_float+0x2f0>)
 80058a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058a4:	f7fb f8cc 	bl	8000a40 <__aeabi_dcmple>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f040 81f1 	bne.w	8005c90 <_printf_float+0x460>
 80058ae:	2200      	movs	r2, #0
 80058b0:	2300      	movs	r3, #0
 80058b2:	4640      	mov	r0, r8
 80058b4:	4649      	mov	r1, r9
 80058b6:	f7fb f8b9 	bl	8000a2c <__aeabi_dcmplt>
 80058ba:	b110      	cbz	r0, 80058c2 <_printf_float+0x92>
 80058bc:	232d      	movs	r3, #45	; 0x2d
 80058be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058c2:	4b98      	ldr	r3, [pc, #608]	; (8005b24 <_printf_float+0x2f4>)
 80058c4:	4a98      	ldr	r2, [pc, #608]	; (8005b28 <_printf_float+0x2f8>)
 80058c6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80058ca:	bf8c      	ite	hi
 80058cc:	4690      	movhi	r8, r2
 80058ce:	4698      	movls	r8, r3
 80058d0:	2303      	movs	r3, #3
 80058d2:	f02b 0204 	bic.w	r2, fp, #4
 80058d6:	6123      	str	r3, [r4, #16]
 80058d8:	6022      	str	r2, [r4, #0]
 80058da:	f04f 0900 	mov.w	r9, #0
 80058de:	9700      	str	r7, [sp, #0]
 80058e0:	4633      	mov	r3, r6
 80058e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80058e4:	4621      	mov	r1, r4
 80058e6:	4628      	mov	r0, r5
 80058e8:	f000 f9e2 	bl	8005cb0 <_printf_common>
 80058ec:	3001      	adds	r0, #1
 80058ee:	f040 8093 	bne.w	8005a18 <_printf_float+0x1e8>
 80058f2:	f04f 30ff 	mov.w	r0, #4294967295
 80058f6:	b00d      	add	sp, #52	; 0x34
 80058f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058fc:	6861      	ldr	r1, [r4, #4]
 80058fe:	1c4b      	adds	r3, r1, #1
 8005900:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005904:	d13f      	bne.n	8005986 <_printf_float+0x156>
 8005906:	2306      	movs	r3, #6
 8005908:	6063      	str	r3, [r4, #4]
 800590a:	2300      	movs	r3, #0
 800590c:	9303      	str	r3, [sp, #12]
 800590e:	ab0a      	add	r3, sp, #40	; 0x28
 8005910:	9302      	str	r3, [sp, #8]
 8005912:	ab09      	add	r3, sp, #36	; 0x24
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	ec49 8b10 	vmov	d0, r8, r9
 800591a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800591e:	6022      	str	r2, [r4, #0]
 8005920:	f8cd a004 	str.w	sl, [sp, #4]
 8005924:	6861      	ldr	r1, [r4, #4]
 8005926:	4628      	mov	r0, r5
 8005928:	f7ff feec 	bl	8005704 <__cvt>
 800592c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005930:	2b47      	cmp	r3, #71	; 0x47
 8005932:	4680      	mov	r8, r0
 8005934:	d109      	bne.n	800594a <_printf_float+0x11a>
 8005936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005938:	1cd8      	adds	r0, r3, #3
 800593a:	db02      	blt.n	8005942 <_printf_float+0x112>
 800593c:	6862      	ldr	r2, [r4, #4]
 800593e:	4293      	cmp	r3, r2
 8005940:	dd57      	ble.n	80059f2 <_printf_float+0x1c2>
 8005942:	f1aa 0a02 	sub.w	sl, sl, #2
 8005946:	fa5f fa8a 	uxtb.w	sl, sl
 800594a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800594e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005950:	d834      	bhi.n	80059bc <_printf_float+0x18c>
 8005952:	3901      	subs	r1, #1
 8005954:	4652      	mov	r2, sl
 8005956:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800595a:	9109      	str	r1, [sp, #36]	; 0x24
 800595c:	f7ff ff33 	bl	80057c6 <__exponent>
 8005960:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005962:	1883      	adds	r3, r0, r2
 8005964:	2a01      	cmp	r2, #1
 8005966:	4681      	mov	r9, r0
 8005968:	6123      	str	r3, [r4, #16]
 800596a:	dc02      	bgt.n	8005972 <_printf_float+0x142>
 800596c:	6822      	ldr	r2, [r4, #0]
 800596e:	07d1      	lsls	r1, r2, #31
 8005970:	d501      	bpl.n	8005976 <_printf_float+0x146>
 8005972:	3301      	adds	r3, #1
 8005974:	6123      	str	r3, [r4, #16]
 8005976:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0af      	beq.n	80058de <_printf_float+0xae>
 800597e:	232d      	movs	r3, #45	; 0x2d
 8005980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005984:	e7ab      	b.n	80058de <_printf_float+0xae>
 8005986:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800598a:	d002      	beq.n	8005992 <_printf_float+0x162>
 800598c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005990:	d1bb      	bne.n	800590a <_printf_float+0xda>
 8005992:	b189      	cbz	r1, 80059b8 <_printf_float+0x188>
 8005994:	2300      	movs	r3, #0
 8005996:	9303      	str	r3, [sp, #12]
 8005998:	ab0a      	add	r3, sp, #40	; 0x28
 800599a:	9302      	str	r3, [sp, #8]
 800599c:	ab09      	add	r3, sp, #36	; 0x24
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	ec49 8b10 	vmov	d0, r8, r9
 80059a4:	6022      	str	r2, [r4, #0]
 80059a6:	f8cd a004 	str.w	sl, [sp, #4]
 80059aa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80059ae:	4628      	mov	r0, r5
 80059b0:	f7ff fea8 	bl	8005704 <__cvt>
 80059b4:	4680      	mov	r8, r0
 80059b6:	e7be      	b.n	8005936 <_printf_float+0x106>
 80059b8:	2301      	movs	r3, #1
 80059ba:	e7a5      	b.n	8005908 <_printf_float+0xd8>
 80059bc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80059c0:	d119      	bne.n	80059f6 <_printf_float+0x1c6>
 80059c2:	2900      	cmp	r1, #0
 80059c4:	6863      	ldr	r3, [r4, #4]
 80059c6:	dd0c      	ble.n	80059e2 <_printf_float+0x1b2>
 80059c8:	6121      	str	r1, [r4, #16]
 80059ca:	b913      	cbnz	r3, 80059d2 <_printf_float+0x1a2>
 80059cc:	6822      	ldr	r2, [r4, #0]
 80059ce:	07d2      	lsls	r2, r2, #31
 80059d0:	d502      	bpl.n	80059d8 <_printf_float+0x1a8>
 80059d2:	3301      	adds	r3, #1
 80059d4:	440b      	add	r3, r1
 80059d6:	6123      	str	r3, [r4, #16]
 80059d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059da:	65a3      	str	r3, [r4, #88]	; 0x58
 80059dc:	f04f 0900 	mov.w	r9, #0
 80059e0:	e7c9      	b.n	8005976 <_printf_float+0x146>
 80059e2:	b913      	cbnz	r3, 80059ea <_printf_float+0x1ba>
 80059e4:	6822      	ldr	r2, [r4, #0]
 80059e6:	07d0      	lsls	r0, r2, #31
 80059e8:	d501      	bpl.n	80059ee <_printf_float+0x1be>
 80059ea:	3302      	adds	r3, #2
 80059ec:	e7f3      	b.n	80059d6 <_printf_float+0x1a6>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e7f1      	b.n	80059d6 <_printf_float+0x1a6>
 80059f2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80059f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059fa:	4293      	cmp	r3, r2
 80059fc:	db05      	blt.n	8005a0a <_printf_float+0x1da>
 80059fe:	6822      	ldr	r2, [r4, #0]
 8005a00:	6123      	str	r3, [r4, #16]
 8005a02:	07d1      	lsls	r1, r2, #31
 8005a04:	d5e8      	bpl.n	80059d8 <_printf_float+0x1a8>
 8005a06:	3301      	adds	r3, #1
 8005a08:	e7e5      	b.n	80059d6 <_printf_float+0x1a6>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	bfd4      	ite	le
 8005a0e:	f1c3 0302 	rsble	r3, r3, #2
 8005a12:	2301      	movgt	r3, #1
 8005a14:	4413      	add	r3, r2
 8005a16:	e7de      	b.n	80059d6 <_printf_float+0x1a6>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	055a      	lsls	r2, r3, #21
 8005a1c:	d407      	bmi.n	8005a2e <_printf_float+0x1fe>
 8005a1e:	6923      	ldr	r3, [r4, #16]
 8005a20:	4642      	mov	r2, r8
 8005a22:	4631      	mov	r1, r6
 8005a24:	4628      	mov	r0, r5
 8005a26:	47b8      	blx	r7
 8005a28:	3001      	adds	r0, #1
 8005a2a:	d12b      	bne.n	8005a84 <_printf_float+0x254>
 8005a2c:	e761      	b.n	80058f2 <_printf_float+0xc2>
 8005a2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005a32:	f240 80e2 	bls.w	8005bfa <_printf_float+0x3ca>
 8005a36:	2200      	movs	r2, #0
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a3e:	f7fa ffeb 	bl	8000a18 <__aeabi_dcmpeq>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	d03c      	beq.n	8005ac0 <_printf_float+0x290>
 8005a46:	2301      	movs	r3, #1
 8005a48:	4a38      	ldr	r2, [pc, #224]	; (8005b2c <_printf_float+0x2fc>)
 8005a4a:	4631      	mov	r1, r6
 8005a4c:	4628      	mov	r0, r5
 8005a4e:	47b8      	blx	r7
 8005a50:	3001      	adds	r0, #1
 8005a52:	f43f af4e 	beq.w	80058f2 <_printf_float+0xc2>
 8005a56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	db02      	blt.n	8005a64 <_printf_float+0x234>
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	07d8      	lsls	r0, r3, #31
 8005a62:	d50f      	bpl.n	8005a84 <_printf_float+0x254>
 8005a64:	9b05      	ldr	r3, [sp, #20]
 8005a66:	9a04      	ldr	r2, [sp, #16]
 8005a68:	4631      	mov	r1, r6
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	47b8      	blx	r7
 8005a6e:	3001      	adds	r0, #1
 8005a70:	f43f af3f 	beq.w	80058f2 <_printf_float+0xc2>
 8005a74:	f04f 0800 	mov.w	r8, #0
 8005a78:	f104 091a 	add.w	r9, r4, #26
 8005a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	4598      	cmp	r8, r3
 8005a82:	db12      	blt.n	8005aaa <_printf_float+0x27a>
 8005a84:	6823      	ldr	r3, [r4, #0]
 8005a86:	079b      	lsls	r3, r3, #30
 8005a88:	d509      	bpl.n	8005a9e <_printf_float+0x26e>
 8005a8a:	f04f 0800 	mov.w	r8, #0
 8005a8e:	f104 0919 	add.w	r9, r4, #25
 8005a92:	68e3      	ldr	r3, [r4, #12]
 8005a94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a96:	1a9b      	subs	r3, r3, r2
 8005a98:	4598      	cmp	r8, r3
 8005a9a:	f2c0 80ee 	blt.w	8005c7a <_printf_float+0x44a>
 8005a9e:	68e0      	ldr	r0, [r4, #12]
 8005aa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005aa2:	4298      	cmp	r0, r3
 8005aa4:	bfb8      	it	lt
 8005aa6:	4618      	movlt	r0, r3
 8005aa8:	e725      	b.n	80058f6 <_printf_float+0xc6>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	464a      	mov	r2, r9
 8005aae:	4631      	mov	r1, r6
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	47b8      	blx	r7
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	f43f af1c 	beq.w	80058f2 <_printf_float+0xc2>
 8005aba:	f108 0801 	add.w	r8, r8, #1
 8005abe:	e7dd      	b.n	8005a7c <_printf_float+0x24c>
 8005ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	dc34      	bgt.n	8005b30 <_printf_float+0x300>
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	4a18      	ldr	r2, [pc, #96]	; (8005b2c <_printf_float+0x2fc>)
 8005aca:	4631      	mov	r1, r6
 8005acc:	4628      	mov	r0, r5
 8005ace:	47b8      	blx	r7
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	f43f af0e 	beq.w	80058f2 <_printf_float+0xc2>
 8005ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ad8:	b923      	cbnz	r3, 8005ae4 <_printf_float+0x2b4>
 8005ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005adc:	b913      	cbnz	r3, 8005ae4 <_printf_float+0x2b4>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	07d9      	lsls	r1, r3, #31
 8005ae2:	d5cf      	bpl.n	8005a84 <_printf_float+0x254>
 8005ae4:	9b05      	ldr	r3, [sp, #20]
 8005ae6:	9a04      	ldr	r2, [sp, #16]
 8005ae8:	4631      	mov	r1, r6
 8005aea:	4628      	mov	r0, r5
 8005aec:	47b8      	blx	r7
 8005aee:	3001      	adds	r0, #1
 8005af0:	f43f aeff 	beq.w	80058f2 <_printf_float+0xc2>
 8005af4:	f04f 0900 	mov.w	r9, #0
 8005af8:	f104 0a1a 	add.w	sl, r4, #26
 8005afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afe:	425b      	negs	r3, r3
 8005b00:	4599      	cmp	r9, r3
 8005b02:	db01      	blt.n	8005b08 <_printf_float+0x2d8>
 8005b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b06:	e78b      	b.n	8005a20 <_printf_float+0x1f0>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	4652      	mov	r2, sl
 8005b0c:	4631      	mov	r1, r6
 8005b0e:	4628      	mov	r0, r5
 8005b10:	47b8      	blx	r7
 8005b12:	3001      	adds	r0, #1
 8005b14:	f43f aeed 	beq.w	80058f2 <_printf_float+0xc2>
 8005b18:	f109 0901 	add.w	r9, r9, #1
 8005b1c:	e7ee      	b.n	8005afc <_printf_float+0x2cc>
 8005b1e:	bf00      	nop
 8005b20:	7fefffff 	.word	0x7fefffff
 8005b24:	08008478 	.word	0x08008478
 8005b28:	0800847c 	.word	0x0800847c
 8005b2c:	08008488 	.word	0x08008488
 8005b30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b34:	429a      	cmp	r2, r3
 8005b36:	bfa8      	it	ge
 8005b38:	461a      	movge	r2, r3
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	4691      	mov	r9, r2
 8005b3e:	dc38      	bgt.n	8005bb2 <_printf_float+0x382>
 8005b40:	f104 031a 	add.w	r3, r4, #26
 8005b44:	f04f 0b00 	mov.w	fp, #0
 8005b48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b4c:	9306      	str	r3, [sp, #24]
 8005b4e:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005b52:	ebaa 0309 	sub.w	r3, sl, r9
 8005b56:	459b      	cmp	fp, r3
 8005b58:	db33      	blt.n	8005bc2 <_printf_float+0x392>
 8005b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	db3a      	blt.n	8005bd8 <_printf_float+0x3a8>
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	07da      	lsls	r2, r3, #31
 8005b66:	d437      	bmi.n	8005bd8 <_printf_float+0x3a8>
 8005b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b6c:	eba3 020a 	sub.w	r2, r3, sl
 8005b70:	eba3 0901 	sub.w	r9, r3, r1
 8005b74:	4591      	cmp	r9, r2
 8005b76:	bfa8      	it	ge
 8005b78:	4691      	movge	r9, r2
 8005b7a:	f1b9 0f00 	cmp.w	r9, #0
 8005b7e:	dc33      	bgt.n	8005be8 <_printf_float+0x3b8>
 8005b80:	f04f 0800 	mov.w	r8, #0
 8005b84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b88:	f104 0a1a 	add.w	sl, r4, #26
 8005b8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b90:	1a9b      	subs	r3, r3, r2
 8005b92:	eba3 0309 	sub.w	r3, r3, r9
 8005b96:	4598      	cmp	r8, r3
 8005b98:	f6bf af74 	bge.w	8005a84 <_printf_float+0x254>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	4652      	mov	r2, sl
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	f43f aea3 	beq.w	80058f2 <_printf_float+0xc2>
 8005bac:	f108 0801 	add.w	r8, r8, #1
 8005bb0:	e7ec      	b.n	8005b8c <_printf_float+0x35c>
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	4631      	mov	r1, r6
 8005bb6:	4642      	mov	r2, r8
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d1bf      	bne.n	8005b40 <_printf_float+0x310>
 8005bc0:	e697      	b.n	80058f2 <_printf_float+0xc2>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	9a06      	ldr	r2, [sp, #24]
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	f43f ae90 	beq.w	80058f2 <_printf_float+0xc2>
 8005bd2:	f10b 0b01 	add.w	fp, fp, #1
 8005bd6:	e7ba      	b.n	8005b4e <_printf_float+0x31e>
 8005bd8:	9b05      	ldr	r3, [sp, #20]
 8005bda:	9a04      	ldr	r2, [sp, #16]
 8005bdc:	4631      	mov	r1, r6
 8005bde:	4628      	mov	r0, r5
 8005be0:	47b8      	blx	r7
 8005be2:	3001      	adds	r0, #1
 8005be4:	d1c0      	bne.n	8005b68 <_printf_float+0x338>
 8005be6:	e684      	b.n	80058f2 <_printf_float+0xc2>
 8005be8:	464b      	mov	r3, r9
 8005bea:	eb08 020a 	add.w	r2, r8, sl
 8005bee:	4631      	mov	r1, r6
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	47b8      	blx	r7
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d1c3      	bne.n	8005b80 <_printf_float+0x350>
 8005bf8:	e67b      	b.n	80058f2 <_printf_float+0xc2>
 8005bfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bfc:	2a01      	cmp	r2, #1
 8005bfe:	dc01      	bgt.n	8005c04 <_printf_float+0x3d4>
 8005c00:	07db      	lsls	r3, r3, #31
 8005c02:	d537      	bpl.n	8005c74 <_printf_float+0x444>
 8005c04:	2301      	movs	r3, #1
 8005c06:	4642      	mov	r2, r8
 8005c08:	4631      	mov	r1, r6
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	47b8      	blx	r7
 8005c0e:	3001      	adds	r0, #1
 8005c10:	f43f ae6f 	beq.w	80058f2 <_printf_float+0xc2>
 8005c14:	9b05      	ldr	r3, [sp, #20]
 8005c16:	9a04      	ldr	r2, [sp, #16]
 8005c18:	4631      	mov	r1, r6
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	47b8      	blx	r7
 8005c1e:	3001      	adds	r0, #1
 8005c20:	f43f ae67 	beq.w	80058f2 <_printf_float+0xc2>
 8005c24:	2200      	movs	r2, #0
 8005c26:	2300      	movs	r3, #0
 8005c28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c2c:	f7fa fef4 	bl	8000a18 <__aeabi_dcmpeq>
 8005c30:	b158      	cbz	r0, 8005c4a <_printf_float+0x41a>
 8005c32:	f04f 0800 	mov.w	r8, #0
 8005c36:	f104 0a1a 	add.w	sl, r4, #26
 8005c3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	4598      	cmp	r8, r3
 8005c40:	db0d      	blt.n	8005c5e <_printf_float+0x42e>
 8005c42:	464b      	mov	r3, r9
 8005c44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c48:	e6eb      	b.n	8005a22 <_printf_float+0x1f2>
 8005c4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c4c:	f108 0201 	add.w	r2, r8, #1
 8005c50:	3b01      	subs	r3, #1
 8005c52:	4631      	mov	r1, r6
 8005c54:	4628      	mov	r0, r5
 8005c56:	47b8      	blx	r7
 8005c58:	3001      	adds	r0, #1
 8005c5a:	d1f2      	bne.n	8005c42 <_printf_float+0x412>
 8005c5c:	e649      	b.n	80058f2 <_printf_float+0xc2>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4652      	mov	r2, sl
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f ae42 	beq.w	80058f2 <_printf_float+0xc2>
 8005c6e:	f108 0801 	add.w	r8, r8, #1
 8005c72:	e7e2      	b.n	8005c3a <_printf_float+0x40a>
 8005c74:	2301      	movs	r3, #1
 8005c76:	4642      	mov	r2, r8
 8005c78:	e7eb      	b.n	8005c52 <_printf_float+0x422>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	464a      	mov	r2, r9
 8005c7e:	4631      	mov	r1, r6
 8005c80:	4628      	mov	r0, r5
 8005c82:	47b8      	blx	r7
 8005c84:	3001      	adds	r0, #1
 8005c86:	f43f ae34 	beq.w	80058f2 <_printf_float+0xc2>
 8005c8a:	f108 0801 	add.w	r8, r8, #1
 8005c8e:	e700      	b.n	8005a92 <_printf_float+0x262>
 8005c90:	4642      	mov	r2, r8
 8005c92:	464b      	mov	r3, r9
 8005c94:	4640      	mov	r0, r8
 8005c96:	4649      	mov	r1, r9
 8005c98:	f7fa fef0 	bl	8000a7c <__aeabi_dcmpun>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	f43f ae2d 	beq.w	80058fc <_printf_float+0xcc>
 8005ca2:	4b01      	ldr	r3, [pc, #4]	; (8005ca8 <_printf_float+0x478>)
 8005ca4:	4a01      	ldr	r2, [pc, #4]	; (8005cac <_printf_float+0x47c>)
 8005ca6:	e60e      	b.n	80058c6 <_printf_float+0x96>
 8005ca8:	08008480 	.word	0x08008480
 8005cac:	08008484 	.word	0x08008484

08005cb0 <_printf_common>:
 8005cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb4:	4691      	mov	r9, r2
 8005cb6:	461f      	mov	r7, r3
 8005cb8:	688a      	ldr	r2, [r1, #8]
 8005cba:	690b      	ldr	r3, [r1, #16]
 8005cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	bfb8      	it	lt
 8005cc4:	4613      	movlt	r3, r2
 8005cc6:	f8c9 3000 	str.w	r3, [r9]
 8005cca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005cce:	4606      	mov	r6, r0
 8005cd0:	460c      	mov	r4, r1
 8005cd2:	b112      	cbz	r2, 8005cda <_printf_common+0x2a>
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	f8c9 3000 	str.w	r3, [r9]
 8005cda:	6823      	ldr	r3, [r4, #0]
 8005cdc:	0699      	lsls	r1, r3, #26
 8005cde:	bf42      	ittt	mi
 8005ce0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005ce4:	3302      	addmi	r3, #2
 8005ce6:	f8c9 3000 	strmi.w	r3, [r9]
 8005cea:	6825      	ldr	r5, [r4, #0]
 8005cec:	f015 0506 	ands.w	r5, r5, #6
 8005cf0:	d107      	bne.n	8005d02 <_printf_common+0x52>
 8005cf2:	f104 0a19 	add.w	sl, r4, #25
 8005cf6:	68e3      	ldr	r3, [r4, #12]
 8005cf8:	f8d9 2000 	ldr.w	r2, [r9]
 8005cfc:	1a9b      	subs	r3, r3, r2
 8005cfe:	429d      	cmp	r5, r3
 8005d00:	db29      	blt.n	8005d56 <_printf_common+0xa6>
 8005d02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005d06:	6822      	ldr	r2, [r4, #0]
 8005d08:	3300      	adds	r3, #0
 8005d0a:	bf18      	it	ne
 8005d0c:	2301      	movne	r3, #1
 8005d0e:	0692      	lsls	r2, r2, #26
 8005d10:	d42e      	bmi.n	8005d70 <_printf_common+0xc0>
 8005d12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d16:	4639      	mov	r1, r7
 8005d18:	4630      	mov	r0, r6
 8005d1a:	47c0      	blx	r8
 8005d1c:	3001      	adds	r0, #1
 8005d1e:	d021      	beq.n	8005d64 <_printf_common+0xb4>
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	68e5      	ldr	r5, [r4, #12]
 8005d24:	f8d9 2000 	ldr.w	r2, [r9]
 8005d28:	f003 0306 	and.w	r3, r3, #6
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	bf08      	it	eq
 8005d30:	1aad      	subeq	r5, r5, r2
 8005d32:	68a3      	ldr	r3, [r4, #8]
 8005d34:	6922      	ldr	r2, [r4, #16]
 8005d36:	bf0c      	ite	eq
 8005d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d3c:	2500      	movne	r5, #0
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	bfc4      	itt	gt
 8005d42:	1a9b      	subgt	r3, r3, r2
 8005d44:	18ed      	addgt	r5, r5, r3
 8005d46:	f04f 0900 	mov.w	r9, #0
 8005d4a:	341a      	adds	r4, #26
 8005d4c:	454d      	cmp	r5, r9
 8005d4e:	d11b      	bne.n	8005d88 <_printf_common+0xd8>
 8005d50:	2000      	movs	r0, #0
 8005d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d56:	2301      	movs	r3, #1
 8005d58:	4652      	mov	r2, sl
 8005d5a:	4639      	mov	r1, r7
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	47c0      	blx	r8
 8005d60:	3001      	adds	r0, #1
 8005d62:	d103      	bne.n	8005d6c <_printf_common+0xbc>
 8005d64:	f04f 30ff 	mov.w	r0, #4294967295
 8005d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6c:	3501      	adds	r5, #1
 8005d6e:	e7c2      	b.n	8005cf6 <_printf_common+0x46>
 8005d70:	18e1      	adds	r1, r4, r3
 8005d72:	1c5a      	adds	r2, r3, #1
 8005d74:	2030      	movs	r0, #48	; 0x30
 8005d76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d7a:	4422      	add	r2, r4
 8005d7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d84:	3302      	adds	r3, #2
 8005d86:	e7c4      	b.n	8005d12 <_printf_common+0x62>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	4622      	mov	r2, r4
 8005d8c:	4639      	mov	r1, r7
 8005d8e:	4630      	mov	r0, r6
 8005d90:	47c0      	blx	r8
 8005d92:	3001      	adds	r0, #1
 8005d94:	d0e6      	beq.n	8005d64 <_printf_common+0xb4>
 8005d96:	f109 0901 	add.w	r9, r9, #1
 8005d9a:	e7d7      	b.n	8005d4c <_printf_common+0x9c>

08005d9c <_puts_r>:
 8005d9c:	b570      	push	{r4, r5, r6, lr}
 8005d9e:	460e      	mov	r6, r1
 8005da0:	4605      	mov	r5, r0
 8005da2:	b118      	cbz	r0, 8005dac <_puts_r+0x10>
 8005da4:	6983      	ldr	r3, [r0, #24]
 8005da6:	b90b      	cbnz	r3, 8005dac <_puts_r+0x10>
 8005da8:	f001 f87a 	bl	8006ea0 <__sinit>
 8005dac:	69ab      	ldr	r3, [r5, #24]
 8005dae:	68ac      	ldr	r4, [r5, #8]
 8005db0:	b913      	cbnz	r3, 8005db8 <_puts_r+0x1c>
 8005db2:	4628      	mov	r0, r5
 8005db4:	f001 f874 	bl	8006ea0 <__sinit>
 8005db8:	4b23      	ldr	r3, [pc, #140]	; (8005e48 <_puts_r+0xac>)
 8005dba:	429c      	cmp	r4, r3
 8005dbc:	d117      	bne.n	8005dee <_puts_r+0x52>
 8005dbe:	686c      	ldr	r4, [r5, #4]
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	071b      	lsls	r3, r3, #28
 8005dc4:	d51d      	bpl.n	8005e02 <_puts_r+0x66>
 8005dc6:	6923      	ldr	r3, [r4, #16]
 8005dc8:	b1db      	cbz	r3, 8005e02 <_puts_r+0x66>
 8005dca:	3e01      	subs	r6, #1
 8005dcc:	68a3      	ldr	r3, [r4, #8]
 8005dce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	60a3      	str	r3, [r4, #8]
 8005dd6:	b9e9      	cbnz	r1, 8005e14 <_puts_r+0x78>
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da2e      	bge.n	8005e3a <_puts_r+0x9e>
 8005ddc:	4622      	mov	r2, r4
 8005dde:	210a      	movs	r1, #10
 8005de0:	4628      	mov	r0, r5
 8005de2:	f000 f84f 	bl	8005e84 <__swbuf_r>
 8005de6:	3001      	adds	r0, #1
 8005de8:	d011      	beq.n	8005e0e <_puts_r+0x72>
 8005dea:	200a      	movs	r0, #10
 8005dec:	bd70      	pop	{r4, r5, r6, pc}
 8005dee:	4b17      	ldr	r3, [pc, #92]	; (8005e4c <_puts_r+0xb0>)
 8005df0:	429c      	cmp	r4, r3
 8005df2:	d101      	bne.n	8005df8 <_puts_r+0x5c>
 8005df4:	68ac      	ldr	r4, [r5, #8]
 8005df6:	e7e3      	b.n	8005dc0 <_puts_r+0x24>
 8005df8:	4b15      	ldr	r3, [pc, #84]	; (8005e50 <_puts_r+0xb4>)
 8005dfa:	429c      	cmp	r4, r3
 8005dfc:	bf08      	it	eq
 8005dfe:	68ec      	ldreq	r4, [r5, #12]
 8005e00:	e7de      	b.n	8005dc0 <_puts_r+0x24>
 8005e02:	4621      	mov	r1, r4
 8005e04:	4628      	mov	r0, r5
 8005e06:	f000 f88f 	bl	8005f28 <__swsetup_r>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d0dd      	beq.n	8005dca <_puts_r+0x2e>
 8005e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	da04      	bge.n	8005e22 <_puts_r+0x86>
 8005e18:	69a2      	ldr	r2, [r4, #24]
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	db06      	blt.n	8005e2c <_puts_r+0x90>
 8005e1e:	290a      	cmp	r1, #10
 8005e20:	d004      	beq.n	8005e2c <_puts_r+0x90>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	1c5a      	adds	r2, r3, #1
 8005e26:	6022      	str	r2, [r4, #0]
 8005e28:	7019      	strb	r1, [r3, #0]
 8005e2a:	e7cf      	b.n	8005dcc <_puts_r+0x30>
 8005e2c:	4622      	mov	r2, r4
 8005e2e:	4628      	mov	r0, r5
 8005e30:	f000 f828 	bl	8005e84 <__swbuf_r>
 8005e34:	3001      	adds	r0, #1
 8005e36:	d1c9      	bne.n	8005dcc <_puts_r+0x30>
 8005e38:	e7e9      	b.n	8005e0e <_puts_r+0x72>
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	200a      	movs	r0, #10
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	6022      	str	r2, [r4, #0]
 8005e42:	7018      	strb	r0, [r3, #0]
 8005e44:	bd70      	pop	{r4, r5, r6, pc}
 8005e46:	bf00      	nop
 8005e48:	080084b8 	.word	0x080084b8
 8005e4c:	080084d8 	.word	0x080084d8
 8005e50:	08008498 	.word	0x08008498

08005e54 <puts>:
 8005e54:	4b02      	ldr	r3, [pc, #8]	; (8005e60 <puts+0xc>)
 8005e56:	4601      	mov	r1, r0
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	f7ff bf9f 	b.w	8005d9c <_puts_r>
 8005e5e:	bf00      	nop
 8005e60:	2000000c 	.word	0x2000000c

08005e64 <_sbrk_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4c06      	ldr	r4, [pc, #24]	; (8005e80 <_sbrk_r+0x1c>)
 8005e68:	2300      	movs	r3, #0
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	4608      	mov	r0, r1
 8005e6e:	6023      	str	r3, [r4, #0]
 8005e70:	f7fe fe1a 	bl	8004aa8 <_sbrk>
 8005e74:	1c43      	adds	r3, r0, #1
 8005e76:	d102      	bne.n	8005e7e <_sbrk_r+0x1a>
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	b103      	cbz	r3, 8005e7e <_sbrk_r+0x1a>
 8005e7c:	602b      	str	r3, [r5, #0]
 8005e7e:	bd38      	pop	{r3, r4, r5, pc}
 8005e80:	200005b8 	.word	0x200005b8

08005e84 <__swbuf_r>:
 8005e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e86:	460e      	mov	r6, r1
 8005e88:	4614      	mov	r4, r2
 8005e8a:	4605      	mov	r5, r0
 8005e8c:	b118      	cbz	r0, 8005e96 <__swbuf_r+0x12>
 8005e8e:	6983      	ldr	r3, [r0, #24]
 8005e90:	b90b      	cbnz	r3, 8005e96 <__swbuf_r+0x12>
 8005e92:	f001 f805 	bl	8006ea0 <__sinit>
 8005e96:	4b21      	ldr	r3, [pc, #132]	; (8005f1c <__swbuf_r+0x98>)
 8005e98:	429c      	cmp	r4, r3
 8005e9a:	d12a      	bne.n	8005ef2 <__swbuf_r+0x6e>
 8005e9c:	686c      	ldr	r4, [r5, #4]
 8005e9e:	69a3      	ldr	r3, [r4, #24]
 8005ea0:	60a3      	str	r3, [r4, #8]
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	071a      	lsls	r2, r3, #28
 8005ea6:	d52e      	bpl.n	8005f06 <__swbuf_r+0x82>
 8005ea8:	6923      	ldr	r3, [r4, #16]
 8005eaa:	b363      	cbz	r3, 8005f06 <__swbuf_r+0x82>
 8005eac:	6923      	ldr	r3, [r4, #16]
 8005eae:	6820      	ldr	r0, [r4, #0]
 8005eb0:	1ac0      	subs	r0, r0, r3
 8005eb2:	6963      	ldr	r3, [r4, #20]
 8005eb4:	b2f6      	uxtb	r6, r6
 8005eb6:	4298      	cmp	r0, r3
 8005eb8:	4637      	mov	r7, r6
 8005eba:	db04      	blt.n	8005ec6 <__swbuf_r+0x42>
 8005ebc:	4621      	mov	r1, r4
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f000 ff84 	bl	8006dcc <_fflush_r>
 8005ec4:	bb28      	cbnz	r0, 8005f12 <__swbuf_r+0x8e>
 8005ec6:	68a3      	ldr	r3, [r4, #8]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	60a3      	str	r3, [r4, #8]
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	1c5a      	adds	r2, r3, #1
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	701e      	strb	r6, [r3, #0]
 8005ed4:	6963      	ldr	r3, [r4, #20]
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	4298      	cmp	r0, r3
 8005eda:	d004      	beq.n	8005ee6 <__swbuf_r+0x62>
 8005edc:	89a3      	ldrh	r3, [r4, #12]
 8005ede:	07db      	lsls	r3, r3, #31
 8005ee0:	d519      	bpl.n	8005f16 <__swbuf_r+0x92>
 8005ee2:	2e0a      	cmp	r6, #10
 8005ee4:	d117      	bne.n	8005f16 <__swbuf_r+0x92>
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	4628      	mov	r0, r5
 8005eea:	f000 ff6f 	bl	8006dcc <_fflush_r>
 8005eee:	b190      	cbz	r0, 8005f16 <__swbuf_r+0x92>
 8005ef0:	e00f      	b.n	8005f12 <__swbuf_r+0x8e>
 8005ef2:	4b0b      	ldr	r3, [pc, #44]	; (8005f20 <__swbuf_r+0x9c>)
 8005ef4:	429c      	cmp	r4, r3
 8005ef6:	d101      	bne.n	8005efc <__swbuf_r+0x78>
 8005ef8:	68ac      	ldr	r4, [r5, #8]
 8005efa:	e7d0      	b.n	8005e9e <__swbuf_r+0x1a>
 8005efc:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <__swbuf_r+0xa0>)
 8005efe:	429c      	cmp	r4, r3
 8005f00:	bf08      	it	eq
 8005f02:	68ec      	ldreq	r4, [r5, #12]
 8005f04:	e7cb      	b.n	8005e9e <__swbuf_r+0x1a>
 8005f06:	4621      	mov	r1, r4
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f000 f80d 	bl	8005f28 <__swsetup_r>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d0cc      	beq.n	8005eac <__swbuf_r+0x28>
 8005f12:	f04f 37ff 	mov.w	r7, #4294967295
 8005f16:	4638      	mov	r0, r7
 8005f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	080084b8 	.word	0x080084b8
 8005f20:	080084d8 	.word	0x080084d8
 8005f24:	08008498 	.word	0x08008498

08005f28 <__swsetup_r>:
 8005f28:	4b32      	ldr	r3, [pc, #200]	; (8005ff4 <__swsetup_r+0xcc>)
 8005f2a:	b570      	push	{r4, r5, r6, lr}
 8005f2c:	681d      	ldr	r5, [r3, #0]
 8005f2e:	4606      	mov	r6, r0
 8005f30:	460c      	mov	r4, r1
 8005f32:	b125      	cbz	r5, 8005f3e <__swsetup_r+0x16>
 8005f34:	69ab      	ldr	r3, [r5, #24]
 8005f36:	b913      	cbnz	r3, 8005f3e <__swsetup_r+0x16>
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f000 ffb1 	bl	8006ea0 <__sinit>
 8005f3e:	4b2e      	ldr	r3, [pc, #184]	; (8005ff8 <__swsetup_r+0xd0>)
 8005f40:	429c      	cmp	r4, r3
 8005f42:	d10f      	bne.n	8005f64 <__swsetup_r+0x3c>
 8005f44:	686c      	ldr	r4, [r5, #4]
 8005f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	0715      	lsls	r5, r2, #28
 8005f4e:	d42c      	bmi.n	8005faa <__swsetup_r+0x82>
 8005f50:	06d0      	lsls	r0, r2, #27
 8005f52:	d411      	bmi.n	8005f78 <__swsetup_r+0x50>
 8005f54:	2209      	movs	r2, #9
 8005f56:	6032      	str	r2, [r6, #0]
 8005f58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f5c:	81a3      	strh	r3, [r4, #12]
 8005f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f62:	bd70      	pop	{r4, r5, r6, pc}
 8005f64:	4b25      	ldr	r3, [pc, #148]	; (8005ffc <__swsetup_r+0xd4>)
 8005f66:	429c      	cmp	r4, r3
 8005f68:	d101      	bne.n	8005f6e <__swsetup_r+0x46>
 8005f6a:	68ac      	ldr	r4, [r5, #8]
 8005f6c:	e7eb      	b.n	8005f46 <__swsetup_r+0x1e>
 8005f6e:	4b24      	ldr	r3, [pc, #144]	; (8006000 <__swsetup_r+0xd8>)
 8005f70:	429c      	cmp	r4, r3
 8005f72:	bf08      	it	eq
 8005f74:	68ec      	ldreq	r4, [r5, #12]
 8005f76:	e7e6      	b.n	8005f46 <__swsetup_r+0x1e>
 8005f78:	0751      	lsls	r1, r2, #29
 8005f7a:	d512      	bpl.n	8005fa2 <__swsetup_r+0x7a>
 8005f7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f7e:	b141      	cbz	r1, 8005f92 <__swsetup_r+0x6a>
 8005f80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f84:	4299      	cmp	r1, r3
 8005f86:	d002      	beq.n	8005f8e <__swsetup_r+0x66>
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7ff fb0f 	bl	80055ac <_free_r>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	6363      	str	r3, [r4, #52]	; 0x34
 8005f92:	89a3      	ldrh	r3, [r4, #12]
 8005f94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f98:	81a3      	strh	r3, [r4, #12]
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	6063      	str	r3, [r4, #4]
 8005f9e:	6923      	ldr	r3, [r4, #16]
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	f043 0308 	orr.w	r3, r3, #8
 8005fa8:	81a3      	strh	r3, [r4, #12]
 8005faa:	6923      	ldr	r3, [r4, #16]
 8005fac:	b94b      	cbnz	r3, 8005fc2 <__swsetup_r+0x9a>
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005fb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb8:	d003      	beq.n	8005fc2 <__swsetup_r+0x9a>
 8005fba:	4621      	mov	r1, r4
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f001 f82b 	bl	8007018 <__smakebuf_r>
 8005fc2:	89a2      	ldrh	r2, [r4, #12]
 8005fc4:	f012 0301 	ands.w	r3, r2, #1
 8005fc8:	d00c      	beq.n	8005fe4 <__swsetup_r+0xbc>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60a3      	str	r3, [r4, #8]
 8005fce:	6963      	ldr	r3, [r4, #20]
 8005fd0:	425b      	negs	r3, r3
 8005fd2:	61a3      	str	r3, [r4, #24]
 8005fd4:	6923      	ldr	r3, [r4, #16]
 8005fd6:	b953      	cbnz	r3, 8005fee <__swsetup_r+0xc6>
 8005fd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fdc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005fe0:	d1ba      	bne.n	8005f58 <__swsetup_r+0x30>
 8005fe2:	bd70      	pop	{r4, r5, r6, pc}
 8005fe4:	0792      	lsls	r2, r2, #30
 8005fe6:	bf58      	it	pl
 8005fe8:	6963      	ldrpl	r3, [r4, #20]
 8005fea:	60a3      	str	r3, [r4, #8]
 8005fec:	e7f2      	b.n	8005fd4 <__swsetup_r+0xac>
 8005fee:	2000      	movs	r0, #0
 8005ff0:	e7f7      	b.n	8005fe2 <__swsetup_r+0xba>
 8005ff2:	bf00      	nop
 8005ff4:	2000000c 	.word	0x2000000c
 8005ff8:	080084b8 	.word	0x080084b8
 8005ffc:	080084d8 	.word	0x080084d8
 8006000:	08008498 	.word	0x08008498

08006004 <quorem>:
 8006004:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006008:	6903      	ldr	r3, [r0, #16]
 800600a:	690c      	ldr	r4, [r1, #16]
 800600c:	429c      	cmp	r4, r3
 800600e:	4680      	mov	r8, r0
 8006010:	f300 8082 	bgt.w	8006118 <quorem+0x114>
 8006014:	3c01      	subs	r4, #1
 8006016:	f101 0714 	add.w	r7, r1, #20
 800601a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800601e:	f100 0614 	add.w	r6, r0, #20
 8006022:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006026:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800602a:	eb06 030e 	add.w	r3, r6, lr
 800602e:	3501      	adds	r5, #1
 8006030:	eb07 090e 	add.w	r9, r7, lr
 8006034:	9301      	str	r3, [sp, #4]
 8006036:	fbb0 f5f5 	udiv	r5, r0, r5
 800603a:	b395      	cbz	r5, 80060a2 <quorem+0x9e>
 800603c:	f04f 0a00 	mov.w	sl, #0
 8006040:	4638      	mov	r0, r7
 8006042:	46b4      	mov	ip, r6
 8006044:	46d3      	mov	fp, sl
 8006046:	f850 2b04 	ldr.w	r2, [r0], #4
 800604a:	b293      	uxth	r3, r2
 800604c:	fb05 a303 	mla	r3, r5, r3, sl
 8006050:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006054:	b29b      	uxth	r3, r3
 8006056:	ebab 0303 	sub.w	r3, fp, r3
 800605a:	0c12      	lsrs	r2, r2, #16
 800605c:	f8bc b000 	ldrh.w	fp, [ip]
 8006060:	fb05 a202 	mla	r2, r5, r2, sl
 8006064:	fa13 f38b 	uxtah	r3, r3, fp
 8006068:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800606c:	fa1f fb82 	uxth.w	fp, r2
 8006070:	f8dc 2000 	ldr.w	r2, [ip]
 8006074:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006078:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800607c:	b29b      	uxth	r3, r3
 800607e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006082:	4581      	cmp	r9, r0
 8006084:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006088:	f84c 3b04 	str.w	r3, [ip], #4
 800608c:	d2db      	bcs.n	8006046 <quorem+0x42>
 800608e:	f856 300e 	ldr.w	r3, [r6, lr]
 8006092:	b933      	cbnz	r3, 80060a2 <quorem+0x9e>
 8006094:	9b01      	ldr	r3, [sp, #4]
 8006096:	3b04      	subs	r3, #4
 8006098:	429e      	cmp	r6, r3
 800609a:	461a      	mov	r2, r3
 800609c:	d330      	bcc.n	8006100 <quorem+0xfc>
 800609e:	f8c8 4010 	str.w	r4, [r8, #16]
 80060a2:	4640      	mov	r0, r8
 80060a4:	f001 fa0f 	bl	80074c6 <__mcmp>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	db25      	blt.n	80060f8 <quorem+0xf4>
 80060ac:	3501      	adds	r5, #1
 80060ae:	4630      	mov	r0, r6
 80060b0:	f04f 0e00 	mov.w	lr, #0
 80060b4:	f857 2b04 	ldr.w	r2, [r7], #4
 80060b8:	f8d0 c000 	ldr.w	ip, [r0]
 80060bc:	b293      	uxth	r3, r2
 80060be:	ebae 0303 	sub.w	r3, lr, r3
 80060c2:	0c12      	lsrs	r2, r2, #16
 80060c4:	fa13 f38c 	uxtah	r3, r3, ip
 80060c8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80060cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060d6:	45b9      	cmp	r9, r7
 80060d8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80060dc:	f840 3b04 	str.w	r3, [r0], #4
 80060e0:	d2e8      	bcs.n	80060b4 <quorem+0xb0>
 80060e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80060e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80060ea:	b92a      	cbnz	r2, 80060f8 <quorem+0xf4>
 80060ec:	3b04      	subs	r3, #4
 80060ee:	429e      	cmp	r6, r3
 80060f0:	461a      	mov	r2, r3
 80060f2:	d30b      	bcc.n	800610c <quorem+0x108>
 80060f4:	f8c8 4010 	str.w	r4, [r8, #16]
 80060f8:	4628      	mov	r0, r5
 80060fa:	b003      	add	sp, #12
 80060fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006100:	6812      	ldr	r2, [r2, #0]
 8006102:	3b04      	subs	r3, #4
 8006104:	2a00      	cmp	r2, #0
 8006106:	d1ca      	bne.n	800609e <quorem+0x9a>
 8006108:	3c01      	subs	r4, #1
 800610a:	e7c5      	b.n	8006098 <quorem+0x94>
 800610c:	6812      	ldr	r2, [r2, #0]
 800610e:	3b04      	subs	r3, #4
 8006110:	2a00      	cmp	r2, #0
 8006112:	d1ef      	bne.n	80060f4 <quorem+0xf0>
 8006114:	3c01      	subs	r4, #1
 8006116:	e7ea      	b.n	80060ee <quorem+0xea>
 8006118:	2000      	movs	r0, #0
 800611a:	e7ee      	b.n	80060fa <quorem+0xf6>
 800611c:	0000      	movs	r0, r0
	...

08006120 <_dtoa_r>:
 8006120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006124:	ec57 6b10 	vmov	r6, r7, d0
 8006128:	b097      	sub	sp, #92	; 0x5c
 800612a:	e9cd 6700 	strd	r6, r7, [sp]
 800612e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006130:	9107      	str	r1, [sp, #28]
 8006132:	4604      	mov	r4, r0
 8006134:	920a      	str	r2, [sp, #40]	; 0x28
 8006136:	930f      	str	r3, [sp, #60]	; 0x3c
 8006138:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800613a:	b93e      	cbnz	r6, 800614c <_dtoa_r+0x2c>
 800613c:	2010      	movs	r0, #16
 800613e:	f7ff fa25 	bl	800558c <malloc>
 8006142:	6260      	str	r0, [r4, #36]	; 0x24
 8006144:	6046      	str	r6, [r0, #4]
 8006146:	6086      	str	r6, [r0, #8]
 8006148:	6006      	str	r6, [r0, #0]
 800614a:	60c6      	str	r6, [r0, #12]
 800614c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800614e:	6819      	ldr	r1, [r3, #0]
 8006150:	b151      	cbz	r1, 8006168 <_dtoa_r+0x48>
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	604a      	str	r2, [r1, #4]
 8006156:	2301      	movs	r3, #1
 8006158:	4093      	lsls	r3, r2
 800615a:	608b      	str	r3, [r1, #8]
 800615c:	4620      	mov	r0, r4
 800615e:	f000 ffdc 	bl	800711a <_Bfree>
 8006162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006164:	2200      	movs	r2, #0
 8006166:	601a      	str	r2, [r3, #0]
 8006168:	9b01      	ldr	r3, [sp, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	bfbf      	itttt	lt
 800616e:	2301      	movlt	r3, #1
 8006170:	602b      	strlt	r3, [r5, #0]
 8006172:	9b01      	ldrlt	r3, [sp, #4]
 8006174:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006178:	bfb2      	itee	lt
 800617a:	9301      	strlt	r3, [sp, #4]
 800617c:	2300      	movge	r3, #0
 800617e:	602b      	strge	r3, [r5, #0]
 8006180:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006184:	4ba8      	ldr	r3, [pc, #672]	; (8006428 <_dtoa_r+0x308>)
 8006186:	ea33 0308 	bics.w	r3, r3, r8
 800618a:	d11b      	bne.n	80061c4 <_dtoa_r+0xa4>
 800618c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800618e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006192:	6013      	str	r3, [r2, #0]
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	b923      	cbnz	r3, 80061a2 <_dtoa_r+0x82>
 8006198:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800619c:	2800      	cmp	r0, #0
 800619e:	f000 8578 	beq.w	8006c92 <_dtoa_r+0xb72>
 80061a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061a4:	b953      	cbnz	r3, 80061bc <_dtoa_r+0x9c>
 80061a6:	4ba1      	ldr	r3, [pc, #644]	; (800642c <_dtoa_r+0x30c>)
 80061a8:	e021      	b.n	80061ee <_dtoa_r+0xce>
 80061aa:	4ba1      	ldr	r3, [pc, #644]	; (8006430 <_dtoa_r+0x310>)
 80061ac:	9302      	str	r3, [sp, #8]
 80061ae:	3308      	adds	r3, #8
 80061b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80061b2:	6013      	str	r3, [r2, #0]
 80061b4:	9802      	ldr	r0, [sp, #8]
 80061b6:	b017      	add	sp, #92	; 0x5c
 80061b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061bc:	4b9b      	ldr	r3, [pc, #620]	; (800642c <_dtoa_r+0x30c>)
 80061be:	9302      	str	r3, [sp, #8]
 80061c0:	3303      	adds	r3, #3
 80061c2:	e7f5      	b.n	80061b0 <_dtoa_r+0x90>
 80061c4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80061c8:	2200      	movs	r2, #0
 80061ca:	2300      	movs	r3, #0
 80061cc:	4630      	mov	r0, r6
 80061ce:	4639      	mov	r1, r7
 80061d0:	f7fa fc22 	bl	8000a18 <__aeabi_dcmpeq>
 80061d4:	4681      	mov	r9, r0
 80061d6:	b160      	cbz	r0, 80061f2 <_dtoa_r+0xd2>
 80061d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061da:	2301      	movs	r3, #1
 80061dc:	6013      	str	r3, [r2, #0]
 80061de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 8553 	beq.w	8006c8c <_dtoa_r+0xb6c>
 80061e6:	4b93      	ldr	r3, [pc, #588]	; (8006434 <_dtoa_r+0x314>)
 80061e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80061ea:	6013      	str	r3, [r2, #0]
 80061ec:	3b01      	subs	r3, #1
 80061ee:	9302      	str	r3, [sp, #8]
 80061f0:	e7e0      	b.n	80061b4 <_dtoa_r+0x94>
 80061f2:	aa14      	add	r2, sp, #80	; 0x50
 80061f4:	a915      	add	r1, sp, #84	; 0x54
 80061f6:	ec47 6b10 	vmov	d0, r6, r7
 80061fa:	4620      	mov	r0, r4
 80061fc:	f001 f9db 	bl	80075b6 <__d2b>
 8006200:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006204:	4682      	mov	sl, r0
 8006206:	2d00      	cmp	r5, #0
 8006208:	d07e      	beq.n	8006308 <_dtoa_r+0x1e8>
 800620a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800620e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006212:	4630      	mov	r0, r6
 8006214:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006218:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800621c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8006220:	2200      	movs	r2, #0
 8006222:	4b85      	ldr	r3, [pc, #532]	; (8006438 <_dtoa_r+0x318>)
 8006224:	f7f9 ffdc 	bl	80001e0 <__aeabi_dsub>
 8006228:	a379      	add	r3, pc, #484	; (adr r3, 8006410 <_dtoa_r+0x2f0>)
 800622a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622e:	f7fa f98b 	bl	8000548 <__aeabi_dmul>
 8006232:	a379      	add	r3, pc, #484	; (adr r3, 8006418 <_dtoa_r+0x2f8>)
 8006234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006238:	f7f9 ffd4 	bl	80001e4 <__adddf3>
 800623c:	4606      	mov	r6, r0
 800623e:	4628      	mov	r0, r5
 8006240:	460f      	mov	r7, r1
 8006242:	f7fa f91b 	bl	800047c <__aeabi_i2d>
 8006246:	a376      	add	r3, pc, #472	; (adr r3, 8006420 <_dtoa_r+0x300>)
 8006248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624c:	f7fa f97c 	bl	8000548 <__aeabi_dmul>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4630      	mov	r0, r6
 8006256:	4639      	mov	r1, r7
 8006258:	f7f9 ffc4 	bl	80001e4 <__adddf3>
 800625c:	4606      	mov	r6, r0
 800625e:	460f      	mov	r7, r1
 8006260:	f7fa fc22 	bl	8000aa8 <__aeabi_d2iz>
 8006264:	2200      	movs	r2, #0
 8006266:	4683      	mov	fp, r0
 8006268:	2300      	movs	r3, #0
 800626a:	4630      	mov	r0, r6
 800626c:	4639      	mov	r1, r7
 800626e:	f7fa fbdd 	bl	8000a2c <__aeabi_dcmplt>
 8006272:	b158      	cbz	r0, 800628c <_dtoa_r+0x16c>
 8006274:	4658      	mov	r0, fp
 8006276:	f7fa f901 	bl	800047c <__aeabi_i2d>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	4630      	mov	r0, r6
 8006280:	4639      	mov	r1, r7
 8006282:	f7fa fbc9 	bl	8000a18 <__aeabi_dcmpeq>
 8006286:	b908      	cbnz	r0, 800628c <_dtoa_r+0x16c>
 8006288:	f10b 3bff 	add.w	fp, fp, #4294967295
 800628c:	f1bb 0f16 	cmp.w	fp, #22
 8006290:	d859      	bhi.n	8006346 <_dtoa_r+0x226>
 8006292:	496a      	ldr	r1, [pc, #424]	; (800643c <_dtoa_r+0x31c>)
 8006294:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006298:	e9dd 2300 	ldrd	r2, r3, [sp]
 800629c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062a0:	f7fa fbe2 	bl	8000a68 <__aeabi_dcmpgt>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d050      	beq.n	800634a <_dtoa_r+0x22a>
 80062a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80062ac:	2300      	movs	r3, #0
 80062ae:	930e      	str	r3, [sp, #56]	; 0x38
 80062b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062b2:	1b5d      	subs	r5, r3, r5
 80062b4:	1e6b      	subs	r3, r5, #1
 80062b6:	9306      	str	r3, [sp, #24]
 80062b8:	bf45      	ittet	mi
 80062ba:	f1c5 0301 	rsbmi	r3, r5, #1
 80062be:	9305      	strmi	r3, [sp, #20]
 80062c0:	2300      	movpl	r3, #0
 80062c2:	2300      	movmi	r3, #0
 80062c4:	bf4c      	ite	mi
 80062c6:	9306      	strmi	r3, [sp, #24]
 80062c8:	9305      	strpl	r3, [sp, #20]
 80062ca:	f1bb 0f00 	cmp.w	fp, #0
 80062ce:	db3e      	blt.n	800634e <_dtoa_r+0x22e>
 80062d0:	9b06      	ldr	r3, [sp, #24]
 80062d2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80062d6:	445b      	add	r3, fp
 80062d8:	9306      	str	r3, [sp, #24]
 80062da:	2300      	movs	r3, #0
 80062dc:	9308      	str	r3, [sp, #32]
 80062de:	9b07      	ldr	r3, [sp, #28]
 80062e0:	2b09      	cmp	r3, #9
 80062e2:	f200 80af 	bhi.w	8006444 <_dtoa_r+0x324>
 80062e6:	2b05      	cmp	r3, #5
 80062e8:	bfc4      	itt	gt
 80062ea:	3b04      	subgt	r3, #4
 80062ec:	9307      	strgt	r3, [sp, #28]
 80062ee:	9b07      	ldr	r3, [sp, #28]
 80062f0:	f1a3 0302 	sub.w	r3, r3, #2
 80062f4:	bfcc      	ite	gt
 80062f6:	2600      	movgt	r6, #0
 80062f8:	2601      	movle	r6, #1
 80062fa:	2b03      	cmp	r3, #3
 80062fc:	f200 80ae 	bhi.w	800645c <_dtoa_r+0x33c>
 8006300:	e8df f003 	tbb	[pc, r3]
 8006304:	772f8482 	.word	0x772f8482
 8006308:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800630a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800630c:	441d      	add	r5, r3
 800630e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006312:	2b20      	cmp	r3, #32
 8006314:	dd11      	ble.n	800633a <_dtoa_r+0x21a>
 8006316:	9a00      	ldr	r2, [sp, #0]
 8006318:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800631c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006320:	fa22 f000 	lsr.w	r0, r2, r0
 8006324:	fa08 f303 	lsl.w	r3, r8, r3
 8006328:	4318      	orrs	r0, r3
 800632a:	f7fa f897 	bl	800045c <__aeabi_ui2d>
 800632e:	2301      	movs	r3, #1
 8006330:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006334:	3d01      	subs	r5, #1
 8006336:	9312      	str	r3, [sp, #72]	; 0x48
 8006338:	e772      	b.n	8006220 <_dtoa_r+0x100>
 800633a:	f1c3 0020 	rsb	r0, r3, #32
 800633e:	9b00      	ldr	r3, [sp, #0]
 8006340:	fa03 f000 	lsl.w	r0, r3, r0
 8006344:	e7f1      	b.n	800632a <_dtoa_r+0x20a>
 8006346:	2301      	movs	r3, #1
 8006348:	e7b1      	b.n	80062ae <_dtoa_r+0x18e>
 800634a:	900e      	str	r0, [sp, #56]	; 0x38
 800634c:	e7b0      	b.n	80062b0 <_dtoa_r+0x190>
 800634e:	9b05      	ldr	r3, [sp, #20]
 8006350:	eba3 030b 	sub.w	r3, r3, fp
 8006354:	9305      	str	r3, [sp, #20]
 8006356:	f1cb 0300 	rsb	r3, fp, #0
 800635a:	9308      	str	r3, [sp, #32]
 800635c:	2300      	movs	r3, #0
 800635e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006360:	e7bd      	b.n	80062de <_dtoa_r+0x1be>
 8006362:	2301      	movs	r3, #1
 8006364:	9309      	str	r3, [sp, #36]	; 0x24
 8006366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006368:	2b00      	cmp	r3, #0
 800636a:	dd7a      	ble.n	8006462 <_dtoa_r+0x342>
 800636c:	9304      	str	r3, [sp, #16]
 800636e:	9303      	str	r3, [sp, #12]
 8006370:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006372:	2200      	movs	r2, #0
 8006374:	606a      	str	r2, [r5, #4]
 8006376:	2104      	movs	r1, #4
 8006378:	f101 0214 	add.w	r2, r1, #20
 800637c:	429a      	cmp	r2, r3
 800637e:	d975      	bls.n	800646c <_dtoa_r+0x34c>
 8006380:	6869      	ldr	r1, [r5, #4]
 8006382:	4620      	mov	r0, r4
 8006384:	f000 fe95 	bl	80070b2 <_Balloc>
 8006388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800638a:	6028      	str	r0, [r5, #0]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	9302      	str	r3, [sp, #8]
 8006390:	9b03      	ldr	r3, [sp, #12]
 8006392:	2b0e      	cmp	r3, #14
 8006394:	f200 80e5 	bhi.w	8006562 <_dtoa_r+0x442>
 8006398:	2e00      	cmp	r6, #0
 800639a:	f000 80e2 	beq.w	8006562 <_dtoa_r+0x442>
 800639e:	ed9d 7b00 	vldr	d7, [sp]
 80063a2:	f1bb 0f00 	cmp.w	fp, #0
 80063a6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80063aa:	dd74      	ble.n	8006496 <_dtoa_r+0x376>
 80063ac:	4a23      	ldr	r2, [pc, #140]	; (800643c <_dtoa_r+0x31c>)
 80063ae:	f00b 030f 	and.w	r3, fp, #15
 80063b2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80063b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80063ba:	06f0      	lsls	r0, r6, #27
 80063bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063c0:	d559      	bpl.n	8006476 <_dtoa_r+0x356>
 80063c2:	4b1f      	ldr	r3, [pc, #124]	; (8006440 <_dtoa_r+0x320>)
 80063c4:	ec51 0b17 	vmov	r0, r1, d7
 80063c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80063cc:	f7fa f9e6 	bl	800079c <__aeabi_ddiv>
 80063d0:	e9cd 0100 	strd	r0, r1, [sp]
 80063d4:	f006 060f 	and.w	r6, r6, #15
 80063d8:	2503      	movs	r5, #3
 80063da:	4f19      	ldr	r7, [pc, #100]	; (8006440 <_dtoa_r+0x320>)
 80063dc:	2e00      	cmp	r6, #0
 80063de:	d14c      	bne.n	800647a <_dtoa_r+0x35a>
 80063e0:	4642      	mov	r2, r8
 80063e2:	464b      	mov	r3, r9
 80063e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063e8:	f7fa f9d8 	bl	800079c <__aeabi_ddiv>
 80063ec:	e9cd 0100 	strd	r0, r1, [sp]
 80063f0:	e06a      	b.n	80064c8 <_dtoa_r+0x3a8>
 80063f2:	2301      	movs	r3, #1
 80063f4:	9309      	str	r3, [sp, #36]	; 0x24
 80063f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f8:	445b      	add	r3, fp
 80063fa:	9304      	str	r3, [sp, #16]
 80063fc:	3301      	adds	r3, #1
 80063fe:	2b01      	cmp	r3, #1
 8006400:	9303      	str	r3, [sp, #12]
 8006402:	bfb8      	it	lt
 8006404:	2301      	movlt	r3, #1
 8006406:	e7b3      	b.n	8006370 <_dtoa_r+0x250>
 8006408:	2300      	movs	r3, #0
 800640a:	e7ab      	b.n	8006364 <_dtoa_r+0x244>
 800640c:	2300      	movs	r3, #0
 800640e:	e7f1      	b.n	80063f4 <_dtoa_r+0x2d4>
 8006410:	636f4361 	.word	0x636f4361
 8006414:	3fd287a7 	.word	0x3fd287a7
 8006418:	8b60c8b3 	.word	0x8b60c8b3
 800641c:	3fc68a28 	.word	0x3fc68a28
 8006420:	509f79fb 	.word	0x509f79fb
 8006424:	3fd34413 	.word	0x3fd34413
 8006428:	7ff00000 	.word	0x7ff00000
 800642c:	08008493 	.word	0x08008493
 8006430:	0800848a 	.word	0x0800848a
 8006434:	08008489 	.word	0x08008489
 8006438:	3ff80000 	.word	0x3ff80000
 800643c:	08008520 	.word	0x08008520
 8006440:	080084f8 	.word	0x080084f8
 8006444:	2601      	movs	r6, #1
 8006446:	2300      	movs	r3, #0
 8006448:	9307      	str	r3, [sp, #28]
 800644a:	9609      	str	r6, [sp, #36]	; 0x24
 800644c:	f04f 33ff 	mov.w	r3, #4294967295
 8006450:	9304      	str	r3, [sp, #16]
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	2312      	movs	r3, #18
 8006458:	920a      	str	r2, [sp, #40]	; 0x28
 800645a:	e789      	b.n	8006370 <_dtoa_r+0x250>
 800645c:	2301      	movs	r3, #1
 800645e:	9309      	str	r3, [sp, #36]	; 0x24
 8006460:	e7f4      	b.n	800644c <_dtoa_r+0x32c>
 8006462:	2301      	movs	r3, #1
 8006464:	9304      	str	r3, [sp, #16]
 8006466:	9303      	str	r3, [sp, #12]
 8006468:	461a      	mov	r2, r3
 800646a:	e7f5      	b.n	8006458 <_dtoa_r+0x338>
 800646c:	686a      	ldr	r2, [r5, #4]
 800646e:	3201      	adds	r2, #1
 8006470:	606a      	str	r2, [r5, #4]
 8006472:	0049      	lsls	r1, r1, #1
 8006474:	e780      	b.n	8006378 <_dtoa_r+0x258>
 8006476:	2502      	movs	r5, #2
 8006478:	e7af      	b.n	80063da <_dtoa_r+0x2ba>
 800647a:	07f1      	lsls	r1, r6, #31
 800647c:	d508      	bpl.n	8006490 <_dtoa_r+0x370>
 800647e:	4640      	mov	r0, r8
 8006480:	4649      	mov	r1, r9
 8006482:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006486:	f7fa f85f 	bl	8000548 <__aeabi_dmul>
 800648a:	3501      	adds	r5, #1
 800648c:	4680      	mov	r8, r0
 800648e:	4689      	mov	r9, r1
 8006490:	1076      	asrs	r6, r6, #1
 8006492:	3708      	adds	r7, #8
 8006494:	e7a2      	b.n	80063dc <_dtoa_r+0x2bc>
 8006496:	f000 809d 	beq.w	80065d4 <_dtoa_r+0x4b4>
 800649a:	f1cb 0600 	rsb	r6, fp, #0
 800649e:	4b9f      	ldr	r3, [pc, #636]	; (800671c <_dtoa_r+0x5fc>)
 80064a0:	4f9f      	ldr	r7, [pc, #636]	; (8006720 <_dtoa_r+0x600>)
 80064a2:	f006 020f 	and.w	r2, r6, #15
 80064a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064b2:	f7fa f849 	bl	8000548 <__aeabi_dmul>
 80064b6:	e9cd 0100 	strd	r0, r1, [sp]
 80064ba:	1136      	asrs	r6, r6, #4
 80064bc:	2300      	movs	r3, #0
 80064be:	2502      	movs	r5, #2
 80064c0:	2e00      	cmp	r6, #0
 80064c2:	d17c      	bne.n	80065be <_dtoa_r+0x49e>
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d191      	bne.n	80063ec <_dtoa_r+0x2cc>
 80064c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 8084 	beq.w	80065d8 <_dtoa_r+0x4b8>
 80064d0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80064d4:	2200      	movs	r2, #0
 80064d6:	4b93      	ldr	r3, [pc, #588]	; (8006724 <_dtoa_r+0x604>)
 80064d8:	4640      	mov	r0, r8
 80064da:	4649      	mov	r1, r9
 80064dc:	f7fa faa6 	bl	8000a2c <__aeabi_dcmplt>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d079      	beq.n	80065d8 <_dtoa_r+0x4b8>
 80064e4:	9b03      	ldr	r3, [sp, #12]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d076      	beq.n	80065d8 <_dtoa_r+0x4b8>
 80064ea:	9b04      	ldr	r3, [sp, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	dd34      	ble.n	800655a <_dtoa_r+0x43a>
 80064f0:	2200      	movs	r2, #0
 80064f2:	4b8d      	ldr	r3, [pc, #564]	; (8006728 <_dtoa_r+0x608>)
 80064f4:	4640      	mov	r0, r8
 80064f6:	4649      	mov	r1, r9
 80064f8:	f7fa f826 	bl	8000548 <__aeabi_dmul>
 80064fc:	e9cd 0100 	strd	r0, r1, [sp]
 8006500:	9e04      	ldr	r6, [sp, #16]
 8006502:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006506:	3501      	adds	r5, #1
 8006508:	4628      	mov	r0, r5
 800650a:	f7f9 ffb7 	bl	800047c <__aeabi_i2d>
 800650e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006512:	f7fa f819 	bl	8000548 <__aeabi_dmul>
 8006516:	2200      	movs	r2, #0
 8006518:	4b84      	ldr	r3, [pc, #528]	; (800672c <_dtoa_r+0x60c>)
 800651a:	f7f9 fe63 	bl	80001e4 <__adddf3>
 800651e:	4680      	mov	r8, r0
 8006520:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006524:	2e00      	cmp	r6, #0
 8006526:	d15a      	bne.n	80065de <_dtoa_r+0x4be>
 8006528:	2200      	movs	r2, #0
 800652a:	4b81      	ldr	r3, [pc, #516]	; (8006730 <_dtoa_r+0x610>)
 800652c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006530:	f7f9 fe56 	bl	80001e0 <__aeabi_dsub>
 8006534:	4642      	mov	r2, r8
 8006536:	464b      	mov	r3, r9
 8006538:	e9cd 0100 	strd	r0, r1, [sp]
 800653c:	f7fa fa94 	bl	8000a68 <__aeabi_dcmpgt>
 8006540:	2800      	cmp	r0, #0
 8006542:	f040 829b 	bne.w	8006a7c <_dtoa_r+0x95c>
 8006546:	4642      	mov	r2, r8
 8006548:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800654c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006550:	f7fa fa6c 	bl	8000a2c <__aeabi_dcmplt>
 8006554:	2800      	cmp	r0, #0
 8006556:	f040 828f 	bne.w	8006a78 <_dtoa_r+0x958>
 800655a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800655e:	e9cd 2300 	strd	r2, r3, [sp]
 8006562:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006564:	2b00      	cmp	r3, #0
 8006566:	f2c0 8150 	blt.w	800680a <_dtoa_r+0x6ea>
 800656a:	f1bb 0f0e 	cmp.w	fp, #14
 800656e:	f300 814c 	bgt.w	800680a <_dtoa_r+0x6ea>
 8006572:	4b6a      	ldr	r3, [pc, #424]	; (800671c <_dtoa_r+0x5fc>)
 8006574:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006578:	e9d3 8900 	ldrd	r8, r9, [r3]
 800657c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800657e:	2b00      	cmp	r3, #0
 8006580:	f280 80da 	bge.w	8006738 <_dtoa_r+0x618>
 8006584:	9b03      	ldr	r3, [sp, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	f300 80d6 	bgt.w	8006738 <_dtoa_r+0x618>
 800658c:	f040 8273 	bne.w	8006a76 <_dtoa_r+0x956>
 8006590:	2200      	movs	r2, #0
 8006592:	4b67      	ldr	r3, [pc, #412]	; (8006730 <_dtoa_r+0x610>)
 8006594:	4640      	mov	r0, r8
 8006596:	4649      	mov	r1, r9
 8006598:	f7f9 ffd6 	bl	8000548 <__aeabi_dmul>
 800659c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065a0:	f7fa fa58 	bl	8000a54 <__aeabi_dcmpge>
 80065a4:	9e03      	ldr	r6, [sp, #12]
 80065a6:	4637      	mov	r7, r6
 80065a8:	2800      	cmp	r0, #0
 80065aa:	f040 824a 	bne.w	8006a42 <_dtoa_r+0x922>
 80065ae:	9b02      	ldr	r3, [sp, #8]
 80065b0:	9a02      	ldr	r2, [sp, #8]
 80065b2:	1c5d      	adds	r5, r3, #1
 80065b4:	2331      	movs	r3, #49	; 0x31
 80065b6:	7013      	strb	r3, [r2, #0]
 80065b8:	f10b 0b01 	add.w	fp, fp, #1
 80065bc:	e245      	b.n	8006a4a <_dtoa_r+0x92a>
 80065be:	07f2      	lsls	r2, r6, #31
 80065c0:	d505      	bpl.n	80065ce <_dtoa_r+0x4ae>
 80065c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065c6:	f7f9 ffbf 	bl	8000548 <__aeabi_dmul>
 80065ca:	3501      	adds	r5, #1
 80065cc:	2301      	movs	r3, #1
 80065ce:	1076      	asrs	r6, r6, #1
 80065d0:	3708      	adds	r7, #8
 80065d2:	e775      	b.n	80064c0 <_dtoa_r+0x3a0>
 80065d4:	2502      	movs	r5, #2
 80065d6:	e777      	b.n	80064c8 <_dtoa_r+0x3a8>
 80065d8:	465f      	mov	r7, fp
 80065da:	9e03      	ldr	r6, [sp, #12]
 80065dc:	e794      	b.n	8006508 <_dtoa_r+0x3e8>
 80065de:	9a02      	ldr	r2, [sp, #8]
 80065e0:	4b4e      	ldr	r3, [pc, #312]	; (800671c <_dtoa_r+0x5fc>)
 80065e2:	4432      	add	r2, r6
 80065e4:	9213      	str	r2, [sp, #76]	; 0x4c
 80065e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065e8:	1e71      	subs	r1, r6, #1
 80065ea:	2a00      	cmp	r2, #0
 80065ec:	d048      	beq.n	8006680 <_dtoa_r+0x560>
 80065ee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80065f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f6:	2000      	movs	r0, #0
 80065f8:	494e      	ldr	r1, [pc, #312]	; (8006734 <_dtoa_r+0x614>)
 80065fa:	f7fa f8cf 	bl	800079c <__aeabi_ddiv>
 80065fe:	4642      	mov	r2, r8
 8006600:	464b      	mov	r3, r9
 8006602:	f7f9 fded 	bl	80001e0 <__aeabi_dsub>
 8006606:	9d02      	ldr	r5, [sp, #8]
 8006608:	4680      	mov	r8, r0
 800660a:	4689      	mov	r9, r1
 800660c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006610:	f7fa fa4a 	bl	8000aa8 <__aeabi_d2iz>
 8006614:	4606      	mov	r6, r0
 8006616:	f7f9 ff31 	bl	800047c <__aeabi_i2d>
 800661a:	4602      	mov	r2, r0
 800661c:	460b      	mov	r3, r1
 800661e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006622:	f7f9 fddd 	bl	80001e0 <__aeabi_dsub>
 8006626:	3630      	adds	r6, #48	; 0x30
 8006628:	f805 6b01 	strb.w	r6, [r5], #1
 800662c:	4642      	mov	r2, r8
 800662e:	464b      	mov	r3, r9
 8006630:	e9cd 0100 	strd	r0, r1, [sp]
 8006634:	f7fa f9fa 	bl	8000a2c <__aeabi_dcmplt>
 8006638:	2800      	cmp	r0, #0
 800663a:	d165      	bne.n	8006708 <_dtoa_r+0x5e8>
 800663c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006640:	2000      	movs	r0, #0
 8006642:	4938      	ldr	r1, [pc, #224]	; (8006724 <_dtoa_r+0x604>)
 8006644:	f7f9 fdcc 	bl	80001e0 <__aeabi_dsub>
 8006648:	4642      	mov	r2, r8
 800664a:	464b      	mov	r3, r9
 800664c:	f7fa f9ee 	bl	8000a2c <__aeabi_dcmplt>
 8006650:	2800      	cmp	r0, #0
 8006652:	f040 80ba 	bne.w	80067ca <_dtoa_r+0x6aa>
 8006656:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006658:	429d      	cmp	r5, r3
 800665a:	f43f af7e 	beq.w	800655a <_dtoa_r+0x43a>
 800665e:	2200      	movs	r2, #0
 8006660:	4b31      	ldr	r3, [pc, #196]	; (8006728 <_dtoa_r+0x608>)
 8006662:	4640      	mov	r0, r8
 8006664:	4649      	mov	r1, r9
 8006666:	f7f9 ff6f 	bl	8000548 <__aeabi_dmul>
 800666a:	2200      	movs	r2, #0
 800666c:	4680      	mov	r8, r0
 800666e:	4689      	mov	r9, r1
 8006670:	4b2d      	ldr	r3, [pc, #180]	; (8006728 <_dtoa_r+0x608>)
 8006672:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006676:	f7f9 ff67 	bl	8000548 <__aeabi_dmul>
 800667a:	e9cd 0100 	strd	r0, r1, [sp]
 800667e:	e7c5      	b.n	800660c <_dtoa_r+0x4ec>
 8006680:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006684:	4642      	mov	r2, r8
 8006686:	464b      	mov	r3, r9
 8006688:	e9d1 0100 	ldrd	r0, r1, [r1]
 800668c:	f7f9 ff5c 	bl	8000548 <__aeabi_dmul>
 8006690:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006694:	9d02      	ldr	r5, [sp, #8]
 8006696:	e9dd 0100 	ldrd	r0, r1, [sp]
 800669a:	f7fa fa05 	bl	8000aa8 <__aeabi_d2iz>
 800669e:	4606      	mov	r6, r0
 80066a0:	f7f9 feec 	bl	800047c <__aeabi_i2d>
 80066a4:	3630      	adds	r6, #48	; 0x30
 80066a6:	4602      	mov	r2, r0
 80066a8:	460b      	mov	r3, r1
 80066aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80066ae:	f7f9 fd97 	bl	80001e0 <__aeabi_dsub>
 80066b2:	f805 6b01 	strb.w	r6, [r5], #1
 80066b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80066b8:	42ab      	cmp	r3, r5
 80066ba:	4680      	mov	r8, r0
 80066bc:	4689      	mov	r9, r1
 80066be:	f04f 0200 	mov.w	r2, #0
 80066c2:	d125      	bne.n	8006710 <_dtoa_r+0x5f0>
 80066c4:	4b1b      	ldr	r3, [pc, #108]	; (8006734 <_dtoa_r+0x614>)
 80066c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066ca:	f7f9 fd8b 	bl	80001e4 <__adddf3>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	4640      	mov	r0, r8
 80066d4:	4649      	mov	r1, r9
 80066d6:	f7fa f9c7 	bl	8000a68 <__aeabi_dcmpgt>
 80066da:	2800      	cmp	r0, #0
 80066dc:	d175      	bne.n	80067ca <_dtoa_r+0x6aa>
 80066de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066e2:	2000      	movs	r0, #0
 80066e4:	4913      	ldr	r1, [pc, #76]	; (8006734 <_dtoa_r+0x614>)
 80066e6:	f7f9 fd7b 	bl	80001e0 <__aeabi_dsub>
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	4640      	mov	r0, r8
 80066f0:	4649      	mov	r1, r9
 80066f2:	f7fa f99b 	bl	8000a2c <__aeabi_dcmplt>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f43f af2f 	beq.w	800655a <_dtoa_r+0x43a>
 80066fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006700:	2b30      	cmp	r3, #48	; 0x30
 8006702:	f105 32ff 	add.w	r2, r5, #4294967295
 8006706:	d001      	beq.n	800670c <_dtoa_r+0x5ec>
 8006708:	46bb      	mov	fp, r7
 800670a:	e04d      	b.n	80067a8 <_dtoa_r+0x688>
 800670c:	4615      	mov	r5, r2
 800670e:	e7f5      	b.n	80066fc <_dtoa_r+0x5dc>
 8006710:	4b05      	ldr	r3, [pc, #20]	; (8006728 <_dtoa_r+0x608>)
 8006712:	f7f9 ff19 	bl	8000548 <__aeabi_dmul>
 8006716:	e9cd 0100 	strd	r0, r1, [sp]
 800671a:	e7bc      	b.n	8006696 <_dtoa_r+0x576>
 800671c:	08008520 	.word	0x08008520
 8006720:	080084f8 	.word	0x080084f8
 8006724:	3ff00000 	.word	0x3ff00000
 8006728:	40240000 	.word	0x40240000
 800672c:	401c0000 	.word	0x401c0000
 8006730:	40140000 	.word	0x40140000
 8006734:	3fe00000 	.word	0x3fe00000
 8006738:	e9dd 6700 	ldrd	r6, r7, [sp]
 800673c:	9d02      	ldr	r5, [sp, #8]
 800673e:	4642      	mov	r2, r8
 8006740:	464b      	mov	r3, r9
 8006742:	4630      	mov	r0, r6
 8006744:	4639      	mov	r1, r7
 8006746:	f7fa f829 	bl	800079c <__aeabi_ddiv>
 800674a:	f7fa f9ad 	bl	8000aa8 <__aeabi_d2iz>
 800674e:	9000      	str	r0, [sp, #0]
 8006750:	f7f9 fe94 	bl	800047c <__aeabi_i2d>
 8006754:	4642      	mov	r2, r8
 8006756:	464b      	mov	r3, r9
 8006758:	f7f9 fef6 	bl	8000548 <__aeabi_dmul>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4630      	mov	r0, r6
 8006762:	4639      	mov	r1, r7
 8006764:	f7f9 fd3c 	bl	80001e0 <__aeabi_dsub>
 8006768:	9e00      	ldr	r6, [sp, #0]
 800676a:	9f03      	ldr	r7, [sp, #12]
 800676c:	3630      	adds	r6, #48	; 0x30
 800676e:	f805 6b01 	strb.w	r6, [r5], #1
 8006772:	9e02      	ldr	r6, [sp, #8]
 8006774:	1bae      	subs	r6, r5, r6
 8006776:	42b7      	cmp	r7, r6
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	d138      	bne.n	80067f0 <_dtoa_r+0x6d0>
 800677e:	f7f9 fd31 	bl	80001e4 <__adddf3>
 8006782:	4606      	mov	r6, r0
 8006784:	460f      	mov	r7, r1
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	4640      	mov	r0, r8
 800678c:	4649      	mov	r1, r9
 800678e:	f7fa f94d 	bl	8000a2c <__aeabi_dcmplt>
 8006792:	b9c8      	cbnz	r0, 80067c8 <_dtoa_r+0x6a8>
 8006794:	4632      	mov	r2, r6
 8006796:	463b      	mov	r3, r7
 8006798:	4640      	mov	r0, r8
 800679a:	4649      	mov	r1, r9
 800679c:	f7fa f93c 	bl	8000a18 <__aeabi_dcmpeq>
 80067a0:	b110      	cbz	r0, 80067a8 <_dtoa_r+0x688>
 80067a2:	9b00      	ldr	r3, [sp, #0]
 80067a4:	07db      	lsls	r3, r3, #31
 80067a6:	d40f      	bmi.n	80067c8 <_dtoa_r+0x6a8>
 80067a8:	4651      	mov	r1, sl
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 fcb5 	bl	800711a <_Bfree>
 80067b0:	2300      	movs	r3, #0
 80067b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067b4:	702b      	strb	r3, [r5, #0]
 80067b6:	f10b 0301 	add.w	r3, fp, #1
 80067ba:	6013      	str	r3, [r2, #0]
 80067bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f43f acf8 	beq.w	80061b4 <_dtoa_r+0x94>
 80067c4:	601d      	str	r5, [r3, #0]
 80067c6:	e4f5      	b.n	80061b4 <_dtoa_r+0x94>
 80067c8:	465f      	mov	r7, fp
 80067ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80067ce:	2a39      	cmp	r2, #57	; 0x39
 80067d0:	f105 33ff 	add.w	r3, r5, #4294967295
 80067d4:	d106      	bne.n	80067e4 <_dtoa_r+0x6c4>
 80067d6:	9a02      	ldr	r2, [sp, #8]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d107      	bne.n	80067ec <_dtoa_r+0x6cc>
 80067dc:	2330      	movs	r3, #48	; 0x30
 80067de:	7013      	strb	r3, [r2, #0]
 80067e0:	3701      	adds	r7, #1
 80067e2:	4613      	mov	r3, r2
 80067e4:	781a      	ldrb	r2, [r3, #0]
 80067e6:	3201      	adds	r2, #1
 80067e8:	701a      	strb	r2, [r3, #0]
 80067ea:	e78d      	b.n	8006708 <_dtoa_r+0x5e8>
 80067ec:	461d      	mov	r5, r3
 80067ee:	e7ec      	b.n	80067ca <_dtoa_r+0x6aa>
 80067f0:	2200      	movs	r2, #0
 80067f2:	4ba4      	ldr	r3, [pc, #656]	; (8006a84 <_dtoa_r+0x964>)
 80067f4:	f7f9 fea8 	bl	8000548 <__aeabi_dmul>
 80067f8:	2200      	movs	r2, #0
 80067fa:	2300      	movs	r3, #0
 80067fc:	4606      	mov	r6, r0
 80067fe:	460f      	mov	r7, r1
 8006800:	f7fa f90a 	bl	8000a18 <__aeabi_dcmpeq>
 8006804:	2800      	cmp	r0, #0
 8006806:	d09a      	beq.n	800673e <_dtoa_r+0x61e>
 8006808:	e7ce      	b.n	80067a8 <_dtoa_r+0x688>
 800680a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800680c:	2a00      	cmp	r2, #0
 800680e:	f000 80cd 	beq.w	80069ac <_dtoa_r+0x88c>
 8006812:	9a07      	ldr	r2, [sp, #28]
 8006814:	2a01      	cmp	r2, #1
 8006816:	f300 80af 	bgt.w	8006978 <_dtoa_r+0x858>
 800681a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800681c:	2a00      	cmp	r2, #0
 800681e:	f000 80a7 	beq.w	8006970 <_dtoa_r+0x850>
 8006822:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006826:	9e08      	ldr	r6, [sp, #32]
 8006828:	9d05      	ldr	r5, [sp, #20]
 800682a:	9a05      	ldr	r2, [sp, #20]
 800682c:	441a      	add	r2, r3
 800682e:	9205      	str	r2, [sp, #20]
 8006830:	9a06      	ldr	r2, [sp, #24]
 8006832:	2101      	movs	r1, #1
 8006834:	441a      	add	r2, r3
 8006836:	4620      	mov	r0, r4
 8006838:	9206      	str	r2, [sp, #24]
 800683a:	f000 fd0e 	bl	800725a <__i2b>
 800683e:	4607      	mov	r7, r0
 8006840:	2d00      	cmp	r5, #0
 8006842:	dd0c      	ble.n	800685e <_dtoa_r+0x73e>
 8006844:	9b06      	ldr	r3, [sp, #24]
 8006846:	2b00      	cmp	r3, #0
 8006848:	dd09      	ble.n	800685e <_dtoa_r+0x73e>
 800684a:	42ab      	cmp	r3, r5
 800684c:	9a05      	ldr	r2, [sp, #20]
 800684e:	bfa8      	it	ge
 8006850:	462b      	movge	r3, r5
 8006852:	1ad2      	subs	r2, r2, r3
 8006854:	9205      	str	r2, [sp, #20]
 8006856:	9a06      	ldr	r2, [sp, #24]
 8006858:	1aed      	subs	r5, r5, r3
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	9306      	str	r3, [sp, #24]
 800685e:	9b08      	ldr	r3, [sp, #32]
 8006860:	b1f3      	cbz	r3, 80068a0 <_dtoa_r+0x780>
 8006862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80a5 	beq.w	80069b4 <_dtoa_r+0x894>
 800686a:	2e00      	cmp	r6, #0
 800686c:	dd10      	ble.n	8006890 <_dtoa_r+0x770>
 800686e:	4639      	mov	r1, r7
 8006870:	4632      	mov	r2, r6
 8006872:	4620      	mov	r0, r4
 8006874:	f000 fd88 	bl	8007388 <__pow5mult>
 8006878:	4652      	mov	r2, sl
 800687a:	4601      	mov	r1, r0
 800687c:	4607      	mov	r7, r0
 800687e:	4620      	mov	r0, r4
 8006880:	f000 fcf4 	bl	800726c <__multiply>
 8006884:	4651      	mov	r1, sl
 8006886:	4680      	mov	r8, r0
 8006888:	4620      	mov	r0, r4
 800688a:	f000 fc46 	bl	800711a <_Bfree>
 800688e:	46c2      	mov	sl, r8
 8006890:	9b08      	ldr	r3, [sp, #32]
 8006892:	1b9a      	subs	r2, r3, r6
 8006894:	d004      	beq.n	80068a0 <_dtoa_r+0x780>
 8006896:	4651      	mov	r1, sl
 8006898:	4620      	mov	r0, r4
 800689a:	f000 fd75 	bl	8007388 <__pow5mult>
 800689e:	4682      	mov	sl, r0
 80068a0:	2101      	movs	r1, #1
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 fcd9 	bl	800725a <__i2b>
 80068a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	4606      	mov	r6, r0
 80068ae:	f340 8083 	ble.w	80069b8 <_dtoa_r+0x898>
 80068b2:	461a      	mov	r2, r3
 80068b4:	4601      	mov	r1, r0
 80068b6:	4620      	mov	r0, r4
 80068b8:	f000 fd66 	bl	8007388 <__pow5mult>
 80068bc:	9b07      	ldr	r3, [sp, #28]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	4606      	mov	r6, r0
 80068c2:	dd7c      	ble.n	80069be <_dtoa_r+0x89e>
 80068c4:	f04f 0800 	mov.w	r8, #0
 80068c8:	6933      	ldr	r3, [r6, #16]
 80068ca:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80068ce:	6918      	ldr	r0, [r3, #16]
 80068d0:	f000 fc75 	bl	80071be <__hi0bits>
 80068d4:	f1c0 0020 	rsb	r0, r0, #32
 80068d8:	9b06      	ldr	r3, [sp, #24]
 80068da:	4418      	add	r0, r3
 80068dc:	f010 001f 	ands.w	r0, r0, #31
 80068e0:	f000 8096 	beq.w	8006a10 <_dtoa_r+0x8f0>
 80068e4:	f1c0 0320 	rsb	r3, r0, #32
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	f340 8087 	ble.w	80069fc <_dtoa_r+0x8dc>
 80068ee:	9b05      	ldr	r3, [sp, #20]
 80068f0:	f1c0 001c 	rsb	r0, r0, #28
 80068f4:	4403      	add	r3, r0
 80068f6:	9305      	str	r3, [sp, #20]
 80068f8:	9b06      	ldr	r3, [sp, #24]
 80068fa:	4405      	add	r5, r0
 80068fc:	4403      	add	r3, r0
 80068fe:	9306      	str	r3, [sp, #24]
 8006900:	9b05      	ldr	r3, [sp, #20]
 8006902:	2b00      	cmp	r3, #0
 8006904:	dd05      	ble.n	8006912 <_dtoa_r+0x7f2>
 8006906:	4651      	mov	r1, sl
 8006908:	461a      	mov	r2, r3
 800690a:	4620      	mov	r0, r4
 800690c:	f000 fd8a 	bl	8007424 <__lshift>
 8006910:	4682      	mov	sl, r0
 8006912:	9b06      	ldr	r3, [sp, #24]
 8006914:	2b00      	cmp	r3, #0
 8006916:	dd05      	ble.n	8006924 <_dtoa_r+0x804>
 8006918:	4631      	mov	r1, r6
 800691a:	461a      	mov	r2, r3
 800691c:	4620      	mov	r0, r4
 800691e:	f000 fd81 	bl	8007424 <__lshift>
 8006922:	4606      	mov	r6, r0
 8006924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006926:	2b00      	cmp	r3, #0
 8006928:	d074      	beq.n	8006a14 <_dtoa_r+0x8f4>
 800692a:	4631      	mov	r1, r6
 800692c:	4650      	mov	r0, sl
 800692e:	f000 fdca 	bl	80074c6 <__mcmp>
 8006932:	2800      	cmp	r0, #0
 8006934:	da6e      	bge.n	8006a14 <_dtoa_r+0x8f4>
 8006936:	2300      	movs	r3, #0
 8006938:	4651      	mov	r1, sl
 800693a:	220a      	movs	r2, #10
 800693c:	4620      	mov	r0, r4
 800693e:	f000 fc03 	bl	8007148 <__multadd>
 8006942:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006944:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006948:	4682      	mov	sl, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 81a8 	beq.w	8006ca0 <_dtoa_r+0xb80>
 8006950:	2300      	movs	r3, #0
 8006952:	4639      	mov	r1, r7
 8006954:	220a      	movs	r2, #10
 8006956:	4620      	mov	r0, r4
 8006958:	f000 fbf6 	bl	8007148 <__multadd>
 800695c:	9b04      	ldr	r3, [sp, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	4607      	mov	r7, r0
 8006962:	f300 80c8 	bgt.w	8006af6 <_dtoa_r+0x9d6>
 8006966:	9b07      	ldr	r3, [sp, #28]
 8006968:	2b02      	cmp	r3, #2
 800696a:	f340 80c4 	ble.w	8006af6 <_dtoa_r+0x9d6>
 800696e:	e059      	b.n	8006a24 <_dtoa_r+0x904>
 8006970:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006972:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006976:	e756      	b.n	8006826 <_dtoa_r+0x706>
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	1e5e      	subs	r6, r3, #1
 800697c:	9b08      	ldr	r3, [sp, #32]
 800697e:	42b3      	cmp	r3, r6
 8006980:	bfbf      	itttt	lt
 8006982:	9b08      	ldrlt	r3, [sp, #32]
 8006984:	9608      	strlt	r6, [sp, #32]
 8006986:	1af2      	sublt	r2, r6, r3
 8006988:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800698a:	bfb6      	itet	lt
 800698c:	189b      	addlt	r3, r3, r2
 800698e:	1b9e      	subge	r6, r3, r6
 8006990:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8006992:	9b03      	ldr	r3, [sp, #12]
 8006994:	bfb8      	it	lt
 8006996:	2600      	movlt	r6, #0
 8006998:	2b00      	cmp	r3, #0
 800699a:	bfb9      	ittee	lt
 800699c:	9b05      	ldrlt	r3, [sp, #20]
 800699e:	9a03      	ldrlt	r2, [sp, #12]
 80069a0:	9d05      	ldrge	r5, [sp, #20]
 80069a2:	9b03      	ldrge	r3, [sp, #12]
 80069a4:	bfbc      	itt	lt
 80069a6:	1a9d      	sublt	r5, r3, r2
 80069a8:	2300      	movlt	r3, #0
 80069aa:	e73e      	b.n	800682a <_dtoa_r+0x70a>
 80069ac:	9e08      	ldr	r6, [sp, #32]
 80069ae:	9d05      	ldr	r5, [sp, #20]
 80069b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80069b2:	e745      	b.n	8006840 <_dtoa_r+0x720>
 80069b4:	9a08      	ldr	r2, [sp, #32]
 80069b6:	e76e      	b.n	8006896 <_dtoa_r+0x776>
 80069b8:	9b07      	ldr	r3, [sp, #28]
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	dc19      	bgt.n	80069f2 <_dtoa_r+0x8d2>
 80069be:	9b00      	ldr	r3, [sp, #0]
 80069c0:	b9bb      	cbnz	r3, 80069f2 <_dtoa_r+0x8d2>
 80069c2:	9b01      	ldr	r3, [sp, #4]
 80069c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069c8:	b99b      	cbnz	r3, 80069f2 <_dtoa_r+0x8d2>
 80069ca:	9b01      	ldr	r3, [sp, #4]
 80069cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069d0:	0d1b      	lsrs	r3, r3, #20
 80069d2:	051b      	lsls	r3, r3, #20
 80069d4:	b183      	cbz	r3, 80069f8 <_dtoa_r+0x8d8>
 80069d6:	9b05      	ldr	r3, [sp, #20]
 80069d8:	3301      	adds	r3, #1
 80069da:	9305      	str	r3, [sp, #20]
 80069dc:	9b06      	ldr	r3, [sp, #24]
 80069de:	3301      	adds	r3, #1
 80069e0:	9306      	str	r3, [sp, #24]
 80069e2:	f04f 0801 	mov.w	r8, #1
 80069e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f47f af6d 	bne.w	80068c8 <_dtoa_r+0x7a8>
 80069ee:	2001      	movs	r0, #1
 80069f0:	e772      	b.n	80068d8 <_dtoa_r+0x7b8>
 80069f2:	f04f 0800 	mov.w	r8, #0
 80069f6:	e7f6      	b.n	80069e6 <_dtoa_r+0x8c6>
 80069f8:	4698      	mov	r8, r3
 80069fa:	e7f4      	b.n	80069e6 <_dtoa_r+0x8c6>
 80069fc:	d080      	beq.n	8006900 <_dtoa_r+0x7e0>
 80069fe:	9a05      	ldr	r2, [sp, #20]
 8006a00:	331c      	adds	r3, #28
 8006a02:	441a      	add	r2, r3
 8006a04:	9205      	str	r2, [sp, #20]
 8006a06:	9a06      	ldr	r2, [sp, #24]
 8006a08:	441a      	add	r2, r3
 8006a0a:	441d      	add	r5, r3
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	e776      	b.n	80068fe <_dtoa_r+0x7de>
 8006a10:	4603      	mov	r3, r0
 8006a12:	e7f4      	b.n	80069fe <_dtoa_r+0x8de>
 8006a14:	9b03      	ldr	r3, [sp, #12]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dc36      	bgt.n	8006a88 <_dtoa_r+0x968>
 8006a1a:	9b07      	ldr	r3, [sp, #28]
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	dd33      	ble.n	8006a88 <_dtoa_r+0x968>
 8006a20:	9b03      	ldr	r3, [sp, #12]
 8006a22:	9304      	str	r3, [sp, #16]
 8006a24:	9b04      	ldr	r3, [sp, #16]
 8006a26:	b963      	cbnz	r3, 8006a42 <_dtoa_r+0x922>
 8006a28:	4631      	mov	r1, r6
 8006a2a:	2205      	movs	r2, #5
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f000 fb8b 	bl	8007148 <__multadd>
 8006a32:	4601      	mov	r1, r0
 8006a34:	4606      	mov	r6, r0
 8006a36:	4650      	mov	r0, sl
 8006a38:	f000 fd45 	bl	80074c6 <__mcmp>
 8006a3c:	2800      	cmp	r0, #0
 8006a3e:	f73f adb6 	bgt.w	80065ae <_dtoa_r+0x48e>
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	9d02      	ldr	r5, [sp, #8]
 8006a46:	ea6f 0b03 	mvn.w	fp, r3
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	9303      	str	r3, [sp, #12]
 8006a4e:	4631      	mov	r1, r6
 8006a50:	4620      	mov	r0, r4
 8006a52:	f000 fb62 	bl	800711a <_Bfree>
 8006a56:	2f00      	cmp	r7, #0
 8006a58:	f43f aea6 	beq.w	80067a8 <_dtoa_r+0x688>
 8006a5c:	9b03      	ldr	r3, [sp, #12]
 8006a5e:	b12b      	cbz	r3, 8006a6c <_dtoa_r+0x94c>
 8006a60:	42bb      	cmp	r3, r7
 8006a62:	d003      	beq.n	8006a6c <_dtoa_r+0x94c>
 8006a64:	4619      	mov	r1, r3
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 fb57 	bl	800711a <_Bfree>
 8006a6c:	4639      	mov	r1, r7
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f000 fb53 	bl	800711a <_Bfree>
 8006a74:	e698      	b.n	80067a8 <_dtoa_r+0x688>
 8006a76:	2600      	movs	r6, #0
 8006a78:	4637      	mov	r7, r6
 8006a7a:	e7e2      	b.n	8006a42 <_dtoa_r+0x922>
 8006a7c:	46bb      	mov	fp, r7
 8006a7e:	4637      	mov	r7, r6
 8006a80:	e595      	b.n	80065ae <_dtoa_r+0x48e>
 8006a82:	bf00      	nop
 8006a84:	40240000 	.word	0x40240000
 8006a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8a:	bb93      	cbnz	r3, 8006af2 <_dtoa_r+0x9d2>
 8006a8c:	9b03      	ldr	r3, [sp, #12]
 8006a8e:	9304      	str	r3, [sp, #16]
 8006a90:	9d02      	ldr	r5, [sp, #8]
 8006a92:	4631      	mov	r1, r6
 8006a94:	4650      	mov	r0, sl
 8006a96:	f7ff fab5 	bl	8006004 <quorem>
 8006a9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a9e:	f805 9b01 	strb.w	r9, [r5], #1
 8006aa2:	9b02      	ldr	r3, [sp, #8]
 8006aa4:	9a04      	ldr	r2, [sp, #16]
 8006aa6:	1aeb      	subs	r3, r5, r3
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	f300 80dc 	bgt.w	8006c66 <_dtoa_r+0xb46>
 8006aae:	9b02      	ldr	r3, [sp, #8]
 8006ab0:	2a01      	cmp	r2, #1
 8006ab2:	bfac      	ite	ge
 8006ab4:	189b      	addge	r3, r3, r2
 8006ab6:	3301      	addlt	r3, #1
 8006ab8:	4698      	mov	r8, r3
 8006aba:	2300      	movs	r3, #0
 8006abc:	9303      	str	r3, [sp, #12]
 8006abe:	4651      	mov	r1, sl
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	f000 fcae 	bl	8007424 <__lshift>
 8006ac8:	4631      	mov	r1, r6
 8006aca:	4682      	mov	sl, r0
 8006acc:	f000 fcfb 	bl	80074c6 <__mcmp>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	f300 808d 	bgt.w	8006bf0 <_dtoa_r+0xad0>
 8006ad6:	d103      	bne.n	8006ae0 <_dtoa_r+0x9c0>
 8006ad8:	f019 0f01 	tst.w	r9, #1
 8006adc:	f040 8088 	bne.w	8006bf0 <_dtoa_r+0xad0>
 8006ae0:	4645      	mov	r5, r8
 8006ae2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ae6:	2b30      	cmp	r3, #48	; 0x30
 8006ae8:	f105 32ff 	add.w	r2, r5, #4294967295
 8006aec:	d1af      	bne.n	8006a4e <_dtoa_r+0x92e>
 8006aee:	4615      	mov	r5, r2
 8006af0:	e7f7      	b.n	8006ae2 <_dtoa_r+0x9c2>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	9304      	str	r3, [sp, #16]
 8006af6:	2d00      	cmp	r5, #0
 8006af8:	dd05      	ble.n	8006b06 <_dtoa_r+0x9e6>
 8006afa:	4639      	mov	r1, r7
 8006afc:	462a      	mov	r2, r5
 8006afe:	4620      	mov	r0, r4
 8006b00:	f000 fc90 	bl	8007424 <__lshift>
 8006b04:	4607      	mov	r7, r0
 8006b06:	f1b8 0f00 	cmp.w	r8, #0
 8006b0a:	d04c      	beq.n	8006ba6 <_dtoa_r+0xa86>
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4620      	mov	r0, r4
 8006b10:	f000 facf 	bl	80070b2 <_Balloc>
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	3202      	adds	r2, #2
 8006b18:	4605      	mov	r5, r0
 8006b1a:	0092      	lsls	r2, r2, #2
 8006b1c:	f107 010c 	add.w	r1, r7, #12
 8006b20:	300c      	adds	r0, #12
 8006b22:	f000 fab9 	bl	8007098 <memcpy>
 8006b26:	2201      	movs	r2, #1
 8006b28:	4629      	mov	r1, r5
 8006b2a:	4620      	mov	r0, r4
 8006b2c:	f000 fc7a 	bl	8007424 <__lshift>
 8006b30:	9b00      	ldr	r3, [sp, #0]
 8006b32:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006b36:	9703      	str	r7, [sp, #12]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	4607      	mov	r7, r0
 8006b3e:	9305      	str	r3, [sp, #20]
 8006b40:	4631      	mov	r1, r6
 8006b42:	4650      	mov	r0, sl
 8006b44:	f7ff fa5e 	bl	8006004 <quorem>
 8006b48:	9903      	ldr	r1, [sp, #12]
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b50:	4650      	mov	r0, sl
 8006b52:	f000 fcb8 	bl	80074c6 <__mcmp>
 8006b56:	463a      	mov	r2, r7
 8006b58:	9000      	str	r0, [sp, #0]
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 fccc 	bl	80074fa <__mdiff>
 8006b62:	68c3      	ldr	r3, [r0, #12]
 8006b64:	4602      	mov	r2, r0
 8006b66:	bb03      	cbnz	r3, 8006baa <_dtoa_r+0xa8a>
 8006b68:	4601      	mov	r1, r0
 8006b6a:	9006      	str	r0, [sp, #24]
 8006b6c:	4650      	mov	r0, sl
 8006b6e:	f000 fcaa 	bl	80074c6 <__mcmp>
 8006b72:	9a06      	ldr	r2, [sp, #24]
 8006b74:	4603      	mov	r3, r0
 8006b76:	4611      	mov	r1, r2
 8006b78:	4620      	mov	r0, r4
 8006b7a:	9306      	str	r3, [sp, #24]
 8006b7c:	f000 facd 	bl	800711a <_Bfree>
 8006b80:	9b06      	ldr	r3, [sp, #24]
 8006b82:	b9a3      	cbnz	r3, 8006bae <_dtoa_r+0xa8e>
 8006b84:	9a07      	ldr	r2, [sp, #28]
 8006b86:	b992      	cbnz	r2, 8006bae <_dtoa_r+0xa8e>
 8006b88:	9a05      	ldr	r2, [sp, #20]
 8006b8a:	b982      	cbnz	r2, 8006bae <_dtoa_r+0xa8e>
 8006b8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006b90:	d029      	beq.n	8006be6 <_dtoa_r+0xac6>
 8006b92:	9b00      	ldr	r3, [sp, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	dd01      	ble.n	8006b9c <_dtoa_r+0xa7c>
 8006b98:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006b9c:	f108 0501 	add.w	r5, r8, #1
 8006ba0:	f888 9000 	strb.w	r9, [r8]
 8006ba4:	e753      	b.n	8006a4e <_dtoa_r+0x92e>
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	e7c2      	b.n	8006b30 <_dtoa_r+0xa10>
 8006baa:	2301      	movs	r3, #1
 8006bac:	e7e3      	b.n	8006b76 <_dtoa_r+0xa56>
 8006bae:	9a00      	ldr	r2, [sp, #0]
 8006bb0:	2a00      	cmp	r2, #0
 8006bb2:	db04      	blt.n	8006bbe <_dtoa_r+0xa9e>
 8006bb4:	d125      	bne.n	8006c02 <_dtoa_r+0xae2>
 8006bb6:	9a07      	ldr	r2, [sp, #28]
 8006bb8:	bb1a      	cbnz	r2, 8006c02 <_dtoa_r+0xae2>
 8006bba:	9a05      	ldr	r2, [sp, #20]
 8006bbc:	bb0a      	cbnz	r2, 8006c02 <_dtoa_r+0xae2>
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	ddec      	ble.n	8006b9c <_dtoa_r+0xa7c>
 8006bc2:	4651      	mov	r1, sl
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	f000 fc2c 	bl	8007424 <__lshift>
 8006bcc:	4631      	mov	r1, r6
 8006bce:	4682      	mov	sl, r0
 8006bd0:	f000 fc79 	bl	80074c6 <__mcmp>
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	dc03      	bgt.n	8006be0 <_dtoa_r+0xac0>
 8006bd8:	d1e0      	bne.n	8006b9c <_dtoa_r+0xa7c>
 8006bda:	f019 0f01 	tst.w	r9, #1
 8006bde:	d0dd      	beq.n	8006b9c <_dtoa_r+0xa7c>
 8006be0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006be4:	d1d8      	bne.n	8006b98 <_dtoa_r+0xa78>
 8006be6:	2339      	movs	r3, #57	; 0x39
 8006be8:	f888 3000 	strb.w	r3, [r8]
 8006bec:	f108 0801 	add.w	r8, r8, #1
 8006bf0:	4645      	mov	r5, r8
 8006bf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bf6:	2b39      	cmp	r3, #57	; 0x39
 8006bf8:	f105 32ff 	add.w	r2, r5, #4294967295
 8006bfc:	d03b      	beq.n	8006c76 <_dtoa_r+0xb56>
 8006bfe:	3301      	adds	r3, #1
 8006c00:	e040      	b.n	8006c84 <_dtoa_r+0xb64>
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f108 0501 	add.w	r5, r8, #1
 8006c08:	dd05      	ble.n	8006c16 <_dtoa_r+0xaf6>
 8006c0a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006c0e:	d0ea      	beq.n	8006be6 <_dtoa_r+0xac6>
 8006c10:	f109 0901 	add.w	r9, r9, #1
 8006c14:	e7c4      	b.n	8006ba0 <_dtoa_r+0xa80>
 8006c16:	9b02      	ldr	r3, [sp, #8]
 8006c18:	9a04      	ldr	r2, [sp, #16]
 8006c1a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006c1e:	1aeb      	subs	r3, r5, r3
 8006c20:	4293      	cmp	r3, r2
 8006c22:	46a8      	mov	r8, r5
 8006c24:	f43f af4b 	beq.w	8006abe <_dtoa_r+0x99e>
 8006c28:	4651      	mov	r1, sl
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	220a      	movs	r2, #10
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f000 fa8a 	bl	8007148 <__multadd>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	9903      	ldr	r1, [sp, #12]
 8006c38:	42bb      	cmp	r3, r7
 8006c3a:	4682      	mov	sl, r0
 8006c3c:	f04f 0300 	mov.w	r3, #0
 8006c40:	f04f 020a 	mov.w	r2, #10
 8006c44:	4620      	mov	r0, r4
 8006c46:	d104      	bne.n	8006c52 <_dtoa_r+0xb32>
 8006c48:	f000 fa7e 	bl	8007148 <__multadd>
 8006c4c:	9003      	str	r0, [sp, #12]
 8006c4e:	4607      	mov	r7, r0
 8006c50:	e776      	b.n	8006b40 <_dtoa_r+0xa20>
 8006c52:	f000 fa79 	bl	8007148 <__multadd>
 8006c56:	2300      	movs	r3, #0
 8006c58:	9003      	str	r0, [sp, #12]
 8006c5a:	220a      	movs	r2, #10
 8006c5c:	4639      	mov	r1, r7
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f000 fa72 	bl	8007148 <__multadd>
 8006c64:	e7f3      	b.n	8006c4e <_dtoa_r+0xb2e>
 8006c66:	4651      	mov	r1, sl
 8006c68:	2300      	movs	r3, #0
 8006c6a:	220a      	movs	r2, #10
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	f000 fa6b 	bl	8007148 <__multadd>
 8006c72:	4682      	mov	sl, r0
 8006c74:	e70d      	b.n	8006a92 <_dtoa_r+0x972>
 8006c76:	9b02      	ldr	r3, [sp, #8]
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d105      	bne.n	8006c88 <_dtoa_r+0xb68>
 8006c7c:	9a02      	ldr	r2, [sp, #8]
 8006c7e:	f10b 0b01 	add.w	fp, fp, #1
 8006c82:	2331      	movs	r3, #49	; 0x31
 8006c84:	7013      	strb	r3, [r2, #0]
 8006c86:	e6e2      	b.n	8006a4e <_dtoa_r+0x92e>
 8006c88:	4615      	mov	r5, r2
 8006c8a:	e7b2      	b.n	8006bf2 <_dtoa_r+0xad2>
 8006c8c:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <_dtoa_r+0xb94>)
 8006c8e:	f7ff baae 	b.w	80061ee <_dtoa_r+0xce>
 8006c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f47f aa88 	bne.w	80061aa <_dtoa_r+0x8a>
 8006c9a:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <_dtoa_r+0xb98>)
 8006c9c:	f7ff baa7 	b.w	80061ee <_dtoa_r+0xce>
 8006ca0:	9b04      	ldr	r3, [sp, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f73f aef4 	bgt.w	8006a90 <_dtoa_r+0x970>
 8006ca8:	9b07      	ldr	r3, [sp, #28]
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	f77f aef0 	ble.w	8006a90 <_dtoa_r+0x970>
 8006cb0:	e6b8      	b.n	8006a24 <_dtoa_r+0x904>
 8006cb2:	bf00      	nop
 8006cb4:	08008488 	.word	0x08008488
 8006cb8:	0800848a 	.word	0x0800848a

08006cbc <__sflush_r>:
 8006cbc:	898a      	ldrh	r2, [r1, #12]
 8006cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	0710      	lsls	r0, r2, #28
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	d45a      	bmi.n	8006d80 <__sflush_r+0xc4>
 8006cca:	684b      	ldr	r3, [r1, #4]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	dc05      	bgt.n	8006cdc <__sflush_r+0x20>
 8006cd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dc02      	bgt.n	8006cdc <__sflush_r+0x20>
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cde:	2e00      	cmp	r6, #0
 8006ce0:	d0f9      	beq.n	8006cd6 <__sflush_r+0x1a>
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ce8:	682f      	ldr	r7, [r5, #0]
 8006cea:	602b      	str	r3, [r5, #0]
 8006cec:	d033      	beq.n	8006d56 <__sflush_r+0x9a>
 8006cee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	075a      	lsls	r2, r3, #29
 8006cf4:	d505      	bpl.n	8006d02 <__sflush_r+0x46>
 8006cf6:	6863      	ldr	r3, [r4, #4]
 8006cf8:	1ac0      	subs	r0, r0, r3
 8006cfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cfc:	b10b      	cbz	r3, 8006d02 <__sflush_r+0x46>
 8006cfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d00:	1ac0      	subs	r0, r0, r3
 8006d02:	2300      	movs	r3, #0
 8006d04:	4602      	mov	r2, r0
 8006d06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d08:	6a21      	ldr	r1, [r4, #32]
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	47b0      	blx	r6
 8006d0e:	1c43      	adds	r3, r0, #1
 8006d10:	89a3      	ldrh	r3, [r4, #12]
 8006d12:	d106      	bne.n	8006d22 <__sflush_r+0x66>
 8006d14:	6829      	ldr	r1, [r5, #0]
 8006d16:	291d      	cmp	r1, #29
 8006d18:	d84b      	bhi.n	8006db2 <__sflush_r+0xf6>
 8006d1a:	4a2b      	ldr	r2, [pc, #172]	; (8006dc8 <__sflush_r+0x10c>)
 8006d1c:	40ca      	lsrs	r2, r1
 8006d1e:	07d6      	lsls	r6, r2, #31
 8006d20:	d547      	bpl.n	8006db2 <__sflush_r+0xf6>
 8006d22:	2200      	movs	r2, #0
 8006d24:	6062      	str	r2, [r4, #4]
 8006d26:	04d9      	lsls	r1, r3, #19
 8006d28:	6922      	ldr	r2, [r4, #16]
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	d504      	bpl.n	8006d38 <__sflush_r+0x7c>
 8006d2e:	1c42      	adds	r2, r0, #1
 8006d30:	d101      	bne.n	8006d36 <__sflush_r+0x7a>
 8006d32:	682b      	ldr	r3, [r5, #0]
 8006d34:	b903      	cbnz	r3, 8006d38 <__sflush_r+0x7c>
 8006d36:	6560      	str	r0, [r4, #84]	; 0x54
 8006d38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d3a:	602f      	str	r7, [r5, #0]
 8006d3c:	2900      	cmp	r1, #0
 8006d3e:	d0ca      	beq.n	8006cd6 <__sflush_r+0x1a>
 8006d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d44:	4299      	cmp	r1, r3
 8006d46:	d002      	beq.n	8006d4e <__sflush_r+0x92>
 8006d48:	4628      	mov	r0, r5
 8006d4a:	f7fe fc2f 	bl	80055ac <_free_r>
 8006d4e:	2000      	movs	r0, #0
 8006d50:	6360      	str	r0, [r4, #52]	; 0x34
 8006d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d56:	6a21      	ldr	r1, [r4, #32]
 8006d58:	2301      	movs	r3, #1
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b0      	blx	r6
 8006d5e:	1c41      	adds	r1, r0, #1
 8006d60:	d1c6      	bne.n	8006cf0 <__sflush_r+0x34>
 8006d62:	682b      	ldr	r3, [r5, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d0c3      	beq.n	8006cf0 <__sflush_r+0x34>
 8006d68:	2b1d      	cmp	r3, #29
 8006d6a:	d001      	beq.n	8006d70 <__sflush_r+0xb4>
 8006d6c:	2b16      	cmp	r3, #22
 8006d6e:	d101      	bne.n	8006d74 <__sflush_r+0xb8>
 8006d70:	602f      	str	r7, [r5, #0]
 8006d72:	e7b0      	b.n	8006cd6 <__sflush_r+0x1a>
 8006d74:	89a3      	ldrh	r3, [r4, #12]
 8006d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d80:	690f      	ldr	r7, [r1, #16]
 8006d82:	2f00      	cmp	r7, #0
 8006d84:	d0a7      	beq.n	8006cd6 <__sflush_r+0x1a>
 8006d86:	0793      	lsls	r3, r2, #30
 8006d88:	680e      	ldr	r6, [r1, #0]
 8006d8a:	bf08      	it	eq
 8006d8c:	694b      	ldreq	r3, [r1, #20]
 8006d8e:	600f      	str	r7, [r1, #0]
 8006d90:	bf18      	it	ne
 8006d92:	2300      	movne	r3, #0
 8006d94:	eba6 0807 	sub.w	r8, r6, r7
 8006d98:	608b      	str	r3, [r1, #8]
 8006d9a:	f1b8 0f00 	cmp.w	r8, #0
 8006d9e:	dd9a      	ble.n	8006cd6 <__sflush_r+0x1a>
 8006da0:	4643      	mov	r3, r8
 8006da2:	463a      	mov	r2, r7
 8006da4:	6a21      	ldr	r1, [r4, #32]
 8006da6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006da8:	4628      	mov	r0, r5
 8006daa:	47b0      	blx	r6
 8006dac:	2800      	cmp	r0, #0
 8006dae:	dc07      	bgt.n	8006dc0 <__sflush_r+0x104>
 8006db0:	89a3      	ldrh	r3, [r4, #12]
 8006db2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006db6:	81a3      	strh	r3, [r4, #12]
 8006db8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc0:	4407      	add	r7, r0
 8006dc2:	eba8 0800 	sub.w	r8, r8, r0
 8006dc6:	e7e8      	b.n	8006d9a <__sflush_r+0xde>
 8006dc8:	20400001 	.word	0x20400001

08006dcc <_fflush_r>:
 8006dcc:	b538      	push	{r3, r4, r5, lr}
 8006dce:	690b      	ldr	r3, [r1, #16]
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	b1db      	cbz	r3, 8006e0e <_fflush_r+0x42>
 8006dd6:	b118      	cbz	r0, 8006de0 <_fflush_r+0x14>
 8006dd8:	6983      	ldr	r3, [r0, #24]
 8006dda:	b90b      	cbnz	r3, 8006de0 <_fflush_r+0x14>
 8006ddc:	f000 f860 	bl	8006ea0 <__sinit>
 8006de0:	4b0c      	ldr	r3, [pc, #48]	; (8006e14 <_fflush_r+0x48>)
 8006de2:	429c      	cmp	r4, r3
 8006de4:	d109      	bne.n	8006dfa <_fflush_r+0x2e>
 8006de6:	686c      	ldr	r4, [r5, #4]
 8006de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dec:	b17b      	cbz	r3, 8006e0e <_fflush_r+0x42>
 8006dee:	4621      	mov	r1, r4
 8006df0:	4628      	mov	r0, r5
 8006df2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006df6:	f7ff bf61 	b.w	8006cbc <__sflush_r>
 8006dfa:	4b07      	ldr	r3, [pc, #28]	; (8006e18 <_fflush_r+0x4c>)
 8006dfc:	429c      	cmp	r4, r3
 8006dfe:	d101      	bne.n	8006e04 <_fflush_r+0x38>
 8006e00:	68ac      	ldr	r4, [r5, #8]
 8006e02:	e7f1      	b.n	8006de8 <_fflush_r+0x1c>
 8006e04:	4b05      	ldr	r3, [pc, #20]	; (8006e1c <_fflush_r+0x50>)
 8006e06:	429c      	cmp	r4, r3
 8006e08:	bf08      	it	eq
 8006e0a:	68ec      	ldreq	r4, [r5, #12]
 8006e0c:	e7ec      	b.n	8006de8 <_fflush_r+0x1c>
 8006e0e:	2000      	movs	r0, #0
 8006e10:	bd38      	pop	{r3, r4, r5, pc}
 8006e12:	bf00      	nop
 8006e14:	080084b8 	.word	0x080084b8
 8006e18:	080084d8 	.word	0x080084d8
 8006e1c:	08008498 	.word	0x08008498

08006e20 <_cleanup_r>:
 8006e20:	4901      	ldr	r1, [pc, #4]	; (8006e28 <_cleanup_r+0x8>)
 8006e22:	f000 b8a9 	b.w	8006f78 <_fwalk_reent>
 8006e26:	bf00      	nop
 8006e28:	08006dcd 	.word	0x08006dcd

08006e2c <std.isra.0>:
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	b510      	push	{r4, lr}
 8006e30:	4604      	mov	r4, r0
 8006e32:	6003      	str	r3, [r0, #0]
 8006e34:	6043      	str	r3, [r0, #4]
 8006e36:	6083      	str	r3, [r0, #8]
 8006e38:	8181      	strh	r1, [r0, #12]
 8006e3a:	6643      	str	r3, [r0, #100]	; 0x64
 8006e3c:	81c2      	strh	r2, [r0, #14]
 8006e3e:	6103      	str	r3, [r0, #16]
 8006e40:	6143      	str	r3, [r0, #20]
 8006e42:	6183      	str	r3, [r0, #24]
 8006e44:	4619      	mov	r1, r3
 8006e46:	2208      	movs	r2, #8
 8006e48:	305c      	adds	r0, #92	; 0x5c
 8006e4a:	f7fe fba7 	bl	800559c <memset>
 8006e4e:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <std.isra.0+0x38>)
 8006e50:	6263      	str	r3, [r4, #36]	; 0x24
 8006e52:	4b05      	ldr	r3, [pc, #20]	; (8006e68 <std.isra.0+0x3c>)
 8006e54:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e56:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <std.isra.0+0x40>)
 8006e58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e5a:	4b05      	ldr	r3, [pc, #20]	; (8006e70 <std.isra.0+0x44>)
 8006e5c:	6224      	str	r4, [r4, #32]
 8006e5e:	6323      	str	r3, [r4, #48]	; 0x30
 8006e60:	bd10      	pop	{r4, pc}
 8006e62:	bf00      	nop
 8006e64:	08007671 	.word	0x08007671
 8006e68:	08007693 	.word	0x08007693
 8006e6c:	080076cb 	.word	0x080076cb
 8006e70:	080076ef 	.word	0x080076ef

08006e74 <__sfmoreglue>:
 8006e74:	b570      	push	{r4, r5, r6, lr}
 8006e76:	1e4a      	subs	r2, r1, #1
 8006e78:	2568      	movs	r5, #104	; 0x68
 8006e7a:	4355      	muls	r5, r2
 8006e7c:	460e      	mov	r6, r1
 8006e7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e82:	f7fe fbe1 	bl	8005648 <_malloc_r>
 8006e86:	4604      	mov	r4, r0
 8006e88:	b140      	cbz	r0, 8006e9c <__sfmoreglue+0x28>
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	e880 0042 	stmia.w	r0, {r1, r6}
 8006e90:	300c      	adds	r0, #12
 8006e92:	60a0      	str	r0, [r4, #8]
 8006e94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e98:	f7fe fb80 	bl	800559c <memset>
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	bd70      	pop	{r4, r5, r6, pc}

08006ea0 <__sinit>:
 8006ea0:	6983      	ldr	r3, [r0, #24]
 8006ea2:	b510      	push	{r4, lr}
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	bb33      	cbnz	r3, 8006ef6 <__sinit+0x56>
 8006ea8:	6483      	str	r3, [r0, #72]	; 0x48
 8006eaa:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006eac:	6503      	str	r3, [r0, #80]	; 0x50
 8006eae:	4b12      	ldr	r3, [pc, #72]	; (8006ef8 <__sinit+0x58>)
 8006eb0:	4a12      	ldr	r2, [pc, #72]	; (8006efc <__sinit+0x5c>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	6282      	str	r2, [r0, #40]	; 0x28
 8006eb6:	4298      	cmp	r0, r3
 8006eb8:	bf04      	itt	eq
 8006eba:	2301      	moveq	r3, #1
 8006ebc:	6183      	streq	r3, [r0, #24]
 8006ebe:	f000 f81f 	bl	8006f00 <__sfp>
 8006ec2:	6060      	str	r0, [r4, #4]
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	f000 f81b 	bl	8006f00 <__sfp>
 8006eca:	60a0      	str	r0, [r4, #8]
 8006ecc:	4620      	mov	r0, r4
 8006ece:	f000 f817 	bl	8006f00 <__sfp>
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	60e0      	str	r0, [r4, #12]
 8006ed6:	2104      	movs	r1, #4
 8006ed8:	6860      	ldr	r0, [r4, #4]
 8006eda:	f7ff ffa7 	bl	8006e2c <std.isra.0>
 8006ede:	2201      	movs	r2, #1
 8006ee0:	2109      	movs	r1, #9
 8006ee2:	68a0      	ldr	r0, [r4, #8]
 8006ee4:	f7ff ffa2 	bl	8006e2c <std.isra.0>
 8006ee8:	2202      	movs	r2, #2
 8006eea:	2112      	movs	r1, #18
 8006eec:	68e0      	ldr	r0, [r4, #12]
 8006eee:	f7ff ff9d 	bl	8006e2c <std.isra.0>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	61a3      	str	r3, [r4, #24]
 8006ef6:	bd10      	pop	{r4, pc}
 8006ef8:	08008474 	.word	0x08008474
 8006efc:	08006e21 	.word	0x08006e21

08006f00 <__sfp>:
 8006f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f02:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <__sfp+0x74>)
 8006f04:	681e      	ldr	r6, [r3, #0]
 8006f06:	69b3      	ldr	r3, [r6, #24]
 8006f08:	4607      	mov	r7, r0
 8006f0a:	b913      	cbnz	r3, 8006f12 <__sfp+0x12>
 8006f0c:	4630      	mov	r0, r6
 8006f0e:	f7ff ffc7 	bl	8006ea0 <__sinit>
 8006f12:	3648      	adds	r6, #72	; 0x48
 8006f14:	68b4      	ldr	r4, [r6, #8]
 8006f16:	6873      	ldr	r3, [r6, #4]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	d503      	bpl.n	8006f24 <__sfp+0x24>
 8006f1c:	6833      	ldr	r3, [r6, #0]
 8006f1e:	b133      	cbz	r3, 8006f2e <__sfp+0x2e>
 8006f20:	6836      	ldr	r6, [r6, #0]
 8006f22:	e7f7      	b.n	8006f14 <__sfp+0x14>
 8006f24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f28:	b16d      	cbz	r5, 8006f46 <__sfp+0x46>
 8006f2a:	3468      	adds	r4, #104	; 0x68
 8006f2c:	e7f4      	b.n	8006f18 <__sfp+0x18>
 8006f2e:	2104      	movs	r1, #4
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff ff9f 	bl	8006e74 <__sfmoreglue>
 8006f36:	6030      	str	r0, [r6, #0]
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d1f1      	bne.n	8006f20 <__sfp+0x20>
 8006f3c:	230c      	movs	r3, #12
 8006f3e:	603b      	str	r3, [r7, #0]
 8006f40:	4604      	mov	r4, r0
 8006f42:	4620      	mov	r0, r4
 8006f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f4a:	81e3      	strh	r3, [r4, #14]
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	81a3      	strh	r3, [r4, #12]
 8006f50:	6665      	str	r5, [r4, #100]	; 0x64
 8006f52:	6025      	str	r5, [r4, #0]
 8006f54:	60a5      	str	r5, [r4, #8]
 8006f56:	6065      	str	r5, [r4, #4]
 8006f58:	6125      	str	r5, [r4, #16]
 8006f5a:	6165      	str	r5, [r4, #20]
 8006f5c:	61a5      	str	r5, [r4, #24]
 8006f5e:	2208      	movs	r2, #8
 8006f60:	4629      	mov	r1, r5
 8006f62:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f66:	f7fe fb19 	bl	800559c <memset>
 8006f6a:	6365      	str	r5, [r4, #52]	; 0x34
 8006f6c:	63a5      	str	r5, [r4, #56]	; 0x38
 8006f6e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006f70:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006f72:	e7e6      	b.n	8006f42 <__sfp+0x42>
 8006f74:	08008474 	.word	0x08008474

08006f78 <_fwalk_reent>:
 8006f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f7c:	4680      	mov	r8, r0
 8006f7e:	4689      	mov	r9, r1
 8006f80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f84:	2600      	movs	r6, #0
 8006f86:	b914      	cbnz	r4, 8006f8e <_fwalk_reent+0x16>
 8006f88:	4630      	mov	r0, r6
 8006f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f8e:	68a5      	ldr	r5, [r4, #8]
 8006f90:	6867      	ldr	r7, [r4, #4]
 8006f92:	3f01      	subs	r7, #1
 8006f94:	d501      	bpl.n	8006f9a <_fwalk_reent+0x22>
 8006f96:	6824      	ldr	r4, [r4, #0]
 8006f98:	e7f5      	b.n	8006f86 <_fwalk_reent+0xe>
 8006f9a:	89ab      	ldrh	r3, [r5, #12]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d907      	bls.n	8006fb0 <_fwalk_reent+0x38>
 8006fa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	d003      	beq.n	8006fb0 <_fwalk_reent+0x38>
 8006fa8:	4629      	mov	r1, r5
 8006faa:	4640      	mov	r0, r8
 8006fac:	47c8      	blx	r9
 8006fae:	4306      	orrs	r6, r0
 8006fb0:	3568      	adds	r5, #104	; 0x68
 8006fb2:	e7ee      	b.n	8006f92 <_fwalk_reent+0x1a>

08006fb4 <_localeconv_r>:
 8006fb4:	4b04      	ldr	r3, [pc, #16]	; (8006fc8 <_localeconv_r+0x14>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6a18      	ldr	r0, [r3, #32]
 8006fba:	4b04      	ldr	r3, [pc, #16]	; (8006fcc <_localeconv_r+0x18>)
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	bf08      	it	eq
 8006fc0:	4618      	moveq	r0, r3
 8006fc2:	30f0      	adds	r0, #240	; 0xf0
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	2000000c 	.word	0x2000000c
 8006fcc:	20000070 	.word	0x20000070

08006fd0 <__swhatbuf_r>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	460e      	mov	r6, r1
 8006fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd8:	2900      	cmp	r1, #0
 8006fda:	b090      	sub	sp, #64	; 0x40
 8006fdc:	4614      	mov	r4, r2
 8006fde:	461d      	mov	r5, r3
 8006fe0:	da07      	bge.n	8006ff2 <__swhatbuf_r+0x22>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	602b      	str	r3, [r5, #0]
 8006fe6:	89b3      	ldrh	r3, [r6, #12]
 8006fe8:	061a      	lsls	r2, r3, #24
 8006fea:	d410      	bmi.n	800700e <__swhatbuf_r+0x3e>
 8006fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ff0:	e00e      	b.n	8007010 <__swhatbuf_r+0x40>
 8006ff2:	aa01      	add	r2, sp, #4
 8006ff4:	f000 fba2 	bl	800773c <_fstat_r>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	dbf2      	blt.n	8006fe2 <__swhatbuf_r+0x12>
 8006ffc:	9a02      	ldr	r2, [sp, #8]
 8006ffe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007002:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007006:	425a      	negs	r2, r3
 8007008:	415a      	adcs	r2, r3
 800700a:	602a      	str	r2, [r5, #0]
 800700c:	e7ee      	b.n	8006fec <__swhatbuf_r+0x1c>
 800700e:	2340      	movs	r3, #64	; 0x40
 8007010:	2000      	movs	r0, #0
 8007012:	6023      	str	r3, [r4, #0]
 8007014:	b010      	add	sp, #64	; 0x40
 8007016:	bd70      	pop	{r4, r5, r6, pc}

08007018 <__smakebuf_r>:
 8007018:	898b      	ldrh	r3, [r1, #12]
 800701a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800701c:	079d      	lsls	r5, r3, #30
 800701e:	4606      	mov	r6, r0
 8007020:	460c      	mov	r4, r1
 8007022:	d507      	bpl.n	8007034 <__smakebuf_r+0x1c>
 8007024:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	6123      	str	r3, [r4, #16]
 800702c:	2301      	movs	r3, #1
 800702e:	6163      	str	r3, [r4, #20]
 8007030:	b002      	add	sp, #8
 8007032:	bd70      	pop	{r4, r5, r6, pc}
 8007034:	ab01      	add	r3, sp, #4
 8007036:	466a      	mov	r2, sp
 8007038:	f7ff ffca 	bl	8006fd0 <__swhatbuf_r>
 800703c:	9900      	ldr	r1, [sp, #0]
 800703e:	4605      	mov	r5, r0
 8007040:	4630      	mov	r0, r6
 8007042:	f7fe fb01 	bl	8005648 <_malloc_r>
 8007046:	b948      	cbnz	r0, 800705c <__smakebuf_r+0x44>
 8007048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800704c:	059a      	lsls	r2, r3, #22
 800704e:	d4ef      	bmi.n	8007030 <__smakebuf_r+0x18>
 8007050:	f023 0303 	bic.w	r3, r3, #3
 8007054:	f043 0302 	orr.w	r3, r3, #2
 8007058:	81a3      	strh	r3, [r4, #12]
 800705a:	e7e3      	b.n	8007024 <__smakebuf_r+0xc>
 800705c:	4b0d      	ldr	r3, [pc, #52]	; (8007094 <__smakebuf_r+0x7c>)
 800705e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007060:	89a3      	ldrh	r3, [r4, #12]
 8007062:	6020      	str	r0, [r4, #0]
 8007064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007068:	81a3      	strh	r3, [r4, #12]
 800706a:	9b00      	ldr	r3, [sp, #0]
 800706c:	6163      	str	r3, [r4, #20]
 800706e:	9b01      	ldr	r3, [sp, #4]
 8007070:	6120      	str	r0, [r4, #16]
 8007072:	b15b      	cbz	r3, 800708c <__smakebuf_r+0x74>
 8007074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007078:	4630      	mov	r0, r6
 800707a:	f000 fb71 	bl	8007760 <_isatty_r>
 800707e:	b128      	cbz	r0, 800708c <__smakebuf_r+0x74>
 8007080:	89a3      	ldrh	r3, [r4, #12]
 8007082:	f023 0303 	bic.w	r3, r3, #3
 8007086:	f043 0301 	orr.w	r3, r3, #1
 800708a:	81a3      	strh	r3, [r4, #12]
 800708c:	89a3      	ldrh	r3, [r4, #12]
 800708e:	431d      	orrs	r5, r3
 8007090:	81a5      	strh	r5, [r4, #12]
 8007092:	e7cd      	b.n	8007030 <__smakebuf_r+0x18>
 8007094:	08006e21 	.word	0x08006e21

08007098 <memcpy>:
 8007098:	b510      	push	{r4, lr}
 800709a:	1e43      	subs	r3, r0, #1
 800709c:	440a      	add	r2, r1
 800709e:	4291      	cmp	r1, r2
 80070a0:	d100      	bne.n	80070a4 <memcpy+0xc>
 80070a2:	bd10      	pop	{r4, pc}
 80070a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070ac:	e7f7      	b.n	800709e <memcpy+0x6>

080070ae <__malloc_lock>:
 80070ae:	4770      	bx	lr

080070b0 <__malloc_unlock>:
 80070b0:	4770      	bx	lr

080070b2 <_Balloc>:
 80070b2:	b570      	push	{r4, r5, r6, lr}
 80070b4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070b6:	4604      	mov	r4, r0
 80070b8:	460e      	mov	r6, r1
 80070ba:	b93d      	cbnz	r5, 80070cc <_Balloc+0x1a>
 80070bc:	2010      	movs	r0, #16
 80070be:	f7fe fa65 	bl	800558c <malloc>
 80070c2:	6260      	str	r0, [r4, #36]	; 0x24
 80070c4:	6045      	str	r5, [r0, #4]
 80070c6:	6085      	str	r5, [r0, #8]
 80070c8:	6005      	str	r5, [r0, #0]
 80070ca:	60c5      	str	r5, [r0, #12]
 80070cc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80070ce:	68eb      	ldr	r3, [r5, #12]
 80070d0:	b183      	cbz	r3, 80070f4 <_Balloc+0x42>
 80070d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80070da:	b9b8      	cbnz	r0, 800710c <_Balloc+0x5a>
 80070dc:	2101      	movs	r1, #1
 80070de:	fa01 f506 	lsl.w	r5, r1, r6
 80070e2:	1d6a      	adds	r2, r5, #5
 80070e4:	0092      	lsls	r2, r2, #2
 80070e6:	4620      	mov	r0, r4
 80070e8:	f000 fab4 	bl	8007654 <_calloc_r>
 80070ec:	b160      	cbz	r0, 8007108 <_Balloc+0x56>
 80070ee:	6046      	str	r6, [r0, #4]
 80070f0:	6085      	str	r5, [r0, #8]
 80070f2:	e00e      	b.n	8007112 <_Balloc+0x60>
 80070f4:	2221      	movs	r2, #33	; 0x21
 80070f6:	2104      	movs	r1, #4
 80070f8:	4620      	mov	r0, r4
 80070fa:	f000 faab 	bl	8007654 <_calloc_r>
 80070fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007100:	60e8      	str	r0, [r5, #12]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1e4      	bne.n	80070d2 <_Balloc+0x20>
 8007108:	2000      	movs	r0, #0
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	6802      	ldr	r2, [r0, #0]
 800710e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007112:	2300      	movs	r3, #0
 8007114:	6103      	str	r3, [r0, #16]
 8007116:	60c3      	str	r3, [r0, #12]
 8007118:	bd70      	pop	{r4, r5, r6, pc}

0800711a <_Bfree>:
 800711a:	b570      	push	{r4, r5, r6, lr}
 800711c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800711e:	4606      	mov	r6, r0
 8007120:	460d      	mov	r5, r1
 8007122:	b93c      	cbnz	r4, 8007134 <_Bfree+0x1a>
 8007124:	2010      	movs	r0, #16
 8007126:	f7fe fa31 	bl	800558c <malloc>
 800712a:	6270      	str	r0, [r6, #36]	; 0x24
 800712c:	6044      	str	r4, [r0, #4]
 800712e:	6084      	str	r4, [r0, #8]
 8007130:	6004      	str	r4, [r0, #0]
 8007132:	60c4      	str	r4, [r0, #12]
 8007134:	b13d      	cbz	r5, 8007146 <_Bfree+0x2c>
 8007136:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007138:	686a      	ldr	r2, [r5, #4]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007140:	6029      	str	r1, [r5, #0]
 8007142:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007146:	bd70      	pop	{r4, r5, r6, pc}

08007148 <__multadd>:
 8007148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800714c:	690d      	ldr	r5, [r1, #16]
 800714e:	461f      	mov	r7, r3
 8007150:	4606      	mov	r6, r0
 8007152:	460c      	mov	r4, r1
 8007154:	f101 0e14 	add.w	lr, r1, #20
 8007158:	2300      	movs	r3, #0
 800715a:	f8de 0000 	ldr.w	r0, [lr]
 800715e:	b281      	uxth	r1, r0
 8007160:	fb02 7101 	mla	r1, r2, r1, r7
 8007164:	0c0f      	lsrs	r7, r1, #16
 8007166:	0c00      	lsrs	r0, r0, #16
 8007168:	fb02 7000 	mla	r0, r2, r0, r7
 800716c:	b289      	uxth	r1, r1
 800716e:	3301      	adds	r3, #1
 8007170:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007174:	429d      	cmp	r5, r3
 8007176:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800717a:	f84e 1b04 	str.w	r1, [lr], #4
 800717e:	dcec      	bgt.n	800715a <__multadd+0x12>
 8007180:	b1d7      	cbz	r7, 80071b8 <__multadd+0x70>
 8007182:	68a3      	ldr	r3, [r4, #8]
 8007184:	429d      	cmp	r5, r3
 8007186:	db12      	blt.n	80071ae <__multadd+0x66>
 8007188:	6861      	ldr	r1, [r4, #4]
 800718a:	4630      	mov	r0, r6
 800718c:	3101      	adds	r1, #1
 800718e:	f7ff ff90 	bl	80070b2 <_Balloc>
 8007192:	6922      	ldr	r2, [r4, #16]
 8007194:	3202      	adds	r2, #2
 8007196:	f104 010c 	add.w	r1, r4, #12
 800719a:	4680      	mov	r8, r0
 800719c:	0092      	lsls	r2, r2, #2
 800719e:	300c      	adds	r0, #12
 80071a0:	f7ff ff7a 	bl	8007098 <memcpy>
 80071a4:	4621      	mov	r1, r4
 80071a6:	4630      	mov	r0, r6
 80071a8:	f7ff ffb7 	bl	800711a <_Bfree>
 80071ac:	4644      	mov	r4, r8
 80071ae:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80071b2:	3501      	adds	r5, #1
 80071b4:	615f      	str	r7, [r3, #20]
 80071b6:	6125      	str	r5, [r4, #16]
 80071b8:	4620      	mov	r0, r4
 80071ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080071be <__hi0bits>:
 80071be:	0c02      	lsrs	r2, r0, #16
 80071c0:	0412      	lsls	r2, r2, #16
 80071c2:	4603      	mov	r3, r0
 80071c4:	b9b2      	cbnz	r2, 80071f4 <__hi0bits+0x36>
 80071c6:	0403      	lsls	r3, r0, #16
 80071c8:	2010      	movs	r0, #16
 80071ca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80071ce:	bf04      	itt	eq
 80071d0:	021b      	lsleq	r3, r3, #8
 80071d2:	3008      	addeq	r0, #8
 80071d4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80071d8:	bf04      	itt	eq
 80071da:	011b      	lsleq	r3, r3, #4
 80071dc:	3004      	addeq	r0, #4
 80071de:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80071e2:	bf04      	itt	eq
 80071e4:	009b      	lsleq	r3, r3, #2
 80071e6:	3002      	addeq	r0, #2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	db06      	blt.n	80071fa <__hi0bits+0x3c>
 80071ec:	005b      	lsls	r3, r3, #1
 80071ee:	d503      	bpl.n	80071f8 <__hi0bits+0x3a>
 80071f0:	3001      	adds	r0, #1
 80071f2:	4770      	bx	lr
 80071f4:	2000      	movs	r0, #0
 80071f6:	e7e8      	b.n	80071ca <__hi0bits+0xc>
 80071f8:	2020      	movs	r0, #32
 80071fa:	4770      	bx	lr

080071fc <__lo0bits>:
 80071fc:	6803      	ldr	r3, [r0, #0]
 80071fe:	f013 0207 	ands.w	r2, r3, #7
 8007202:	4601      	mov	r1, r0
 8007204:	d00b      	beq.n	800721e <__lo0bits+0x22>
 8007206:	07da      	lsls	r2, r3, #31
 8007208:	d423      	bmi.n	8007252 <__lo0bits+0x56>
 800720a:	0798      	lsls	r0, r3, #30
 800720c:	bf49      	itett	mi
 800720e:	085b      	lsrmi	r3, r3, #1
 8007210:	089b      	lsrpl	r3, r3, #2
 8007212:	2001      	movmi	r0, #1
 8007214:	600b      	strmi	r3, [r1, #0]
 8007216:	bf5c      	itt	pl
 8007218:	600b      	strpl	r3, [r1, #0]
 800721a:	2002      	movpl	r0, #2
 800721c:	4770      	bx	lr
 800721e:	b298      	uxth	r0, r3
 8007220:	b9a8      	cbnz	r0, 800724e <__lo0bits+0x52>
 8007222:	0c1b      	lsrs	r3, r3, #16
 8007224:	2010      	movs	r0, #16
 8007226:	f013 0fff 	tst.w	r3, #255	; 0xff
 800722a:	bf04      	itt	eq
 800722c:	0a1b      	lsreq	r3, r3, #8
 800722e:	3008      	addeq	r0, #8
 8007230:	071a      	lsls	r2, r3, #28
 8007232:	bf04      	itt	eq
 8007234:	091b      	lsreq	r3, r3, #4
 8007236:	3004      	addeq	r0, #4
 8007238:	079a      	lsls	r2, r3, #30
 800723a:	bf04      	itt	eq
 800723c:	089b      	lsreq	r3, r3, #2
 800723e:	3002      	addeq	r0, #2
 8007240:	07da      	lsls	r2, r3, #31
 8007242:	d402      	bmi.n	800724a <__lo0bits+0x4e>
 8007244:	085b      	lsrs	r3, r3, #1
 8007246:	d006      	beq.n	8007256 <__lo0bits+0x5a>
 8007248:	3001      	adds	r0, #1
 800724a:	600b      	str	r3, [r1, #0]
 800724c:	4770      	bx	lr
 800724e:	4610      	mov	r0, r2
 8007250:	e7e9      	b.n	8007226 <__lo0bits+0x2a>
 8007252:	2000      	movs	r0, #0
 8007254:	4770      	bx	lr
 8007256:	2020      	movs	r0, #32
 8007258:	4770      	bx	lr

0800725a <__i2b>:
 800725a:	b510      	push	{r4, lr}
 800725c:	460c      	mov	r4, r1
 800725e:	2101      	movs	r1, #1
 8007260:	f7ff ff27 	bl	80070b2 <_Balloc>
 8007264:	2201      	movs	r2, #1
 8007266:	6144      	str	r4, [r0, #20]
 8007268:	6102      	str	r2, [r0, #16]
 800726a:	bd10      	pop	{r4, pc}

0800726c <__multiply>:
 800726c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007270:	4614      	mov	r4, r2
 8007272:	690a      	ldr	r2, [r1, #16]
 8007274:	6923      	ldr	r3, [r4, #16]
 8007276:	429a      	cmp	r2, r3
 8007278:	bfb8      	it	lt
 800727a:	460b      	movlt	r3, r1
 800727c:	4689      	mov	r9, r1
 800727e:	bfbc      	itt	lt
 8007280:	46a1      	movlt	r9, r4
 8007282:	461c      	movlt	r4, r3
 8007284:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007288:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800728c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007290:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007294:	eb07 060a 	add.w	r6, r7, sl
 8007298:	429e      	cmp	r6, r3
 800729a:	bfc8      	it	gt
 800729c:	3101      	addgt	r1, #1
 800729e:	f7ff ff08 	bl	80070b2 <_Balloc>
 80072a2:	f100 0514 	add.w	r5, r0, #20
 80072a6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80072aa:	462b      	mov	r3, r5
 80072ac:	2200      	movs	r2, #0
 80072ae:	4543      	cmp	r3, r8
 80072b0:	d316      	bcc.n	80072e0 <__multiply+0x74>
 80072b2:	f104 0214 	add.w	r2, r4, #20
 80072b6:	f109 0114 	add.w	r1, r9, #20
 80072ba:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80072be:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80072c2:	9301      	str	r3, [sp, #4]
 80072c4:	9c01      	ldr	r4, [sp, #4]
 80072c6:	4294      	cmp	r4, r2
 80072c8:	4613      	mov	r3, r2
 80072ca:	d80c      	bhi.n	80072e6 <__multiply+0x7a>
 80072cc:	2e00      	cmp	r6, #0
 80072ce:	dd03      	ble.n	80072d8 <__multiply+0x6c>
 80072d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d054      	beq.n	8007382 <__multiply+0x116>
 80072d8:	6106      	str	r6, [r0, #16]
 80072da:	b003      	add	sp, #12
 80072dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e0:	f843 2b04 	str.w	r2, [r3], #4
 80072e4:	e7e3      	b.n	80072ae <__multiply+0x42>
 80072e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80072ea:	3204      	adds	r2, #4
 80072ec:	f1ba 0f00 	cmp.w	sl, #0
 80072f0:	d020      	beq.n	8007334 <__multiply+0xc8>
 80072f2:	46ae      	mov	lr, r5
 80072f4:	4689      	mov	r9, r1
 80072f6:	f04f 0c00 	mov.w	ip, #0
 80072fa:	f859 4b04 	ldr.w	r4, [r9], #4
 80072fe:	f8be b000 	ldrh.w	fp, [lr]
 8007302:	b2a3      	uxth	r3, r4
 8007304:	fb0a b303 	mla	r3, sl, r3, fp
 8007308:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800730c:	f8de 4000 	ldr.w	r4, [lr]
 8007310:	4463      	add	r3, ip
 8007312:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007316:	fb0a c40b 	mla	r4, sl, fp, ip
 800731a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800731e:	b29b      	uxth	r3, r3
 8007320:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007324:	454f      	cmp	r7, r9
 8007326:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800732a:	f84e 3b04 	str.w	r3, [lr], #4
 800732e:	d8e4      	bhi.n	80072fa <__multiply+0x8e>
 8007330:	f8ce c000 	str.w	ip, [lr]
 8007334:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007338:	f1b9 0f00 	cmp.w	r9, #0
 800733c:	d01f      	beq.n	800737e <__multiply+0x112>
 800733e:	682b      	ldr	r3, [r5, #0]
 8007340:	46ae      	mov	lr, r5
 8007342:	468c      	mov	ip, r1
 8007344:	f04f 0a00 	mov.w	sl, #0
 8007348:	f8bc 4000 	ldrh.w	r4, [ip]
 800734c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007350:	fb09 b404 	mla	r4, r9, r4, fp
 8007354:	44a2      	add	sl, r4
 8007356:	b29b      	uxth	r3, r3
 8007358:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800735c:	f84e 3b04 	str.w	r3, [lr], #4
 8007360:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007364:	f8be 4000 	ldrh.w	r4, [lr]
 8007368:	0c1b      	lsrs	r3, r3, #16
 800736a:	fb09 4303 	mla	r3, r9, r3, r4
 800736e:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007372:	4567      	cmp	r7, ip
 8007374:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007378:	d8e6      	bhi.n	8007348 <__multiply+0xdc>
 800737a:	f8ce 3000 	str.w	r3, [lr]
 800737e:	3504      	adds	r5, #4
 8007380:	e7a0      	b.n	80072c4 <__multiply+0x58>
 8007382:	3e01      	subs	r6, #1
 8007384:	e7a2      	b.n	80072cc <__multiply+0x60>
	...

08007388 <__pow5mult>:
 8007388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800738c:	4615      	mov	r5, r2
 800738e:	f012 0203 	ands.w	r2, r2, #3
 8007392:	4606      	mov	r6, r0
 8007394:	460f      	mov	r7, r1
 8007396:	d007      	beq.n	80073a8 <__pow5mult+0x20>
 8007398:	3a01      	subs	r2, #1
 800739a:	4c21      	ldr	r4, [pc, #132]	; (8007420 <__pow5mult+0x98>)
 800739c:	2300      	movs	r3, #0
 800739e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073a2:	f7ff fed1 	bl	8007148 <__multadd>
 80073a6:	4607      	mov	r7, r0
 80073a8:	10ad      	asrs	r5, r5, #2
 80073aa:	d035      	beq.n	8007418 <__pow5mult+0x90>
 80073ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80073ae:	b93c      	cbnz	r4, 80073c0 <__pow5mult+0x38>
 80073b0:	2010      	movs	r0, #16
 80073b2:	f7fe f8eb 	bl	800558c <malloc>
 80073b6:	6270      	str	r0, [r6, #36]	; 0x24
 80073b8:	6044      	str	r4, [r0, #4]
 80073ba:	6084      	str	r4, [r0, #8]
 80073bc:	6004      	str	r4, [r0, #0]
 80073be:	60c4      	str	r4, [r0, #12]
 80073c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073c8:	b94c      	cbnz	r4, 80073de <__pow5mult+0x56>
 80073ca:	f240 2171 	movw	r1, #625	; 0x271
 80073ce:	4630      	mov	r0, r6
 80073d0:	f7ff ff43 	bl	800725a <__i2b>
 80073d4:	2300      	movs	r3, #0
 80073d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80073da:	4604      	mov	r4, r0
 80073dc:	6003      	str	r3, [r0, #0]
 80073de:	f04f 0800 	mov.w	r8, #0
 80073e2:	07eb      	lsls	r3, r5, #31
 80073e4:	d50a      	bpl.n	80073fc <__pow5mult+0x74>
 80073e6:	4639      	mov	r1, r7
 80073e8:	4622      	mov	r2, r4
 80073ea:	4630      	mov	r0, r6
 80073ec:	f7ff ff3e 	bl	800726c <__multiply>
 80073f0:	4639      	mov	r1, r7
 80073f2:	4681      	mov	r9, r0
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7ff fe90 	bl	800711a <_Bfree>
 80073fa:	464f      	mov	r7, r9
 80073fc:	106d      	asrs	r5, r5, #1
 80073fe:	d00b      	beq.n	8007418 <__pow5mult+0x90>
 8007400:	6820      	ldr	r0, [r4, #0]
 8007402:	b938      	cbnz	r0, 8007414 <__pow5mult+0x8c>
 8007404:	4622      	mov	r2, r4
 8007406:	4621      	mov	r1, r4
 8007408:	4630      	mov	r0, r6
 800740a:	f7ff ff2f 	bl	800726c <__multiply>
 800740e:	6020      	str	r0, [r4, #0]
 8007410:	f8c0 8000 	str.w	r8, [r0]
 8007414:	4604      	mov	r4, r0
 8007416:	e7e4      	b.n	80073e2 <__pow5mult+0x5a>
 8007418:	4638      	mov	r0, r7
 800741a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800741e:	bf00      	nop
 8007420:	080085e8 	.word	0x080085e8

08007424 <__lshift>:
 8007424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007428:	460c      	mov	r4, r1
 800742a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800742e:	6923      	ldr	r3, [r4, #16]
 8007430:	6849      	ldr	r1, [r1, #4]
 8007432:	eb0a 0903 	add.w	r9, sl, r3
 8007436:	68a3      	ldr	r3, [r4, #8]
 8007438:	4607      	mov	r7, r0
 800743a:	4616      	mov	r6, r2
 800743c:	f109 0501 	add.w	r5, r9, #1
 8007440:	42ab      	cmp	r3, r5
 8007442:	db31      	blt.n	80074a8 <__lshift+0x84>
 8007444:	4638      	mov	r0, r7
 8007446:	f7ff fe34 	bl	80070b2 <_Balloc>
 800744a:	2200      	movs	r2, #0
 800744c:	4680      	mov	r8, r0
 800744e:	f100 0314 	add.w	r3, r0, #20
 8007452:	4611      	mov	r1, r2
 8007454:	4552      	cmp	r2, sl
 8007456:	db2a      	blt.n	80074ae <__lshift+0x8a>
 8007458:	6920      	ldr	r0, [r4, #16]
 800745a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800745e:	f104 0114 	add.w	r1, r4, #20
 8007462:	f016 021f 	ands.w	r2, r6, #31
 8007466:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800746a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800746e:	d022      	beq.n	80074b6 <__lshift+0x92>
 8007470:	f1c2 0c20 	rsb	ip, r2, #32
 8007474:	2000      	movs	r0, #0
 8007476:	680e      	ldr	r6, [r1, #0]
 8007478:	4096      	lsls	r6, r2
 800747a:	4330      	orrs	r0, r6
 800747c:	f843 0b04 	str.w	r0, [r3], #4
 8007480:	f851 0b04 	ldr.w	r0, [r1], #4
 8007484:	458e      	cmp	lr, r1
 8007486:	fa20 f00c 	lsr.w	r0, r0, ip
 800748a:	d8f4      	bhi.n	8007476 <__lshift+0x52>
 800748c:	6018      	str	r0, [r3, #0]
 800748e:	b108      	cbz	r0, 8007494 <__lshift+0x70>
 8007490:	f109 0502 	add.w	r5, r9, #2
 8007494:	3d01      	subs	r5, #1
 8007496:	4638      	mov	r0, r7
 8007498:	f8c8 5010 	str.w	r5, [r8, #16]
 800749c:	4621      	mov	r1, r4
 800749e:	f7ff fe3c 	bl	800711a <_Bfree>
 80074a2:	4640      	mov	r0, r8
 80074a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a8:	3101      	adds	r1, #1
 80074aa:	005b      	lsls	r3, r3, #1
 80074ac:	e7c8      	b.n	8007440 <__lshift+0x1c>
 80074ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80074b2:	3201      	adds	r2, #1
 80074b4:	e7ce      	b.n	8007454 <__lshift+0x30>
 80074b6:	3b04      	subs	r3, #4
 80074b8:	f851 2b04 	ldr.w	r2, [r1], #4
 80074bc:	f843 2f04 	str.w	r2, [r3, #4]!
 80074c0:	458e      	cmp	lr, r1
 80074c2:	d8f9      	bhi.n	80074b8 <__lshift+0x94>
 80074c4:	e7e6      	b.n	8007494 <__lshift+0x70>

080074c6 <__mcmp>:
 80074c6:	6903      	ldr	r3, [r0, #16]
 80074c8:	690a      	ldr	r2, [r1, #16]
 80074ca:	1a9b      	subs	r3, r3, r2
 80074cc:	b530      	push	{r4, r5, lr}
 80074ce:	d10c      	bne.n	80074ea <__mcmp+0x24>
 80074d0:	0092      	lsls	r2, r2, #2
 80074d2:	3014      	adds	r0, #20
 80074d4:	3114      	adds	r1, #20
 80074d6:	1884      	adds	r4, r0, r2
 80074d8:	4411      	add	r1, r2
 80074da:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80074de:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80074e2:	4295      	cmp	r5, r2
 80074e4:	d003      	beq.n	80074ee <__mcmp+0x28>
 80074e6:	d305      	bcc.n	80074f4 <__mcmp+0x2e>
 80074e8:	2301      	movs	r3, #1
 80074ea:	4618      	mov	r0, r3
 80074ec:	bd30      	pop	{r4, r5, pc}
 80074ee:	42a0      	cmp	r0, r4
 80074f0:	d3f3      	bcc.n	80074da <__mcmp+0x14>
 80074f2:	e7fa      	b.n	80074ea <__mcmp+0x24>
 80074f4:	f04f 33ff 	mov.w	r3, #4294967295
 80074f8:	e7f7      	b.n	80074ea <__mcmp+0x24>

080074fa <__mdiff>:
 80074fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074fe:	460d      	mov	r5, r1
 8007500:	4607      	mov	r7, r0
 8007502:	4611      	mov	r1, r2
 8007504:	4628      	mov	r0, r5
 8007506:	4614      	mov	r4, r2
 8007508:	f7ff ffdd 	bl	80074c6 <__mcmp>
 800750c:	1e06      	subs	r6, r0, #0
 800750e:	d108      	bne.n	8007522 <__mdiff+0x28>
 8007510:	4631      	mov	r1, r6
 8007512:	4638      	mov	r0, r7
 8007514:	f7ff fdcd 	bl	80070b2 <_Balloc>
 8007518:	2301      	movs	r3, #1
 800751a:	6103      	str	r3, [r0, #16]
 800751c:	6146      	str	r6, [r0, #20]
 800751e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007522:	bfa4      	itt	ge
 8007524:	4623      	movge	r3, r4
 8007526:	462c      	movge	r4, r5
 8007528:	4638      	mov	r0, r7
 800752a:	6861      	ldr	r1, [r4, #4]
 800752c:	bfa6      	itte	ge
 800752e:	461d      	movge	r5, r3
 8007530:	2600      	movge	r6, #0
 8007532:	2601      	movlt	r6, #1
 8007534:	f7ff fdbd 	bl	80070b2 <_Balloc>
 8007538:	692b      	ldr	r3, [r5, #16]
 800753a:	60c6      	str	r6, [r0, #12]
 800753c:	6926      	ldr	r6, [r4, #16]
 800753e:	f105 0914 	add.w	r9, r5, #20
 8007542:	f104 0214 	add.w	r2, r4, #20
 8007546:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800754a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800754e:	f100 0514 	add.w	r5, r0, #20
 8007552:	f04f 0c00 	mov.w	ip, #0
 8007556:	f852 ab04 	ldr.w	sl, [r2], #4
 800755a:	f859 4b04 	ldr.w	r4, [r9], #4
 800755e:	fa1c f18a 	uxtah	r1, ip, sl
 8007562:	b2a3      	uxth	r3, r4
 8007564:	1ac9      	subs	r1, r1, r3
 8007566:	0c23      	lsrs	r3, r4, #16
 8007568:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800756c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007570:	b289      	uxth	r1, r1
 8007572:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007576:	45c8      	cmp	r8, r9
 8007578:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800757c:	4696      	mov	lr, r2
 800757e:	f845 3b04 	str.w	r3, [r5], #4
 8007582:	d8e8      	bhi.n	8007556 <__mdiff+0x5c>
 8007584:	45be      	cmp	lr, r7
 8007586:	d305      	bcc.n	8007594 <__mdiff+0x9a>
 8007588:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800758c:	b18b      	cbz	r3, 80075b2 <__mdiff+0xb8>
 800758e:	6106      	str	r6, [r0, #16]
 8007590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007594:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007598:	fa1c f381 	uxtah	r3, ip, r1
 800759c:	141a      	asrs	r2, r3, #16
 800759e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075ac:	f845 3b04 	str.w	r3, [r5], #4
 80075b0:	e7e8      	b.n	8007584 <__mdiff+0x8a>
 80075b2:	3e01      	subs	r6, #1
 80075b4:	e7e8      	b.n	8007588 <__mdiff+0x8e>

080075b6 <__d2b>:
 80075b6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075ba:	460e      	mov	r6, r1
 80075bc:	2101      	movs	r1, #1
 80075be:	ec59 8b10 	vmov	r8, r9, d0
 80075c2:	4615      	mov	r5, r2
 80075c4:	f7ff fd75 	bl	80070b2 <_Balloc>
 80075c8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80075cc:	4607      	mov	r7, r0
 80075ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075d2:	bb34      	cbnz	r4, 8007622 <__d2b+0x6c>
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	f1b8 0f00 	cmp.w	r8, #0
 80075da:	d027      	beq.n	800762c <__d2b+0x76>
 80075dc:	a802      	add	r0, sp, #8
 80075de:	f840 8d08 	str.w	r8, [r0, #-8]!
 80075e2:	f7ff fe0b 	bl	80071fc <__lo0bits>
 80075e6:	9900      	ldr	r1, [sp, #0]
 80075e8:	b1f0      	cbz	r0, 8007628 <__d2b+0x72>
 80075ea:	9a01      	ldr	r2, [sp, #4]
 80075ec:	f1c0 0320 	rsb	r3, r0, #32
 80075f0:	fa02 f303 	lsl.w	r3, r2, r3
 80075f4:	430b      	orrs	r3, r1
 80075f6:	40c2      	lsrs	r2, r0
 80075f8:	617b      	str	r3, [r7, #20]
 80075fa:	9201      	str	r2, [sp, #4]
 80075fc:	9b01      	ldr	r3, [sp, #4]
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	2b00      	cmp	r3, #0
 8007602:	bf14      	ite	ne
 8007604:	2102      	movne	r1, #2
 8007606:	2101      	moveq	r1, #1
 8007608:	6139      	str	r1, [r7, #16]
 800760a:	b1c4      	cbz	r4, 800763e <__d2b+0x88>
 800760c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007610:	4404      	add	r4, r0
 8007612:	6034      	str	r4, [r6, #0]
 8007614:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007618:	6028      	str	r0, [r5, #0]
 800761a:	4638      	mov	r0, r7
 800761c:	b003      	add	sp, #12
 800761e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007626:	e7d5      	b.n	80075d4 <__d2b+0x1e>
 8007628:	6179      	str	r1, [r7, #20]
 800762a:	e7e7      	b.n	80075fc <__d2b+0x46>
 800762c:	a801      	add	r0, sp, #4
 800762e:	f7ff fde5 	bl	80071fc <__lo0bits>
 8007632:	9b01      	ldr	r3, [sp, #4]
 8007634:	617b      	str	r3, [r7, #20]
 8007636:	2101      	movs	r1, #1
 8007638:	6139      	str	r1, [r7, #16]
 800763a:	3020      	adds	r0, #32
 800763c:	e7e5      	b.n	800760a <__d2b+0x54>
 800763e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007642:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007646:	6030      	str	r0, [r6, #0]
 8007648:	6918      	ldr	r0, [r3, #16]
 800764a:	f7ff fdb8 	bl	80071be <__hi0bits>
 800764e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007652:	e7e1      	b.n	8007618 <__d2b+0x62>

08007654 <_calloc_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	fb02 f401 	mul.w	r4, r2, r1
 800765a:	4621      	mov	r1, r4
 800765c:	f7fd fff4 	bl	8005648 <_malloc_r>
 8007660:	4605      	mov	r5, r0
 8007662:	b118      	cbz	r0, 800766c <_calloc_r+0x18>
 8007664:	4622      	mov	r2, r4
 8007666:	2100      	movs	r1, #0
 8007668:	f7fd ff98 	bl	800559c <memset>
 800766c:	4628      	mov	r0, r5
 800766e:	bd38      	pop	{r3, r4, r5, pc}

08007670 <__sread>:
 8007670:	b510      	push	{r4, lr}
 8007672:	460c      	mov	r4, r1
 8007674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007678:	f000 f8a6 	bl	80077c8 <_read_r>
 800767c:	2800      	cmp	r0, #0
 800767e:	bfab      	itete	ge
 8007680:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007682:	89a3      	ldrhlt	r3, [r4, #12]
 8007684:	181b      	addge	r3, r3, r0
 8007686:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800768a:	bfac      	ite	ge
 800768c:	6563      	strge	r3, [r4, #84]	; 0x54
 800768e:	81a3      	strhlt	r3, [r4, #12]
 8007690:	bd10      	pop	{r4, pc}

08007692 <__swrite>:
 8007692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007696:	461f      	mov	r7, r3
 8007698:	898b      	ldrh	r3, [r1, #12]
 800769a:	05db      	lsls	r3, r3, #23
 800769c:	4605      	mov	r5, r0
 800769e:	460c      	mov	r4, r1
 80076a0:	4616      	mov	r6, r2
 80076a2:	d505      	bpl.n	80076b0 <__swrite+0x1e>
 80076a4:	2302      	movs	r3, #2
 80076a6:	2200      	movs	r2, #0
 80076a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ac:	f000 f868 	bl	8007780 <_lseek_r>
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076ba:	81a3      	strh	r3, [r4, #12]
 80076bc:	4632      	mov	r2, r6
 80076be:	463b      	mov	r3, r7
 80076c0:	4628      	mov	r0, r5
 80076c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076c6:	f000 b817 	b.w	80076f8 <_write_r>

080076ca <__sseek>:
 80076ca:	b510      	push	{r4, lr}
 80076cc:	460c      	mov	r4, r1
 80076ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d2:	f000 f855 	bl	8007780 <_lseek_r>
 80076d6:	1c43      	adds	r3, r0, #1
 80076d8:	89a3      	ldrh	r3, [r4, #12]
 80076da:	bf15      	itete	ne
 80076dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80076de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80076e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80076e6:	81a3      	strheq	r3, [r4, #12]
 80076e8:	bf18      	it	ne
 80076ea:	81a3      	strhne	r3, [r4, #12]
 80076ec:	bd10      	pop	{r4, pc}

080076ee <__sclose>:
 80076ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076f2:	f000 b813 	b.w	800771c <_close_r>
	...

080076f8 <_write_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4c07      	ldr	r4, [pc, #28]	; (8007718 <_write_r+0x20>)
 80076fc:	4605      	mov	r5, r0
 80076fe:	4608      	mov	r0, r1
 8007700:	4611      	mov	r1, r2
 8007702:	2200      	movs	r2, #0
 8007704:	6022      	str	r2, [r4, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	f7fd f9c0 	bl	8004a8c <_write>
 800770c:	1c43      	adds	r3, r0, #1
 800770e:	d102      	bne.n	8007716 <_write_r+0x1e>
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	b103      	cbz	r3, 8007716 <_write_r+0x1e>
 8007714:	602b      	str	r3, [r5, #0]
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	200005b8 	.word	0x200005b8

0800771c <_close_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4c06      	ldr	r4, [pc, #24]	; (8007738 <_close_r+0x1c>)
 8007720:	2300      	movs	r3, #0
 8007722:	4605      	mov	r5, r0
 8007724:	4608      	mov	r0, r1
 8007726:	6023      	str	r3, [r4, #0]
 8007728:	f7fd f9d8 	bl	8004adc <_close>
 800772c:	1c43      	adds	r3, r0, #1
 800772e:	d102      	bne.n	8007736 <_close_r+0x1a>
 8007730:	6823      	ldr	r3, [r4, #0]
 8007732:	b103      	cbz	r3, 8007736 <_close_r+0x1a>
 8007734:	602b      	str	r3, [r5, #0]
 8007736:	bd38      	pop	{r3, r4, r5, pc}
 8007738:	200005b8 	.word	0x200005b8

0800773c <_fstat_r>:
 800773c:	b538      	push	{r3, r4, r5, lr}
 800773e:	4c07      	ldr	r4, [pc, #28]	; (800775c <_fstat_r+0x20>)
 8007740:	2300      	movs	r3, #0
 8007742:	4605      	mov	r5, r0
 8007744:	4608      	mov	r0, r1
 8007746:	4611      	mov	r1, r2
 8007748:	6023      	str	r3, [r4, #0]
 800774a:	f7fd f9ca 	bl	8004ae2 <_fstat>
 800774e:	1c43      	adds	r3, r0, #1
 8007750:	d102      	bne.n	8007758 <_fstat_r+0x1c>
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	b103      	cbz	r3, 8007758 <_fstat_r+0x1c>
 8007756:	602b      	str	r3, [r5, #0]
 8007758:	bd38      	pop	{r3, r4, r5, pc}
 800775a:	bf00      	nop
 800775c:	200005b8 	.word	0x200005b8

08007760 <_isatty_r>:
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	4c06      	ldr	r4, [pc, #24]	; (800777c <_isatty_r+0x1c>)
 8007764:	2300      	movs	r3, #0
 8007766:	4605      	mov	r5, r0
 8007768:	4608      	mov	r0, r1
 800776a:	6023      	str	r3, [r4, #0]
 800776c:	f7fd f9be 	bl	8004aec <_isatty>
 8007770:	1c43      	adds	r3, r0, #1
 8007772:	d102      	bne.n	800777a <_isatty_r+0x1a>
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	b103      	cbz	r3, 800777a <_isatty_r+0x1a>
 8007778:	602b      	str	r3, [r5, #0]
 800777a:	bd38      	pop	{r3, r4, r5, pc}
 800777c:	200005b8 	.word	0x200005b8

08007780 <_lseek_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4c07      	ldr	r4, [pc, #28]	; (80077a0 <_lseek_r+0x20>)
 8007784:	4605      	mov	r5, r0
 8007786:	4608      	mov	r0, r1
 8007788:	4611      	mov	r1, r2
 800778a:	2200      	movs	r2, #0
 800778c:	6022      	str	r2, [r4, #0]
 800778e:	461a      	mov	r2, r3
 8007790:	f7fd f9ae 	bl	8004af0 <_lseek>
 8007794:	1c43      	adds	r3, r0, #1
 8007796:	d102      	bne.n	800779e <_lseek_r+0x1e>
 8007798:	6823      	ldr	r3, [r4, #0]
 800779a:	b103      	cbz	r3, 800779e <_lseek_r+0x1e>
 800779c:	602b      	str	r3, [r5, #0]
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	200005b8 	.word	0x200005b8

080077a4 <__ascii_mbtowc>:
 80077a4:	b082      	sub	sp, #8
 80077a6:	b901      	cbnz	r1, 80077aa <__ascii_mbtowc+0x6>
 80077a8:	a901      	add	r1, sp, #4
 80077aa:	b142      	cbz	r2, 80077be <__ascii_mbtowc+0x1a>
 80077ac:	b14b      	cbz	r3, 80077c2 <__ascii_mbtowc+0x1e>
 80077ae:	7813      	ldrb	r3, [r2, #0]
 80077b0:	600b      	str	r3, [r1, #0]
 80077b2:	7812      	ldrb	r2, [r2, #0]
 80077b4:	1c10      	adds	r0, r2, #0
 80077b6:	bf18      	it	ne
 80077b8:	2001      	movne	r0, #1
 80077ba:	b002      	add	sp, #8
 80077bc:	4770      	bx	lr
 80077be:	4610      	mov	r0, r2
 80077c0:	e7fb      	b.n	80077ba <__ascii_mbtowc+0x16>
 80077c2:	f06f 0001 	mvn.w	r0, #1
 80077c6:	e7f8      	b.n	80077ba <__ascii_mbtowc+0x16>

080077c8 <_read_r>:
 80077c8:	b538      	push	{r3, r4, r5, lr}
 80077ca:	4c07      	ldr	r4, [pc, #28]	; (80077e8 <_read_r+0x20>)
 80077cc:	4605      	mov	r5, r0
 80077ce:	4608      	mov	r0, r1
 80077d0:	4611      	mov	r1, r2
 80077d2:	2200      	movs	r2, #0
 80077d4:	6022      	str	r2, [r4, #0]
 80077d6:	461a      	mov	r2, r3
 80077d8:	f7fd f94a 	bl	8004a70 <_read>
 80077dc:	1c43      	adds	r3, r0, #1
 80077de:	d102      	bne.n	80077e6 <_read_r+0x1e>
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	b103      	cbz	r3, 80077e6 <_read_r+0x1e>
 80077e4:	602b      	str	r3, [r5, #0]
 80077e6:	bd38      	pop	{r3, r4, r5, pc}
 80077e8:	200005b8 	.word	0x200005b8

080077ec <__ascii_wctomb>:
 80077ec:	b149      	cbz	r1, 8007802 <__ascii_wctomb+0x16>
 80077ee:	2aff      	cmp	r2, #255	; 0xff
 80077f0:	bf85      	ittet	hi
 80077f2:	238a      	movhi	r3, #138	; 0x8a
 80077f4:	6003      	strhi	r3, [r0, #0]
 80077f6:	700a      	strbls	r2, [r1, #0]
 80077f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80077fc:	bf98      	it	ls
 80077fe:	2001      	movls	r0, #1
 8007800:	4770      	bx	lr
 8007802:	4608      	mov	r0, r1
 8007804:	4770      	bx	lr
	...

08007808 <asin>:
 8007808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800780a:	ed2d 8b02 	vpush	{d8}
 800780e:	4e26      	ldr	r6, [pc, #152]	; (80078a8 <asin+0xa0>)
 8007810:	b08b      	sub	sp, #44	; 0x2c
 8007812:	ec55 4b10 	vmov	r4, r5, d0
 8007816:	f000 f8ab 	bl	8007970 <__ieee754_asin>
 800781a:	f996 3000 	ldrsb.w	r3, [r6]
 800781e:	eeb0 8a40 	vmov.f32	s16, s0
 8007822:	eef0 8a60 	vmov.f32	s17, s1
 8007826:	3301      	adds	r3, #1
 8007828:	d036      	beq.n	8007898 <asin+0x90>
 800782a:	4622      	mov	r2, r4
 800782c:	462b      	mov	r3, r5
 800782e:	4620      	mov	r0, r4
 8007830:	4629      	mov	r1, r5
 8007832:	f7f9 f923 	bl	8000a7c <__aeabi_dcmpun>
 8007836:	4607      	mov	r7, r0
 8007838:	bb70      	cbnz	r0, 8007898 <asin+0x90>
 800783a:	ec45 4b10 	vmov	d0, r4, r5
 800783e:	f000 fdd7 	bl	80083f0 <fabs>
 8007842:	2200      	movs	r2, #0
 8007844:	4b19      	ldr	r3, [pc, #100]	; (80078ac <asin+0xa4>)
 8007846:	ec51 0b10 	vmov	r0, r1, d0
 800784a:	f7f9 f90d 	bl	8000a68 <__aeabi_dcmpgt>
 800784e:	b318      	cbz	r0, 8007898 <asin+0x90>
 8007850:	2301      	movs	r3, #1
 8007852:	9300      	str	r3, [sp, #0]
 8007854:	4816      	ldr	r0, [pc, #88]	; (80078b0 <asin+0xa8>)
 8007856:	4b17      	ldr	r3, [pc, #92]	; (80078b4 <asin+0xac>)
 8007858:	9301      	str	r3, [sp, #4]
 800785a:	9708      	str	r7, [sp, #32]
 800785c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007860:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007864:	f000 fdd0 	bl	8008408 <nan>
 8007868:	f996 3000 	ldrsb.w	r3, [r6]
 800786c:	2b02      	cmp	r3, #2
 800786e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8007872:	d104      	bne.n	800787e <asin+0x76>
 8007874:	f7fd fe60 	bl	8005538 <__errno>
 8007878:	2321      	movs	r3, #33	; 0x21
 800787a:	6003      	str	r3, [r0, #0]
 800787c:	e004      	b.n	8007888 <asin+0x80>
 800787e:	4668      	mov	r0, sp
 8007880:	f000 fdbd 	bl	80083fe <matherr>
 8007884:	2800      	cmp	r0, #0
 8007886:	d0f5      	beq.n	8007874 <asin+0x6c>
 8007888:	9b08      	ldr	r3, [sp, #32]
 800788a:	b11b      	cbz	r3, 8007894 <asin+0x8c>
 800788c:	f7fd fe54 	bl	8005538 <__errno>
 8007890:	9b08      	ldr	r3, [sp, #32]
 8007892:	6003      	str	r3, [r0, #0]
 8007894:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007898:	eeb0 0a48 	vmov.f32	s0, s16
 800789c:	eef0 0a68 	vmov.f32	s1, s17
 80078a0:	b00b      	add	sp, #44	; 0x2c
 80078a2:	ecbd 8b02 	vpop	{d8}
 80078a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078a8:	200001dc 	.word	0x200001dc
 80078ac:	3ff00000 	.word	0x3ff00000
 80078b0:	0800844f 	.word	0x0800844f
 80078b4:	080086ff 	.word	0x080086ff

080078b8 <atan2>:
 80078b8:	f000 ba66 	b.w	8007d88 <__ieee754_atan2>

080078bc <sqrt>:
 80078bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078c0:	ed2d 8b02 	vpush	{d8}
 80078c4:	b08b      	sub	sp, #44	; 0x2c
 80078c6:	ec55 4b10 	vmov	r4, r5, d0
 80078ca:	f000 fb37 	bl	8007f3c <__ieee754_sqrt>
 80078ce:	4b26      	ldr	r3, [pc, #152]	; (8007968 <sqrt+0xac>)
 80078d0:	eeb0 8a40 	vmov.f32	s16, s0
 80078d4:	eef0 8a60 	vmov.f32	s17, s1
 80078d8:	f993 6000 	ldrsb.w	r6, [r3]
 80078dc:	1c73      	adds	r3, r6, #1
 80078de:	d02a      	beq.n	8007936 <sqrt+0x7a>
 80078e0:	4622      	mov	r2, r4
 80078e2:	462b      	mov	r3, r5
 80078e4:	4620      	mov	r0, r4
 80078e6:	4629      	mov	r1, r5
 80078e8:	f7f9 f8c8 	bl	8000a7c <__aeabi_dcmpun>
 80078ec:	4607      	mov	r7, r0
 80078ee:	bb10      	cbnz	r0, 8007936 <sqrt+0x7a>
 80078f0:	f04f 0800 	mov.w	r8, #0
 80078f4:	f04f 0900 	mov.w	r9, #0
 80078f8:	4642      	mov	r2, r8
 80078fa:	464b      	mov	r3, r9
 80078fc:	4620      	mov	r0, r4
 80078fe:	4629      	mov	r1, r5
 8007900:	f7f9 f894 	bl	8000a2c <__aeabi_dcmplt>
 8007904:	b1b8      	cbz	r0, 8007936 <sqrt+0x7a>
 8007906:	2301      	movs	r3, #1
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	4b18      	ldr	r3, [pc, #96]	; (800796c <sqrt+0xb0>)
 800790c:	9301      	str	r3, [sp, #4]
 800790e:	9708      	str	r7, [sp, #32]
 8007910:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007914:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007918:	b9b6      	cbnz	r6, 8007948 <sqrt+0x8c>
 800791a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800791e:	4668      	mov	r0, sp
 8007920:	f000 fd6d 	bl	80083fe <matherr>
 8007924:	b1d0      	cbz	r0, 800795c <sqrt+0xa0>
 8007926:	9b08      	ldr	r3, [sp, #32]
 8007928:	b11b      	cbz	r3, 8007932 <sqrt+0x76>
 800792a:	f7fd fe05 	bl	8005538 <__errno>
 800792e:	9b08      	ldr	r3, [sp, #32]
 8007930:	6003      	str	r3, [r0, #0]
 8007932:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007936:	eeb0 0a48 	vmov.f32	s0, s16
 800793a:	eef0 0a68 	vmov.f32	s1, s17
 800793e:	b00b      	add	sp, #44	; 0x2c
 8007940:	ecbd 8b02 	vpop	{d8}
 8007944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007948:	4642      	mov	r2, r8
 800794a:	464b      	mov	r3, r9
 800794c:	4640      	mov	r0, r8
 800794e:	4649      	mov	r1, r9
 8007950:	f7f8 ff24 	bl	800079c <__aeabi_ddiv>
 8007954:	2e02      	cmp	r6, #2
 8007956:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800795a:	d1e0      	bne.n	800791e <sqrt+0x62>
 800795c:	f7fd fdec 	bl	8005538 <__errno>
 8007960:	2321      	movs	r3, #33	; 0x21
 8007962:	6003      	str	r3, [r0, #0]
 8007964:	e7df      	b.n	8007926 <sqrt+0x6a>
 8007966:	bf00      	nop
 8007968:	200001dc 	.word	0x200001dc
 800796c:	08008704 	.word	0x08008704

08007970 <__ieee754_asin>:
 8007970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007974:	ec55 4b10 	vmov	r4, r5, d0
 8007978:	4bcb      	ldr	r3, [pc, #812]	; (8007ca8 <__ieee754_asin+0x338>)
 800797a:	b085      	sub	sp, #20
 800797c:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 8007980:	459b      	cmp	fp, r3
 8007982:	9501      	str	r5, [sp, #4]
 8007984:	dd32      	ble.n	80079ec <__ieee754_asin+0x7c>
 8007986:	ee10 3a10 	vmov	r3, s0
 800798a:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 800798e:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 8007992:	ea5b 0303 	orrs.w	r3, fp, r3
 8007996:	d117      	bne.n	80079c8 <__ieee754_asin+0x58>
 8007998:	a3a9      	add	r3, pc, #676	; (adr r3, 8007c40 <__ieee754_asin+0x2d0>)
 800799a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799e:	ee10 0a10 	vmov	r0, s0
 80079a2:	4629      	mov	r1, r5
 80079a4:	f7f8 fdd0 	bl	8000548 <__aeabi_dmul>
 80079a8:	a3a7      	add	r3, pc, #668	; (adr r3, 8007c48 <__ieee754_asin+0x2d8>)
 80079aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ae:	4606      	mov	r6, r0
 80079b0:	460f      	mov	r7, r1
 80079b2:	4620      	mov	r0, r4
 80079b4:	4629      	mov	r1, r5
 80079b6:	f7f8 fdc7 	bl	8000548 <__aeabi_dmul>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	4630      	mov	r0, r6
 80079c0:	4639      	mov	r1, r7
 80079c2:	f7f8 fc0f 	bl	80001e4 <__adddf3>
 80079c6:	e00a      	b.n	80079de <__ieee754_asin+0x6e>
 80079c8:	ee10 2a10 	vmov	r2, s0
 80079cc:	462b      	mov	r3, r5
 80079ce:	4620      	mov	r0, r4
 80079d0:	4629      	mov	r1, r5
 80079d2:	f7f8 fc05 	bl	80001e0 <__aeabi_dsub>
 80079d6:	4602      	mov	r2, r0
 80079d8:	460b      	mov	r3, r1
 80079da:	f7f8 fedf 	bl	800079c <__aeabi_ddiv>
 80079de:	4604      	mov	r4, r0
 80079e0:	460d      	mov	r5, r1
 80079e2:	ec45 4b10 	vmov	d0, r4, r5
 80079e6:	b005      	add	sp, #20
 80079e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ec:	4baf      	ldr	r3, [pc, #700]	; (8007cac <__ieee754_asin+0x33c>)
 80079ee:	459b      	cmp	fp, r3
 80079f0:	dc11      	bgt.n	8007a16 <__ieee754_asin+0xa6>
 80079f2:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 80079f6:	f280 80b0 	bge.w	8007b5a <__ieee754_asin+0x1ea>
 80079fa:	a395      	add	r3, pc, #596	; (adr r3, 8007c50 <__ieee754_asin+0x2e0>)
 80079fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a00:	ee10 0a10 	vmov	r0, s0
 8007a04:	4629      	mov	r1, r5
 8007a06:	f7f8 fbed 	bl	80001e4 <__adddf3>
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	4ba8      	ldr	r3, [pc, #672]	; (8007cb0 <__ieee754_asin+0x340>)
 8007a0e:	f7f9 f82b 	bl	8000a68 <__aeabi_dcmpgt>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d1e5      	bne.n	80079e2 <__ieee754_asin+0x72>
 8007a16:	ec45 4b10 	vmov	d0, r4, r5
 8007a1a:	f000 fce9 	bl	80083f0 <fabs>
 8007a1e:	2000      	movs	r0, #0
 8007a20:	ec53 2b10 	vmov	r2, r3, d0
 8007a24:	49a2      	ldr	r1, [pc, #648]	; (8007cb0 <__ieee754_asin+0x340>)
 8007a26:	f7f8 fbdb 	bl	80001e0 <__aeabi_dsub>
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	4ba1      	ldr	r3, [pc, #644]	; (8007cb4 <__ieee754_asin+0x344>)
 8007a2e:	f7f8 fd8b 	bl	8000548 <__aeabi_dmul>
 8007a32:	a389      	add	r3, pc, #548	; (adr r3, 8007c58 <__ieee754_asin+0x2e8>)
 8007a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a38:	4604      	mov	r4, r0
 8007a3a:	460d      	mov	r5, r1
 8007a3c:	f7f8 fd84 	bl	8000548 <__aeabi_dmul>
 8007a40:	a387      	add	r3, pc, #540	; (adr r3, 8007c60 <__ieee754_asin+0x2f0>)
 8007a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a46:	f7f8 fbcd 	bl	80001e4 <__adddf3>
 8007a4a:	4622      	mov	r2, r4
 8007a4c:	462b      	mov	r3, r5
 8007a4e:	f7f8 fd7b 	bl	8000548 <__aeabi_dmul>
 8007a52:	a385      	add	r3, pc, #532	; (adr r3, 8007c68 <__ieee754_asin+0x2f8>)
 8007a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a58:	f7f8 fbc2 	bl	80001e0 <__aeabi_dsub>
 8007a5c:	4622      	mov	r2, r4
 8007a5e:	462b      	mov	r3, r5
 8007a60:	f7f8 fd72 	bl	8000548 <__aeabi_dmul>
 8007a64:	a382      	add	r3, pc, #520	; (adr r3, 8007c70 <__ieee754_asin+0x300>)
 8007a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6a:	f7f8 fbbb 	bl	80001e4 <__adddf3>
 8007a6e:	4622      	mov	r2, r4
 8007a70:	462b      	mov	r3, r5
 8007a72:	f7f8 fd69 	bl	8000548 <__aeabi_dmul>
 8007a76:	a380      	add	r3, pc, #512	; (adr r3, 8007c78 <__ieee754_asin+0x308>)
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f7f8 fbb0 	bl	80001e0 <__aeabi_dsub>
 8007a80:	4622      	mov	r2, r4
 8007a82:	462b      	mov	r3, r5
 8007a84:	f7f8 fd60 	bl	8000548 <__aeabi_dmul>
 8007a88:	a37d      	add	r3, pc, #500	; (adr r3, 8007c80 <__ieee754_asin+0x310>)
 8007a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8e:	f7f8 fba9 	bl	80001e4 <__adddf3>
 8007a92:	4622      	mov	r2, r4
 8007a94:	462b      	mov	r3, r5
 8007a96:	f7f8 fd57 	bl	8000548 <__aeabi_dmul>
 8007a9a:	a37b      	add	r3, pc, #492	; (adr r3, 8007c88 <__ieee754_asin+0x318>)
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	4680      	mov	r8, r0
 8007aa2:	4689      	mov	r9, r1
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	4629      	mov	r1, r5
 8007aa8:	f7f8 fd4e 	bl	8000548 <__aeabi_dmul>
 8007aac:	a378      	add	r3, pc, #480	; (adr r3, 8007c90 <__ieee754_asin+0x320>)
 8007aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab2:	f7f8 fb95 	bl	80001e0 <__aeabi_dsub>
 8007ab6:	4622      	mov	r2, r4
 8007ab8:	462b      	mov	r3, r5
 8007aba:	f7f8 fd45 	bl	8000548 <__aeabi_dmul>
 8007abe:	a376      	add	r3, pc, #472	; (adr r3, 8007c98 <__ieee754_asin+0x328>)
 8007ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac4:	f7f8 fb8e 	bl	80001e4 <__adddf3>
 8007ac8:	4622      	mov	r2, r4
 8007aca:	462b      	mov	r3, r5
 8007acc:	f7f8 fd3c 	bl	8000548 <__aeabi_dmul>
 8007ad0:	a373      	add	r3, pc, #460	; (adr r3, 8007ca0 <__ieee754_asin+0x330>)
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f7f8 fb83 	bl	80001e0 <__aeabi_dsub>
 8007ada:	4622      	mov	r2, r4
 8007adc:	462b      	mov	r3, r5
 8007ade:	f7f8 fd33 	bl	8000548 <__aeabi_dmul>
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	4b72      	ldr	r3, [pc, #456]	; (8007cb0 <__ieee754_asin+0x340>)
 8007ae6:	f7f8 fb7d 	bl	80001e4 <__adddf3>
 8007aea:	ec45 4b10 	vmov	d0, r4, r5
 8007aee:	460b      	mov	r3, r1
 8007af0:	4602      	mov	r2, r0
 8007af2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007af6:	f000 fa21 	bl	8007f3c <__ieee754_sqrt>
 8007afa:	496f      	ldr	r1, [pc, #444]	; (8007cb8 <__ieee754_asin+0x348>)
 8007afc:	458b      	cmp	fp, r1
 8007afe:	ec57 6b10 	vmov	r6, r7, d0
 8007b02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b06:	f340 80d9 	ble.w	8007cbc <__ieee754_asin+0x34c>
 8007b0a:	4640      	mov	r0, r8
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	f7f8 fe45 	bl	800079c <__aeabi_ddiv>
 8007b12:	4632      	mov	r2, r6
 8007b14:	463b      	mov	r3, r7
 8007b16:	f7f8 fd17 	bl	8000548 <__aeabi_dmul>
 8007b1a:	4632      	mov	r2, r6
 8007b1c:	463b      	mov	r3, r7
 8007b1e:	f7f8 fb61 	bl	80001e4 <__adddf3>
 8007b22:	4602      	mov	r2, r0
 8007b24:	460b      	mov	r3, r1
 8007b26:	f7f8 fb5d 	bl	80001e4 <__adddf3>
 8007b2a:	a347      	add	r3, pc, #284	; (adr r3, 8007c48 <__ieee754_asin+0x2d8>)
 8007b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b30:	f7f8 fb56 	bl	80001e0 <__aeabi_dsub>
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	a141      	add	r1, pc, #260	; (adr r1, 8007c40 <__ieee754_asin+0x2d0>)
 8007b3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b3e:	f7f8 fb4f 	bl	80001e0 <__aeabi_dsub>
 8007b42:	9b01      	ldr	r3, [sp, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	bfdc      	itt	le
 8007b48:	4602      	movle	r2, r0
 8007b4a:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8007b4e:	4604      	mov	r4, r0
 8007b50:	460d      	mov	r5, r1
 8007b52:	bfdc      	itt	le
 8007b54:	4614      	movle	r4, r2
 8007b56:	461d      	movle	r5, r3
 8007b58:	e743      	b.n	80079e2 <__ieee754_asin+0x72>
 8007b5a:	ee10 2a10 	vmov	r2, s0
 8007b5e:	ee10 0a10 	vmov	r0, s0
 8007b62:	462b      	mov	r3, r5
 8007b64:	4629      	mov	r1, r5
 8007b66:	f7f8 fcef 	bl	8000548 <__aeabi_dmul>
 8007b6a:	a33b      	add	r3, pc, #236	; (adr r3, 8007c58 <__ieee754_asin+0x2e8>)
 8007b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b70:	4606      	mov	r6, r0
 8007b72:	460f      	mov	r7, r1
 8007b74:	f7f8 fce8 	bl	8000548 <__aeabi_dmul>
 8007b78:	a339      	add	r3, pc, #228	; (adr r3, 8007c60 <__ieee754_asin+0x2f0>)
 8007b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7e:	f7f8 fb31 	bl	80001e4 <__adddf3>
 8007b82:	4632      	mov	r2, r6
 8007b84:	463b      	mov	r3, r7
 8007b86:	f7f8 fcdf 	bl	8000548 <__aeabi_dmul>
 8007b8a:	a337      	add	r3, pc, #220	; (adr r3, 8007c68 <__ieee754_asin+0x2f8>)
 8007b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b90:	f7f8 fb26 	bl	80001e0 <__aeabi_dsub>
 8007b94:	4632      	mov	r2, r6
 8007b96:	463b      	mov	r3, r7
 8007b98:	f7f8 fcd6 	bl	8000548 <__aeabi_dmul>
 8007b9c:	a334      	add	r3, pc, #208	; (adr r3, 8007c70 <__ieee754_asin+0x300>)
 8007b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba2:	f7f8 fb1f 	bl	80001e4 <__adddf3>
 8007ba6:	4632      	mov	r2, r6
 8007ba8:	463b      	mov	r3, r7
 8007baa:	f7f8 fccd 	bl	8000548 <__aeabi_dmul>
 8007bae:	a332      	add	r3, pc, #200	; (adr r3, 8007c78 <__ieee754_asin+0x308>)
 8007bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb4:	f7f8 fb14 	bl	80001e0 <__aeabi_dsub>
 8007bb8:	4632      	mov	r2, r6
 8007bba:	463b      	mov	r3, r7
 8007bbc:	f7f8 fcc4 	bl	8000548 <__aeabi_dmul>
 8007bc0:	a32f      	add	r3, pc, #188	; (adr r3, 8007c80 <__ieee754_asin+0x310>)
 8007bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc6:	f7f8 fb0d 	bl	80001e4 <__adddf3>
 8007bca:	4632      	mov	r2, r6
 8007bcc:	463b      	mov	r3, r7
 8007bce:	f7f8 fcbb 	bl	8000548 <__aeabi_dmul>
 8007bd2:	a32d      	add	r3, pc, #180	; (adr r3, 8007c88 <__ieee754_asin+0x318>)
 8007bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd8:	4680      	mov	r8, r0
 8007bda:	4689      	mov	r9, r1
 8007bdc:	4630      	mov	r0, r6
 8007bde:	4639      	mov	r1, r7
 8007be0:	f7f8 fcb2 	bl	8000548 <__aeabi_dmul>
 8007be4:	a32a      	add	r3, pc, #168	; (adr r3, 8007c90 <__ieee754_asin+0x320>)
 8007be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bea:	f7f8 faf9 	bl	80001e0 <__aeabi_dsub>
 8007bee:	4632      	mov	r2, r6
 8007bf0:	463b      	mov	r3, r7
 8007bf2:	f7f8 fca9 	bl	8000548 <__aeabi_dmul>
 8007bf6:	a328      	add	r3, pc, #160	; (adr r3, 8007c98 <__ieee754_asin+0x328>)
 8007bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfc:	f7f8 faf2 	bl	80001e4 <__adddf3>
 8007c00:	4632      	mov	r2, r6
 8007c02:	463b      	mov	r3, r7
 8007c04:	f7f8 fca0 	bl	8000548 <__aeabi_dmul>
 8007c08:	a325      	add	r3, pc, #148	; (adr r3, 8007ca0 <__ieee754_asin+0x330>)
 8007c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0e:	f7f8 fae7 	bl	80001e0 <__aeabi_dsub>
 8007c12:	4632      	mov	r2, r6
 8007c14:	463b      	mov	r3, r7
 8007c16:	f7f8 fc97 	bl	8000548 <__aeabi_dmul>
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	4b24      	ldr	r3, [pc, #144]	; (8007cb0 <__ieee754_asin+0x340>)
 8007c1e:	f7f8 fae1 	bl	80001e4 <__adddf3>
 8007c22:	4602      	mov	r2, r0
 8007c24:	460b      	mov	r3, r1
 8007c26:	4640      	mov	r0, r8
 8007c28:	4649      	mov	r1, r9
 8007c2a:	f7f8 fdb7 	bl	800079c <__aeabi_ddiv>
 8007c2e:	4622      	mov	r2, r4
 8007c30:	462b      	mov	r3, r5
 8007c32:	f7f8 fc89 	bl	8000548 <__aeabi_dmul>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	4629      	mov	r1, r5
 8007c3e:	e6c0      	b.n	80079c2 <__ieee754_asin+0x52>
 8007c40:	54442d18 	.word	0x54442d18
 8007c44:	3ff921fb 	.word	0x3ff921fb
 8007c48:	33145c07 	.word	0x33145c07
 8007c4c:	3c91a626 	.word	0x3c91a626
 8007c50:	8800759c 	.word	0x8800759c
 8007c54:	7e37e43c 	.word	0x7e37e43c
 8007c58:	0dfdf709 	.word	0x0dfdf709
 8007c5c:	3f023de1 	.word	0x3f023de1
 8007c60:	7501b288 	.word	0x7501b288
 8007c64:	3f49efe0 	.word	0x3f49efe0
 8007c68:	b5688f3b 	.word	0xb5688f3b
 8007c6c:	3fa48228 	.word	0x3fa48228
 8007c70:	0e884455 	.word	0x0e884455
 8007c74:	3fc9c155 	.word	0x3fc9c155
 8007c78:	03eb6f7d 	.word	0x03eb6f7d
 8007c7c:	3fd4d612 	.word	0x3fd4d612
 8007c80:	55555555 	.word	0x55555555
 8007c84:	3fc55555 	.word	0x3fc55555
 8007c88:	b12e9282 	.word	0xb12e9282
 8007c8c:	3fb3b8c5 	.word	0x3fb3b8c5
 8007c90:	1b8d0159 	.word	0x1b8d0159
 8007c94:	3fe6066c 	.word	0x3fe6066c
 8007c98:	9c598ac8 	.word	0x9c598ac8
 8007c9c:	40002ae5 	.word	0x40002ae5
 8007ca0:	1c8a2d4b 	.word	0x1c8a2d4b
 8007ca4:	40033a27 	.word	0x40033a27
 8007ca8:	3fefffff 	.word	0x3fefffff
 8007cac:	3fdfffff 	.word	0x3fdfffff
 8007cb0:	3ff00000 	.word	0x3ff00000
 8007cb4:	3fe00000 	.word	0x3fe00000
 8007cb8:	3fef3332 	.word	0x3fef3332
 8007cbc:	4640      	mov	r0, r8
 8007cbe:	4649      	mov	r1, r9
 8007cc0:	f7f8 fd6c 	bl	800079c <__aeabi_ddiv>
 8007cc4:	4632      	mov	r2, r6
 8007cc6:	4680      	mov	r8, r0
 8007cc8:	4689      	mov	r9, r1
 8007cca:	463b      	mov	r3, r7
 8007ccc:	4630      	mov	r0, r6
 8007cce:	4639      	mov	r1, r7
 8007cd0:	f7f8 fa88 	bl	80001e4 <__adddf3>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4640      	mov	r0, r8
 8007cda:	4649      	mov	r1, r9
 8007cdc:	f7f8 fc34 	bl	8000548 <__aeabi_dmul>
 8007ce0:	f04f 0a00 	mov.w	sl, #0
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	4689      	mov	r9, r1
 8007ce8:	4652      	mov	r2, sl
 8007cea:	463b      	mov	r3, r7
 8007cec:	4650      	mov	r0, sl
 8007cee:	4639      	mov	r1, r7
 8007cf0:	f7f8 fc2a 	bl	8000548 <__aeabi_dmul>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	f7f8 fa70 	bl	80001e0 <__aeabi_dsub>
 8007d00:	4652      	mov	r2, sl
 8007d02:	4604      	mov	r4, r0
 8007d04:	460d      	mov	r5, r1
 8007d06:	463b      	mov	r3, r7
 8007d08:	4630      	mov	r0, r6
 8007d0a:	4639      	mov	r1, r7
 8007d0c:	f7f8 fa6a 	bl	80001e4 <__adddf3>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4620      	mov	r0, r4
 8007d16:	4629      	mov	r1, r5
 8007d18:	f7f8 fd40 	bl	800079c <__aeabi_ddiv>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	f7f8 fa60 	bl	80001e4 <__adddf3>
 8007d24:	4602      	mov	r2, r0
 8007d26:	460b      	mov	r3, r1
 8007d28:	a113      	add	r1, pc, #76	; (adr r1, 8007d78 <__ieee754_asin+0x408>)
 8007d2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d2e:	f7f8 fa57 	bl	80001e0 <__aeabi_dsub>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	4640      	mov	r0, r8
 8007d38:	4649      	mov	r1, r9
 8007d3a:	f7f8 fa51 	bl	80001e0 <__aeabi_dsub>
 8007d3e:	4652      	mov	r2, sl
 8007d40:	4604      	mov	r4, r0
 8007d42:	460d      	mov	r5, r1
 8007d44:	463b      	mov	r3, r7
 8007d46:	4650      	mov	r0, sl
 8007d48:	4639      	mov	r1, r7
 8007d4a:	f7f8 fa4b 	bl	80001e4 <__adddf3>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	a10b      	add	r1, pc, #44	; (adr r1, 8007d80 <__ieee754_asin+0x410>)
 8007d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d58:	f7f8 fa42 	bl	80001e0 <__aeabi_dsub>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4620      	mov	r0, r4
 8007d62:	4629      	mov	r1, r5
 8007d64:	f7f8 fa3c 	bl	80001e0 <__aeabi_dsub>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	a104      	add	r1, pc, #16	; (adr r1, 8007d80 <__ieee754_asin+0x410>)
 8007d6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d72:	e6e4      	b.n	8007b3e <__ieee754_asin+0x1ce>
 8007d74:	f3af 8000 	nop.w
 8007d78:	33145c07 	.word	0x33145c07
 8007d7c:	3c91a626 	.word	0x3c91a626
 8007d80:	54442d18 	.word	0x54442d18
 8007d84:	3fe921fb 	.word	0x3fe921fb

08007d88 <__ieee754_atan2>:
 8007d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d8c:	ec57 6b11 	vmov	r6, r7, d1
 8007d90:	4273      	negs	r3, r6
 8007d92:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8007d96:	4333      	orrs	r3, r6
 8007d98:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8007f38 <__ieee754_atan2+0x1b0>
 8007d9c:	ec51 0b10 	vmov	r0, r1, d0
 8007da0:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007da4:	4563      	cmp	r3, ip
 8007da6:	ee11 8a10 	vmov	r8, s2
 8007daa:	ee10 9a10 	vmov	r9, s0
 8007dae:	468e      	mov	lr, r1
 8007db0:	d807      	bhi.n	8007dc2 <__ieee754_atan2+0x3a>
 8007db2:	4244      	negs	r4, r0
 8007db4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007db8:	4304      	orrs	r4, r0
 8007dba:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8007dbe:	4564      	cmp	r4, ip
 8007dc0:	d907      	bls.n	8007dd2 <__ieee754_atan2+0x4a>
 8007dc2:	4632      	mov	r2, r6
 8007dc4:	463b      	mov	r3, r7
 8007dc6:	f7f8 fa0d 	bl	80001e4 <__adddf3>
 8007dca:	ec41 0b10 	vmov	d0, r0, r1
 8007dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dd2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8007dd6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007dda:	4334      	orrs	r4, r6
 8007ddc:	d103      	bne.n	8007de6 <__ieee754_atan2+0x5e>
 8007dde:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007de2:	f000 b95d 	b.w	80080a0 <atan>
 8007de6:	17bc      	asrs	r4, r7, #30
 8007de8:	f004 0402 	and.w	r4, r4, #2
 8007dec:	ea59 0903 	orrs.w	r9, r9, r3
 8007df0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8007df4:	d107      	bne.n	8007e06 <__ieee754_atan2+0x7e>
 8007df6:	2c02      	cmp	r4, #2
 8007df8:	d030      	beq.n	8007e5c <__ieee754_atan2+0xd4>
 8007dfa:	2c03      	cmp	r4, #3
 8007dfc:	d1e5      	bne.n	8007dca <__ieee754_atan2+0x42>
 8007dfe:	a13c      	add	r1, pc, #240	; (adr r1, 8007ef0 <__ieee754_atan2+0x168>)
 8007e00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e04:	e7e1      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e06:	ea58 0802 	orrs.w	r8, r8, r2
 8007e0a:	d106      	bne.n	8007e1a <__ieee754_atan2+0x92>
 8007e0c:	f1be 0f00 	cmp.w	lr, #0
 8007e10:	da6a      	bge.n	8007ee8 <__ieee754_atan2+0x160>
 8007e12:	a139      	add	r1, pc, #228	; (adr r1, 8007ef8 <__ieee754_atan2+0x170>)
 8007e14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e18:	e7d7      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e1a:	4562      	cmp	r2, ip
 8007e1c:	d122      	bne.n	8007e64 <__ieee754_atan2+0xdc>
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d111      	bne.n	8007e46 <__ieee754_atan2+0xbe>
 8007e22:	2c02      	cmp	r4, #2
 8007e24:	d007      	beq.n	8007e36 <__ieee754_atan2+0xae>
 8007e26:	2c03      	cmp	r4, #3
 8007e28:	d009      	beq.n	8007e3e <__ieee754_atan2+0xb6>
 8007e2a:	2c01      	cmp	r4, #1
 8007e2c:	d156      	bne.n	8007edc <__ieee754_atan2+0x154>
 8007e2e:	a134      	add	r1, pc, #208	; (adr r1, 8007f00 <__ieee754_atan2+0x178>)
 8007e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e34:	e7c9      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e36:	a134      	add	r1, pc, #208	; (adr r1, 8007f08 <__ieee754_atan2+0x180>)
 8007e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e3c:	e7c5      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e3e:	a134      	add	r1, pc, #208	; (adr r1, 8007f10 <__ieee754_atan2+0x188>)
 8007e40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e44:	e7c1      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e46:	2c02      	cmp	r4, #2
 8007e48:	d008      	beq.n	8007e5c <__ieee754_atan2+0xd4>
 8007e4a:	2c03      	cmp	r4, #3
 8007e4c:	d0d7      	beq.n	8007dfe <__ieee754_atan2+0x76>
 8007e4e:	2c01      	cmp	r4, #1
 8007e50:	f04f 0000 	mov.w	r0, #0
 8007e54:	d146      	bne.n	8007ee4 <__ieee754_atan2+0x15c>
 8007e56:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007e5a:	e7b6      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e5c:	a12e      	add	r1, pc, #184	; (adr r1, 8007f18 <__ieee754_atan2+0x190>)
 8007e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e62:	e7b2      	b.n	8007dca <__ieee754_atan2+0x42>
 8007e64:	4563      	cmp	r3, ip
 8007e66:	d0d1      	beq.n	8007e0c <__ieee754_atan2+0x84>
 8007e68:	1a9b      	subs	r3, r3, r2
 8007e6a:	151b      	asrs	r3, r3, #20
 8007e6c:	2b3c      	cmp	r3, #60	; 0x3c
 8007e6e:	dc1e      	bgt.n	8007eae <__ieee754_atan2+0x126>
 8007e70:	2f00      	cmp	r7, #0
 8007e72:	da01      	bge.n	8007e78 <__ieee754_atan2+0xf0>
 8007e74:	333c      	adds	r3, #60	; 0x3c
 8007e76:	db1e      	blt.n	8007eb6 <__ieee754_atan2+0x12e>
 8007e78:	4632      	mov	r2, r6
 8007e7a:	463b      	mov	r3, r7
 8007e7c:	f7f8 fc8e 	bl	800079c <__aeabi_ddiv>
 8007e80:	ec41 0b10 	vmov	d0, r0, r1
 8007e84:	f000 fab4 	bl	80083f0 <fabs>
 8007e88:	f000 f90a 	bl	80080a0 <atan>
 8007e8c:	ec51 0b10 	vmov	r0, r1, d0
 8007e90:	2c01      	cmp	r4, #1
 8007e92:	d013      	beq.n	8007ebc <__ieee754_atan2+0x134>
 8007e94:	2c02      	cmp	r4, #2
 8007e96:	d014      	beq.n	8007ec2 <__ieee754_atan2+0x13a>
 8007e98:	2c00      	cmp	r4, #0
 8007e9a:	d096      	beq.n	8007dca <__ieee754_atan2+0x42>
 8007e9c:	a320      	add	r3, pc, #128	; (adr r3, 8007f20 <__ieee754_atan2+0x198>)
 8007e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea2:	f7f8 f99d 	bl	80001e0 <__aeabi_dsub>
 8007ea6:	a31c      	add	r3, pc, #112	; (adr r3, 8007f18 <__ieee754_atan2+0x190>)
 8007ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eac:	e013      	b.n	8007ed6 <__ieee754_atan2+0x14e>
 8007eae:	a11e      	add	r1, pc, #120	; (adr r1, 8007f28 <__ieee754_atan2+0x1a0>)
 8007eb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007eb4:	e7ec      	b.n	8007e90 <__ieee754_atan2+0x108>
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	2100      	movs	r1, #0
 8007eba:	e7e9      	b.n	8007e90 <__ieee754_atan2+0x108>
 8007ebc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8007ec0:	e783      	b.n	8007dca <__ieee754_atan2+0x42>
 8007ec2:	a317      	add	r3, pc, #92	; (adr r3, 8007f20 <__ieee754_atan2+0x198>)
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	f7f8 f98a 	bl	80001e0 <__aeabi_dsub>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	a111      	add	r1, pc, #68	; (adr r1, 8007f18 <__ieee754_atan2+0x190>)
 8007ed2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ed6:	f7f8 f983 	bl	80001e0 <__aeabi_dsub>
 8007eda:	e776      	b.n	8007dca <__ieee754_atan2+0x42>
 8007edc:	a114      	add	r1, pc, #80	; (adr r1, 8007f30 <__ieee754_atan2+0x1a8>)
 8007ede:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ee2:	e772      	b.n	8007dca <__ieee754_atan2+0x42>
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	e770      	b.n	8007dca <__ieee754_atan2+0x42>
 8007ee8:	a10f      	add	r1, pc, #60	; (adr r1, 8007f28 <__ieee754_atan2+0x1a0>)
 8007eea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007eee:	e76c      	b.n	8007dca <__ieee754_atan2+0x42>
 8007ef0:	54442d18 	.word	0x54442d18
 8007ef4:	c00921fb 	.word	0xc00921fb
 8007ef8:	54442d18 	.word	0x54442d18
 8007efc:	bff921fb 	.word	0xbff921fb
 8007f00:	54442d18 	.word	0x54442d18
 8007f04:	bfe921fb 	.word	0xbfe921fb
 8007f08:	7f3321d2 	.word	0x7f3321d2
 8007f0c:	4002d97c 	.word	0x4002d97c
 8007f10:	7f3321d2 	.word	0x7f3321d2
 8007f14:	c002d97c 	.word	0xc002d97c
 8007f18:	54442d18 	.word	0x54442d18
 8007f1c:	400921fb 	.word	0x400921fb
 8007f20:	33145c07 	.word	0x33145c07
 8007f24:	3ca1a626 	.word	0x3ca1a626
 8007f28:	54442d18 	.word	0x54442d18
 8007f2c:	3ff921fb 	.word	0x3ff921fb
 8007f30:	54442d18 	.word	0x54442d18
 8007f34:	3fe921fb 	.word	0x3fe921fb
 8007f38:	7ff00000 	.word	0x7ff00000

08007f3c <__ieee754_sqrt>:
 8007f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f40:	ec55 4b10 	vmov	r4, r5, d0
 8007f44:	4e54      	ldr	r6, [pc, #336]	; (8008098 <__ieee754_sqrt+0x15c>)
 8007f46:	43ae      	bics	r6, r5
 8007f48:	ee10 0a10 	vmov	r0, s0
 8007f4c:	462b      	mov	r3, r5
 8007f4e:	462a      	mov	r2, r5
 8007f50:	4621      	mov	r1, r4
 8007f52:	d113      	bne.n	8007f7c <__ieee754_sqrt+0x40>
 8007f54:	ee10 2a10 	vmov	r2, s0
 8007f58:	462b      	mov	r3, r5
 8007f5a:	ee10 0a10 	vmov	r0, s0
 8007f5e:	4629      	mov	r1, r5
 8007f60:	f7f8 faf2 	bl	8000548 <__aeabi_dmul>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4620      	mov	r0, r4
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	f7f8 f93a 	bl	80001e4 <__adddf3>
 8007f70:	4604      	mov	r4, r0
 8007f72:	460d      	mov	r5, r1
 8007f74:	ec45 4b10 	vmov	d0, r4, r5
 8007f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f7c:	2d00      	cmp	r5, #0
 8007f7e:	dc10      	bgt.n	8007fa2 <__ieee754_sqrt+0x66>
 8007f80:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007f84:	4330      	orrs	r0, r6
 8007f86:	d0f5      	beq.n	8007f74 <__ieee754_sqrt+0x38>
 8007f88:	b15d      	cbz	r5, 8007fa2 <__ieee754_sqrt+0x66>
 8007f8a:	ee10 2a10 	vmov	r2, s0
 8007f8e:	462b      	mov	r3, r5
 8007f90:	4620      	mov	r0, r4
 8007f92:	4629      	mov	r1, r5
 8007f94:	f7f8 f924 	bl	80001e0 <__aeabi_dsub>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	f7f8 fbfe 	bl	800079c <__aeabi_ddiv>
 8007fa0:	e7e6      	b.n	8007f70 <__ieee754_sqrt+0x34>
 8007fa2:	151b      	asrs	r3, r3, #20
 8007fa4:	d10c      	bne.n	8007fc0 <__ieee754_sqrt+0x84>
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	d06d      	beq.n	8008086 <__ieee754_sqrt+0x14a>
 8007faa:	2000      	movs	r0, #0
 8007fac:	02d6      	lsls	r6, r2, #11
 8007fae:	d56e      	bpl.n	800808e <__ieee754_sqrt+0x152>
 8007fb0:	1e44      	subs	r4, r0, #1
 8007fb2:	1b1b      	subs	r3, r3, r4
 8007fb4:	f1c0 0420 	rsb	r4, r0, #32
 8007fb8:	fa21 f404 	lsr.w	r4, r1, r4
 8007fbc:	4322      	orrs	r2, r4
 8007fbe:	4081      	lsls	r1, r0
 8007fc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007fc4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007fc8:	07dd      	lsls	r5, r3, #31
 8007fca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007fce:	bf42      	ittt	mi
 8007fd0:	0052      	lslmi	r2, r2, #1
 8007fd2:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8007fd6:	0049      	lslmi	r1, r1, #1
 8007fd8:	1058      	asrs	r0, r3, #1
 8007fda:	2500      	movs	r5, #0
 8007fdc:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8007fe0:	441a      	add	r2, r3
 8007fe2:	0049      	lsls	r1, r1, #1
 8007fe4:	2316      	movs	r3, #22
 8007fe6:	462c      	mov	r4, r5
 8007fe8:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007fec:	19a7      	adds	r7, r4, r6
 8007fee:	4297      	cmp	r7, r2
 8007ff0:	bfde      	ittt	le
 8007ff2:	1bd2      	suble	r2, r2, r7
 8007ff4:	19bc      	addle	r4, r7, r6
 8007ff6:	19ad      	addle	r5, r5, r6
 8007ff8:	0052      	lsls	r2, r2, #1
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008000:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008004:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008008:	d1f0      	bne.n	8007fec <__ieee754_sqrt+0xb0>
 800800a:	f04f 0e20 	mov.w	lr, #32
 800800e:	469c      	mov	ip, r3
 8008010:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008014:	42a2      	cmp	r2, r4
 8008016:	eb06 070c 	add.w	r7, r6, ip
 800801a:	dc02      	bgt.n	8008022 <__ieee754_sqrt+0xe6>
 800801c:	d112      	bne.n	8008044 <__ieee754_sqrt+0x108>
 800801e:	428f      	cmp	r7, r1
 8008020:	d810      	bhi.n	8008044 <__ieee754_sqrt+0x108>
 8008022:	2f00      	cmp	r7, #0
 8008024:	eb07 0c06 	add.w	ip, r7, r6
 8008028:	da34      	bge.n	8008094 <__ieee754_sqrt+0x158>
 800802a:	f1bc 0f00 	cmp.w	ip, #0
 800802e:	db31      	blt.n	8008094 <__ieee754_sqrt+0x158>
 8008030:	f104 0801 	add.w	r8, r4, #1
 8008034:	1b12      	subs	r2, r2, r4
 8008036:	428f      	cmp	r7, r1
 8008038:	bf88      	it	hi
 800803a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800803e:	1bc9      	subs	r1, r1, r7
 8008040:	4433      	add	r3, r6
 8008042:	4644      	mov	r4, r8
 8008044:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8008048:	f1be 0e01 	subs.w	lr, lr, #1
 800804c:	443a      	add	r2, r7
 800804e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008052:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008056:	d1dd      	bne.n	8008014 <__ieee754_sqrt+0xd8>
 8008058:	430a      	orrs	r2, r1
 800805a:	d006      	beq.n	800806a <__ieee754_sqrt+0x12e>
 800805c:	1c5c      	adds	r4, r3, #1
 800805e:	bf13      	iteet	ne
 8008060:	3301      	addne	r3, #1
 8008062:	3501      	addeq	r5, #1
 8008064:	4673      	moveq	r3, lr
 8008066:	f023 0301 	bicne.w	r3, r3, #1
 800806a:	106a      	asrs	r2, r5, #1
 800806c:	085b      	lsrs	r3, r3, #1
 800806e:	07e9      	lsls	r1, r5, #31
 8008070:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008074:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008078:	bf48      	it	mi
 800807a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800807e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008082:	461c      	mov	r4, r3
 8008084:	e776      	b.n	8007f74 <__ieee754_sqrt+0x38>
 8008086:	0aca      	lsrs	r2, r1, #11
 8008088:	3b15      	subs	r3, #21
 800808a:	0549      	lsls	r1, r1, #21
 800808c:	e78b      	b.n	8007fa6 <__ieee754_sqrt+0x6a>
 800808e:	0052      	lsls	r2, r2, #1
 8008090:	3001      	adds	r0, #1
 8008092:	e78b      	b.n	8007fac <__ieee754_sqrt+0x70>
 8008094:	46a0      	mov	r8, r4
 8008096:	e7cd      	b.n	8008034 <__ieee754_sqrt+0xf8>
 8008098:	7ff00000 	.word	0x7ff00000
 800809c:	00000000 	.word	0x00000000

080080a0 <atan>:
 80080a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a4:	ec55 4b10 	vmov	r4, r5, d0
 80080a8:	4bc7      	ldr	r3, [pc, #796]	; (80083c8 <atan+0x328>)
 80080aa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80080ae:	429e      	cmp	r6, r3
 80080b0:	46ab      	mov	fp, r5
 80080b2:	dd18      	ble.n	80080e6 <atan+0x46>
 80080b4:	4ac5      	ldr	r2, [pc, #788]	; (80083cc <atan+0x32c>)
 80080b6:	4296      	cmp	r6, r2
 80080b8:	dc01      	bgt.n	80080be <atan+0x1e>
 80080ba:	d109      	bne.n	80080d0 <atan+0x30>
 80080bc:	b144      	cbz	r4, 80080d0 <atan+0x30>
 80080be:	4622      	mov	r2, r4
 80080c0:	462b      	mov	r3, r5
 80080c2:	4620      	mov	r0, r4
 80080c4:	4629      	mov	r1, r5
 80080c6:	f7f8 f88d 	bl	80001e4 <__adddf3>
 80080ca:	4604      	mov	r4, r0
 80080cc:	460d      	mov	r5, r1
 80080ce:	e006      	b.n	80080de <atan+0x3e>
 80080d0:	f1bb 0f00 	cmp.w	fp, #0
 80080d4:	f300 813a 	bgt.w	800834c <atan+0x2ac>
 80080d8:	a59f      	add	r5, pc, #636	; (adr r5, 8008358 <atan+0x2b8>)
 80080da:	e9d5 4500 	ldrd	r4, r5, [r5]
 80080de:	ec45 4b10 	vmov	d0, r4, r5
 80080e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e6:	4bba      	ldr	r3, [pc, #744]	; (80083d0 <atan+0x330>)
 80080e8:	429e      	cmp	r6, r3
 80080ea:	dc14      	bgt.n	8008116 <atan+0x76>
 80080ec:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80080f0:	429e      	cmp	r6, r3
 80080f2:	dc0d      	bgt.n	8008110 <atan+0x70>
 80080f4:	a39a      	add	r3, pc, #616	; (adr r3, 8008360 <atan+0x2c0>)
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	ee10 0a10 	vmov	r0, s0
 80080fe:	4629      	mov	r1, r5
 8008100:	f7f8 f870 	bl	80001e4 <__adddf3>
 8008104:	2200      	movs	r2, #0
 8008106:	4bb3      	ldr	r3, [pc, #716]	; (80083d4 <atan+0x334>)
 8008108:	f7f8 fcae 	bl	8000a68 <__aeabi_dcmpgt>
 800810c:	2800      	cmp	r0, #0
 800810e:	d1e6      	bne.n	80080de <atan+0x3e>
 8008110:	f04f 3aff 	mov.w	sl, #4294967295
 8008114:	e02b      	b.n	800816e <atan+0xce>
 8008116:	f000 f96b 	bl	80083f0 <fabs>
 800811a:	4baf      	ldr	r3, [pc, #700]	; (80083d8 <atan+0x338>)
 800811c:	429e      	cmp	r6, r3
 800811e:	ec55 4b10 	vmov	r4, r5, d0
 8008122:	f300 80bf 	bgt.w	80082a4 <atan+0x204>
 8008126:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800812a:	429e      	cmp	r6, r3
 800812c:	f300 80a0 	bgt.w	8008270 <atan+0x1d0>
 8008130:	ee10 2a10 	vmov	r2, s0
 8008134:	ee10 0a10 	vmov	r0, s0
 8008138:	462b      	mov	r3, r5
 800813a:	4629      	mov	r1, r5
 800813c:	f7f8 f852 	bl	80001e4 <__adddf3>
 8008140:	2200      	movs	r2, #0
 8008142:	4ba4      	ldr	r3, [pc, #656]	; (80083d4 <atan+0x334>)
 8008144:	f7f8 f84c 	bl	80001e0 <__aeabi_dsub>
 8008148:	2200      	movs	r2, #0
 800814a:	4606      	mov	r6, r0
 800814c:	460f      	mov	r7, r1
 800814e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008152:	4620      	mov	r0, r4
 8008154:	4629      	mov	r1, r5
 8008156:	f7f8 f845 	bl	80001e4 <__adddf3>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4630      	mov	r0, r6
 8008160:	4639      	mov	r1, r7
 8008162:	f7f8 fb1b 	bl	800079c <__aeabi_ddiv>
 8008166:	f04f 0a00 	mov.w	sl, #0
 800816a:	4604      	mov	r4, r0
 800816c:	460d      	mov	r5, r1
 800816e:	4622      	mov	r2, r4
 8008170:	462b      	mov	r3, r5
 8008172:	4620      	mov	r0, r4
 8008174:	4629      	mov	r1, r5
 8008176:	f7f8 f9e7 	bl	8000548 <__aeabi_dmul>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4680      	mov	r8, r0
 8008180:	4689      	mov	r9, r1
 8008182:	f7f8 f9e1 	bl	8000548 <__aeabi_dmul>
 8008186:	a378      	add	r3, pc, #480	; (adr r3, 8008368 <atan+0x2c8>)
 8008188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818c:	4606      	mov	r6, r0
 800818e:	460f      	mov	r7, r1
 8008190:	f7f8 f9da 	bl	8000548 <__aeabi_dmul>
 8008194:	a376      	add	r3, pc, #472	; (adr r3, 8008370 <atan+0x2d0>)
 8008196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819a:	f7f8 f823 	bl	80001e4 <__adddf3>
 800819e:	4632      	mov	r2, r6
 80081a0:	463b      	mov	r3, r7
 80081a2:	f7f8 f9d1 	bl	8000548 <__aeabi_dmul>
 80081a6:	a374      	add	r3, pc, #464	; (adr r3, 8008378 <atan+0x2d8>)
 80081a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ac:	f7f8 f81a 	bl	80001e4 <__adddf3>
 80081b0:	4632      	mov	r2, r6
 80081b2:	463b      	mov	r3, r7
 80081b4:	f7f8 f9c8 	bl	8000548 <__aeabi_dmul>
 80081b8:	a371      	add	r3, pc, #452	; (adr r3, 8008380 <atan+0x2e0>)
 80081ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081be:	f7f8 f811 	bl	80001e4 <__adddf3>
 80081c2:	4632      	mov	r2, r6
 80081c4:	463b      	mov	r3, r7
 80081c6:	f7f8 f9bf 	bl	8000548 <__aeabi_dmul>
 80081ca:	a36f      	add	r3, pc, #444	; (adr r3, 8008388 <atan+0x2e8>)
 80081cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d0:	f7f8 f808 	bl	80001e4 <__adddf3>
 80081d4:	4632      	mov	r2, r6
 80081d6:	463b      	mov	r3, r7
 80081d8:	f7f8 f9b6 	bl	8000548 <__aeabi_dmul>
 80081dc:	a36c      	add	r3, pc, #432	; (adr r3, 8008390 <atan+0x2f0>)
 80081de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e2:	f7f7 ffff 	bl	80001e4 <__adddf3>
 80081e6:	4642      	mov	r2, r8
 80081e8:	464b      	mov	r3, r9
 80081ea:	f7f8 f9ad 	bl	8000548 <__aeabi_dmul>
 80081ee:	a36a      	add	r3, pc, #424	; (adr r3, 8008398 <atan+0x2f8>)
 80081f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f4:	4680      	mov	r8, r0
 80081f6:	4689      	mov	r9, r1
 80081f8:	4630      	mov	r0, r6
 80081fa:	4639      	mov	r1, r7
 80081fc:	f7f8 f9a4 	bl	8000548 <__aeabi_dmul>
 8008200:	a367      	add	r3, pc, #412	; (adr r3, 80083a0 <atan+0x300>)
 8008202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008206:	f7f7 ffeb 	bl	80001e0 <__aeabi_dsub>
 800820a:	4632      	mov	r2, r6
 800820c:	463b      	mov	r3, r7
 800820e:	f7f8 f99b 	bl	8000548 <__aeabi_dmul>
 8008212:	a365      	add	r3, pc, #404	; (adr r3, 80083a8 <atan+0x308>)
 8008214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008218:	f7f7 ffe2 	bl	80001e0 <__aeabi_dsub>
 800821c:	4632      	mov	r2, r6
 800821e:	463b      	mov	r3, r7
 8008220:	f7f8 f992 	bl	8000548 <__aeabi_dmul>
 8008224:	a362      	add	r3, pc, #392	; (adr r3, 80083b0 <atan+0x310>)
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	f7f7 ffd9 	bl	80001e0 <__aeabi_dsub>
 800822e:	4632      	mov	r2, r6
 8008230:	463b      	mov	r3, r7
 8008232:	f7f8 f989 	bl	8000548 <__aeabi_dmul>
 8008236:	a360      	add	r3, pc, #384	; (adr r3, 80083b8 <atan+0x318>)
 8008238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823c:	f7f7 ffd0 	bl	80001e0 <__aeabi_dsub>
 8008240:	4632      	mov	r2, r6
 8008242:	463b      	mov	r3, r7
 8008244:	f7f8 f980 	bl	8000548 <__aeabi_dmul>
 8008248:	f1ba 3fff 	cmp.w	sl, #4294967295
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	d155      	bne.n	80082fe <atan+0x25e>
 8008252:	4640      	mov	r0, r8
 8008254:	4649      	mov	r1, r9
 8008256:	f7f7 ffc5 	bl	80001e4 <__adddf3>
 800825a:	4622      	mov	r2, r4
 800825c:	462b      	mov	r3, r5
 800825e:	f7f8 f973 	bl	8000548 <__aeabi_dmul>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4620      	mov	r0, r4
 8008268:	4629      	mov	r1, r5
 800826a:	f7f7 ffb9 	bl	80001e0 <__aeabi_dsub>
 800826e:	e72c      	b.n	80080ca <atan+0x2a>
 8008270:	ee10 0a10 	vmov	r0, s0
 8008274:	2200      	movs	r2, #0
 8008276:	4b57      	ldr	r3, [pc, #348]	; (80083d4 <atan+0x334>)
 8008278:	4629      	mov	r1, r5
 800827a:	f7f7 ffb1 	bl	80001e0 <__aeabi_dsub>
 800827e:	2200      	movs	r2, #0
 8008280:	4606      	mov	r6, r0
 8008282:	460f      	mov	r7, r1
 8008284:	4b53      	ldr	r3, [pc, #332]	; (80083d4 <atan+0x334>)
 8008286:	4620      	mov	r0, r4
 8008288:	4629      	mov	r1, r5
 800828a:	f7f7 ffab 	bl	80001e4 <__adddf3>
 800828e:	4602      	mov	r2, r0
 8008290:	460b      	mov	r3, r1
 8008292:	4630      	mov	r0, r6
 8008294:	4639      	mov	r1, r7
 8008296:	f7f8 fa81 	bl	800079c <__aeabi_ddiv>
 800829a:	f04f 0a01 	mov.w	sl, #1
 800829e:	4604      	mov	r4, r0
 80082a0:	460d      	mov	r5, r1
 80082a2:	e764      	b.n	800816e <atan+0xce>
 80082a4:	4b4d      	ldr	r3, [pc, #308]	; (80083dc <atan+0x33c>)
 80082a6:	429e      	cmp	r6, r3
 80082a8:	dc1d      	bgt.n	80082e6 <atan+0x246>
 80082aa:	ee10 0a10 	vmov	r0, s0
 80082ae:	2200      	movs	r2, #0
 80082b0:	4b4b      	ldr	r3, [pc, #300]	; (80083e0 <atan+0x340>)
 80082b2:	4629      	mov	r1, r5
 80082b4:	f7f7 ff94 	bl	80001e0 <__aeabi_dsub>
 80082b8:	2200      	movs	r2, #0
 80082ba:	4606      	mov	r6, r0
 80082bc:	460f      	mov	r7, r1
 80082be:	4b48      	ldr	r3, [pc, #288]	; (80083e0 <atan+0x340>)
 80082c0:	4620      	mov	r0, r4
 80082c2:	4629      	mov	r1, r5
 80082c4:	f7f8 f940 	bl	8000548 <__aeabi_dmul>
 80082c8:	2200      	movs	r2, #0
 80082ca:	4b42      	ldr	r3, [pc, #264]	; (80083d4 <atan+0x334>)
 80082cc:	f7f7 ff8a 	bl	80001e4 <__adddf3>
 80082d0:	4602      	mov	r2, r0
 80082d2:	460b      	mov	r3, r1
 80082d4:	4630      	mov	r0, r6
 80082d6:	4639      	mov	r1, r7
 80082d8:	f7f8 fa60 	bl	800079c <__aeabi_ddiv>
 80082dc:	f04f 0a02 	mov.w	sl, #2
 80082e0:	4604      	mov	r4, r0
 80082e2:	460d      	mov	r5, r1
 80082e4:	e743      	b.n	800816e <atan+0xce>
 80082e6:	462b      	mov	r3, r5
 80082e8:	ee10 2a10 	vmov	r2, s0
 80082ec:	2000      	movs	r0, #0
 80082ee:	493d      	ldr	r1, [pc, #244]	; (80083e4 <atan+0x344>)
 80082f0:	f7f8 fa54 	bl	800079c <__aeabi_ddiv>
 80082f4:	f04f 0a03 	mov.w	sl, #3
 80082f8:	4604      	mov	r4, r0
 80082fa:	460d      	mov	r5, r1
 80082fc:	e737      	b.n	800816e <atan+0xce>
 80082fe:	4640      	mov	r0, r8
 8008300:	4649      	mov	r1, r9
 8008302:	f7f7 ff6f 	bl	80001e4 <__adddf3>
 8008306:	4622      	mov	r2, r4
 8008308:	462b      	mov	r3, r5
 800830a:	f7f8 f91d 	bl	8000548 <__aeabi_dmul>
 800830e:	4e36      	ldr	r6, [pc, #216]	; (80083e8 <atan+0x348>)
 8008310:	4b36      	ldr	r3, [pc, #216]	; (80083ec <atan+0x34c>)
 8008312:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8008316:	4456      	add	r6, sl
 8008318:	449a      	add	sl, r3
 800831a:	e9da 2300 	ldrd	r2, r3, [sl]
 800831e:	f7f7 ff5f 	bl	80001e0 <__aeabi_dsub>
 8008322:	4622      	mov	r2, r4
 8008324:	462b      	mov	r3, r5
 8008326:	f7f7 ff5b 	bl	80001e0 <__aeabi_dsub>
 800832a:	4602      	mov	r2, r0
 800832c:	460b      	mov	r3, r1
 800832e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008332:	f7f7 ff55 	bl	80001e0 <__aeabi_dsub>
 8008336:	f1bb 0f00 	cmp.w	fp, #0
 800833a:	4604      	mov	r4, r0
 800833c:	460d      	mov	r5, r1
 800833e:	f6bf aece 	bge.w	80080de <atan+0x3e>
 8008342:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008346:	4604      	mov	r4, r0
 8008348:	461d      	mov	r5, r3
 800834a:	e6c8      	b.n	80080de <atan+0x3e>
 800834c:	a51c      	add	r5, pc, #112	; (adr r5, 80083c0 <atan+0x320>)
 800834e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008352:	e6c4      	b.n	80080de <atan+0x3e>
 8008354:	f3af 8000 	nop.w
 8008358:	54442d18 	.word	0x54442d18
 800835c:	bff921fb 	.word	0xbff921fb
 8008360:	8800759c 	.word	0x8800759c
 8008364:	7e37e43c 	.word	0x7e37e43c
 8008368:	e322da11 	.word	0xe322da11
 800836c:	3f90ad3a 	.word	0x3f90ad3a
 8008370:	24760deb 	.word	0x24760deb
 8008374:	3fa97b4b 	.word	0x3fa97b4b
 8008378:	a0d03d51 	.word	0xa0d03d51
 800837c:	3fb10d66 	.word	0x3fb10d66
 8008380:	c54c206e 	.word	0xc54c206e
 8008384:	3fb745cd 	.word	0x3fb745cd
 8008388:	920083ff 	.word	0x920083ff
 800838c:	3fc24924 	.word	0x3fc24924
 8008390:	5555550d 	.word	0x5555550d
 8008394:	3fd55555 	.word	0x3fd55555
 8008398:	2c6a6c2f 	.word	0x2c6a6c2f
 800839c:	bfa2b444 	.word	0xbfa2b444
 80083a0:	52defd9a 	.word	0x52defd9a
 80083a4:	3fadde2d 	.word	0x3fadde2d
 80083a8:	af749a6d 	.word	0xaf749a6d
 80083ac:	3fb3b0f2 	.word	0x3fb3b0f2
 80083b0:	fe231671 	.word	0xfe231671
 80083b4:	3fbc71c6 	.word	0x3fbc71c6
 80083b8:	9998ebc4 	.word	0x9998ebc4
 80083bc:	3fc99999 	.word	0x3fc99999
 80083c0:	54442d18 	.word	0x54442d18
 80083c4:	3ff921fb 	.word	0x3ff921fb
 80083c8:	440fffff 	.word	0x440fffff
 80083cc:	7ff00000 	.word	0x7ff00000
 80083d0:	3fdbffff 	.word	0x3fdbffff
 80083d4:	3ff00000 	.word	0x3ff00000
 80083d8:	3ff2ffff 	.word	0x3ff2ffff
 80083dc:	40037fff 	.word	0x40037fff
 80083e0:	3ff80000 	.word	0x3ff80000
 80083e4:	bff00000 	.word	0xbff00000
 80083e8:	08008710 	.word	0x08008710
 80083ec:	08008730 	.word	0x08008730

080083f0 <fabs>:
 80083f0:	ec53 2b10 	vmov	r2, r3, d0
 80083f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80083f8:	ec43 2b10 	vmov	d0, r2, r3
 80083fc:	4770      	bx	lr

080083fe <matherr>:
 80083fe:	2000      	movs	r0, #0
 8008400:	4770      	bx	lr
 8008402:	0000      	movs	r0, r0
 8008404:	0000      	movs	r0, r0
	...

08008408 <nan>:
 8008408:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008410 <nan+0x8>
 800840c:	4770      	bx	lr
 800840e:	bf00      	nop
 8008410:	00000000 	.word	0x00000000
 8008414:	7ff80000 	.word	0x7ff80000

08008418 <_init>:
 8008418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841a:	bf00      	nop
 800841c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841e:	bc08      	pop	{r3}
 8008420:	469e      	mov	lr, r3
 8008422:	4770      	bx	lr

08008424 <_fini>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	bf00      	nop
 8008428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800842a:	bc08      	pop	{r3}
 800842c:	469e      	mov	lr, r3
 800842e:	4770      	bx	lr
