\hypertarget{group___p_w_r___p_v_d__detection__level}{}\doxysection{PWR PVD detection level}
\label{group___p_w_r___p_v_d__detection__level}\index{PWR PVD detection level@{PWR PVD detection level}}
Collaboration diagram for PWR PVD detection level\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___p_v_d__detection__level}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}{PWR\+\_\+\+PVDLEVEL\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}{PWR\+\_\+\+PVDLEVEL\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}{PWR\+\_\+\+PVDLEVEL\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}{PWR\+\_\+\+PVDLEVEL\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}{PWR\+\_\+\+PVDLEVEL\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}{PWR\+\_\+\+PVDLEVEL\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}{PWR\+\_\+\+PVDLEVEL\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}{PWR\+\_\+\+PVDLEVEL\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}\label{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}}
\index{PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_0}{PWR\_PVDLEVEL\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}}}



Definition at line 85 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}\label{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}}
\index{PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_1}{PWR\_PVDLEVEL\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}}}



Definition at line 86 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}\label{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}}
\index{PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_2}{PWR\_PVDLEVEL\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}}}



Definition at line 87 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}\label{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}}
\index{PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_3}{PWR\_PVDLEVEL\_3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}}}



Definition at line 88 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}\label{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}}
\index{PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_4}{PWR\_PVDLEVEL\_4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}}}



Definition at line 89 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}\label{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}}
\index{PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_5}{PWR\_PVDLEVEL\_5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}}}



Definition at line 90 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}\label{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}}
\index{PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_6}{PWR\_PVDLEVEL\_6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}}}



Definition at line 91 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}\label{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}} 
\index{PWR PVD detection level@{PWR PVD detection level}!PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}}
\index{PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}!PWR PVD detection level@{PWR PVD detection level}}
\doxysubsubsection{\texorpdfstring{PWR\_PVDLEVEL\_7}{PWR\_PVDLEVEL\_7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}}}



Definition at line 92 of file stm32f1xx\+\_\+hal\+\_\+pwr.\+h.

