Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:57:48 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.065        0.000                      0                  262        0.156        0.000                      0                  262        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.065        0.000                      0                  262        0.156        0.000                      0                  262        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[1]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[2]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[3]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[5]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[6]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[6]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.065ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.676ns (14.417%)  route 4.013ns (85.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 87.799 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         2.118     9.787    n_0_144_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.435    87.799    clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Kt_reg[7]/C
                         clock pessimism              0.257    88.057    
                         clock uncertainty           -0.035    88.021    
    SLICE_X38Y53         FDRE (Setup_fdre_C_CE)      -0.169    87.852    Kt_reg[7]
  -------------------------------------------------------------------
                         required time                         87.852    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                 78.065    

Slack (MET) :             78.215ns  (required time - arrival time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.857ns (19.215%)  route 3.603ns (80.785%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 87.801 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y55         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  next_state_reg[0]/Q
                         net (fo=10, routed)          1.194     6.749    next_state_reg_n_1_[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.873 r  next_state[2]_i_15/O
                         net (fo=9, routed)           0.843     7.716    next_state[2]_i_15_n_1
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.840 r  next_state[2]_i_4/O
                         net (fo=19, routed)          1.036     8.876    next_state[2]_i_4_n_1
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.153     9.029 r  num_xt_sampled[0]_i_1/O
                         net (fo=1, routed)           0.530     9.559    num_xt_sampled[0]_i_1_n_1
    SLICE_X40Y56         FDRE                                         r  num_xt_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.437    87.801    clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  num_xt_sampled_reg[0]/C
                         clock pessimism              0.257    88.059    
                         clock uncertainty           -0.035    88.023    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)       -0.250    87.773    num_xt_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         87.773    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 78.215    

Slack (MET) :             78.219ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.676ns (15.017%)  route 3.825ns (84.983%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         1.931     9.600    n_0_144_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[16]/C
                         clock pessimism              0.257    88.060    
                         clock uncertainty           -0.035    88.024    
    SLICE_X45Y54         FDRE (Setup_fdre_C_CE)      -0.205    87.819    Kf_reg[16]
  -------------------------------------------------------------------
                         required time                         87.819    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 78.219    

Slack (MET) :             78.219ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.676ns (15.017%)  route 3.825ns (84.983%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         1.931     9.600    n_0_144_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[17]/C
                         clock pessimism              0.257    88.060    
                         clock uncertainty           -0.035    88.024    
    SLICE_X45Y54         FDRE (Setup_fdre_C_CE)      -0.205    87.819    Kf_reg[17]
  -------------------------------------------------------------------
                         required time                         87.819    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 78.219    

Slack (MET) :             78.219ns  (required time - arrival time)
  Source:                 keys_mem_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            Kf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.676ns (15.017%)  route 3.825ns (84.983%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 87.802 - 83.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.099    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  keys_mem_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  keys_mem_address_reg[3]/Q
                         net (fo=8, routed)           0.926     6.481    keys_mem_address_reg__0[3]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  n_0_144_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.969     7.573    n_0_144_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.669 r  n_0_144_BUFG_inst/O
                         net (fo=112, routed)         1.931     9.600    n_0_144_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.438    87.802    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  Kf_reg[23]/C
                         clock pessimism              0.257    88.060    
                         clock uncertainty           -0.035    88.024    
    SLICE_X45Y54         FDRE (Setup_fdre_C_CE)      -0.205    87.819    Kf_reg[23]
  -------------------------------------------------------------------
                         required time                         87.819    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 78.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.371%)  route 0.336ns (61.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.336     1.967    R1/r_Rx_Data
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  R1/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.012    R1/r_Rx_Byte[3]_i_1_n_1
    SLICE_X42Y50         FDRE                                         r  R1/r_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  R1/r_Rx_Byte_reg[3]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.857    R1/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FSM_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.561     1.465    clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  FSM_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_output_reg[2]/Q
                         net (fo=2, routed)           0.112     1.718    FSM_output[2]
    SLICE_X37Y56         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.829     1.979    clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.070     1.551    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.547%)  route 0.348ns (62.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.348     1.979    R1/r_Rx_Data
    SLICE_X42Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.024 r  R1/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.024    R1/r_Rx_Byte[4]_i_1_n_1
    SLICE_X42Y51         FDRE                                         r  R1/r_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  R1/r_Rx_Byte_reg[4]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.857    R1/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  R1/r_Rx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R1/r_Rx_Byte_reg[7]/Q
                         net (fo=9, routed)           0.154     1.761    r_Rx_Byte[7]
    SLICE_X39Y52         FDRE                                         r  key_storage_mem_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.830     1.980    clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  key_storage_mem_reg[4][7]/C
                         clock pessimism             -0.479     1.501    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.078     1.579    key_storage_mem_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.377%)  route 0.133ns (48.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  R1/r_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R1/r_Rx_Byte_reg[0]/Q
                         net (fo=9, routed)           0.133     1.740    r_Rx_Byte[0]
    SLICE_X43Y53         FDRE                                         r  key_storage_mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.980    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  key_storage_mem_reg[6][0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.070     1.551    key_storage_mem_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.152%)  route 0.135ns (48.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  R1/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R1/r_Rx_Byte_reg[6]/Q
                         net (fo=9, routed)           0.135     1.741    r_Rx_Byte[6]
    SLICE_X43Y53         FDRE                                         r  key_storage_mem_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.980    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  key_storage_mem_reg[6][6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.070     1.551    key_storage_mem_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.566%)  route 0.379ns (64.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.564     1.468    R1/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.379     2.010    R1/r_Rx_Data
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  R1/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    R1/r_SM_Main[1]_i_1_n_1
    SLICE_X42Y51         FDRE                                         r  R1/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  R1/r_SM_Main_reg[1]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.857    R1/r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.561%)  route 0.121ns (39.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  input_xt_stream_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  input_xt_stream_reg[0]/Q
                         net (fo=2, routed)           0.121     1.728    input_xt_stream_reg_n_1_[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  input_xt_i_1/O
                         net (fo=1, routed)           0.000     1.773    input_xt_i_1_n_1
    SLICE_X41Y53         FDRE                                         r  input_xt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.980    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  input_xt_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.572    input_xt_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 R1/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.510%)  route 0.155ns (45.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  R1/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R1/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.155     1.762    R1/r_Bit_Index_reg_n_1_[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  R1/r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    R1/r_Rx_Byte[1]_i_1_n_1
    SLICE_X42Y51         FDRE                                         r  R1/r_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  R1/r_Rx_Byte_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120     1.602    R1/r_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.466    R1/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  R1/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  R1/r_Rx_Byte_reg[6]/Q
                         net (fo=9, routed)           0.185     1.792    r_Rx_Byte[6]
    SLICE_X44Y53         FDRE                                         r  key_storage_mem_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.981    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  key_storage_mem_reg[5][6]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.076     1.578    key_storage_mem_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X39Y56   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X39Y56   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X39Y56   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y53   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X47Y54   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X46Y55   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X46Y53   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y53   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X46Y55   Kf_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y53   Kf_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X47Y54   Kf_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X46Y55   Kf_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X46Y53   Kf_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y53   Kf_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X46Y55   Kf_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y53   Kf_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y54   Kf_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y54   Kf_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X46Y53   Kf_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   Kf_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y54   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y55   Kf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y55   Kf_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   Kf_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   Kf_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Kf_reg[18]/C



