WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10750697 heartbeat IPC: 1.21203 cumulative IPC: 1.21203 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 19030768 heartbeat IPC: 1.20772 cumulative IPC: 1.20987 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 27278863 heartbeat IPC: 1.21241 cumulative IPC: 1.21072 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 35536869 heartbeat IPC: 1.21095 cumulative IPC: 1.21078 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 43807808 heartbeat IPC: 1.20906 cumulative IPC: 1.21043 (Simulation time: 0 hr 3 min 58 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 41307763 cumulative IPC: 1.21043 (Simulation time: 0 hr 3 min 58 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 41307763 (Simulation time: 0 hr 3 min 58 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21043 instructions: 50000001 cycles: 41307763
CPU 0 Branch Prediction Accuracy: 99.9502% MPKI: 0.00876 Average ROB Occupancy at Mispredict: 294.656
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00876
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     876815  HIT:     438271  MISS:     438544
LLC LOAD         ACCESS:     438501  HIT:          7  MISS:     438494
LLC RFO          ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     438264  HIT:     438264  MISS:          0
LLC TRANSLATION  ACCESS:         50  HIT:          0  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 285.456 cycles
cpu0_DTLB TOTAL       ACCESS:   13473478  HIT:   13386105  MISS:      87373
cpu0_DTLB LOAD         ACCESS:   13473478  HIT:   13386105  MISS:      87373
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.6236 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16802726  HIT:   13826692  MISS:    2976034
cpu0_L1D LOAD         ACCESS:   13285572  HIT:   10312414  MISS:    2973158
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3510266  HIT:    3507662  MISS:       2604
cpu0_L1D TRANSLATION  ACCESS:       6888  HIT:       6616  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.5399 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1101190  HIT:     662639  MISS:     438551
cpu0_L2C LOAD         ACCESS:     660913  HIT:     222412  MISS:     438501
cpu0_L2C RFO          ACCESS:        763  HIT:        763  MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     439245  HIT:     439245  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        269  HIT:        219  MISS:         50
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 306.451 cycles
cpu0_STLB TOTAL       ACCESS:      11649  HIT:       4786  MISS:       6863
cpu0_STLB LOAD         ACCESS:      11649  HIT:       4786  MISS:       6863
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.775 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      18439
  ROW_BUFFER_MISS:     420104
 AVG DBUS CONGESTED CYCLE:    3.97495
 WQ ROW_BUFFER_HIT:     137997
  ROW_BUFFER_MISS:     300215  FULL:          0
