-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L519Q is SLWR~reg0 at LCFF_X7_Y6_N17
A1L519Q = DFFEAS(A1L522, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L515Q is SLRD~reg0 at LCFF_X1_Y6_N17
A1L515Q = DFFEAS(A1L517, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L512Q is SLOE~reg0 at LCFF_X10_Y7_N21
A1L512Q = DFFEAS(A1L513, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L37Q is FIFO_ADR[1]~reg0 at LCFF_X7_Y6_N23
A1L37Q = DFFEAS(A1L38, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11] at LCFF_X18_Y4_N19
U1_dffe8a[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[11],  ,  , VCC);


--U1_dffe8a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6] at LCFF_X18_Y3_N3
U1_dffe8a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[6],  ,  , VCC);


--Q1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X17_Y3_N17
Q1_power_modified_counter_values[6] = DFFEAS(Q1_countera6, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] at LCFF_X17_Y3_N27
Q1_power_modified_counter_values[11] = DFFEAS(Q1_countera11, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L59 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~77 at LCCOMB_X18_Y3_N2
H1L59 = U1_dffe8a[11] & Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]) # !U1_dffe8a[11] & !Q1_power_modified_counter_values[11] & (U1_dffe8a[6] $ !Q1_power_modified_counter_values[6]);


--U1_dffe8a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5] at LCFF_X19_Y5_N23
U1_dffe8a[5] = DFFEAS(U1L10, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9] at LCFF_X18_Y3_N7
U1_dffe8a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[9],  ,  , VCC);


--Q1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X17_Y3_N23
Q1_power_modified_counter_values[9] = DFFEAS(Q1_countera9, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X17_Y3_N15
Q1_power_modified_counter_values[5] = DFFEAS(Q1_countera5, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L60 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~78 at LCCOMB_X18_Y3_N6
H1L60 = Q1_power_modified_counter_values[5] & U1_dffe8a[5] & (Q1_power_modified_counter_values[9] $ !U1_dffe8a[9]) # !Q1_power_modified_counter_values[5] & !U1_dffe8a[5] & (Q1_power_modified_counter_values[9] $ !U1_dffe8a[9]);


--U1_dffe8a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1] at LCFF_X18_Y5_N23
U1_dffe8a[1] = DFFEAS(U1L4, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7] at LCFF_X17_Y4_N27
U1_dffe8a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[7],  ,  , VCC);


--Q1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X17_Y3_N19
Q1_power_modified_counter_values[7] = DFFEAS(Q1_countera7, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X17_Y3_N7
Q1_power_modified_counter_values[1] = DFFEAS(Q1_countera1, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L61 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 at LCCOMB_X17_Y4_N26
H1L61 = U1_dffe8a[1] & Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]) # !U1_dffe8a[1] & !Q1_power_modified_counter_values[1] & (U1_dffe8a[7] $ !Q1_power_modified_counter_values[7]);


--U1_dffe8a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4] at LCFF_X18_Y4_N9
U1_dffe8a[4] = DFFEAS(U1L8, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3] at LCFF_X18_Y3_N21
U1_dffe8a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[3],  ,  , VCC);


--Q1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X17_Y3_N11
Q1_power_modified_counter_values[3] = DFFEAS(Q1_countera3, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X17_Y3_N13
Q1_power_modified_counter_values[4] = DFFEAS(Q1_countera4, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L62 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~80 at LCCOMB_X18_Y3_N20
H1L62 = Q1_power_modified_counter_values[4] & U1_dffe8a[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]) # !Q1_power_modified_counter_values[4] & !U1_dffe8a[4] & (U1_dffe8a[3] $ !Q1_power_modified_counter_values[3]);


--H1L63 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 at LCCOMB_X18_Y3_N28
H1L63 = H1L60 & H1L61 & H1L62 & H1L59;


--U1_dffe8a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10] at LCFF_X17_Y4_N5
U1_dffe8a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[10],  ,  , VCC);


--Q1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X17_Y3_N25
Q1_power_modified_counter_values[10] = DFFEAS(Q1_countera10, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0] at LCFF_X17_Y4_N17
U1_dffe8a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[0],  ,  , VCC);


--Q1_counter_ffa[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0] at LCFF_X17_Y3_N5
Q1_counter_ffa[0] = DFFEAS(Q1_countera0, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L64 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~82 at LCCOMB_X17_Y4_N16
H1L64 = Q1_power_modified_counter_values[10] & U1_dffe8a[10] & (U1_dffe8a[0] $ Q1_counter_ffa[0]) # !Q1_power_modified_counter_values[10] & !U1_dffe8a[10] & (U1_dffe8a[0] $ Q1_counter_ffa[0]);


--U1_dffe8a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2] at LCFF_X18_Y4_N17
U1_dffe8a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[2],  ,  , VCC);


--U1_dffe8a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8] at LCFF_X17_Y3_N1
U1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_rdptr_g[8],  ,  , VCC);


--Q1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X17_Y3_N21
Q1_power_modified_counter_values[8] = DFFEAS(Q1_countera8, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X17_Y3_N9
Q1_power_modified_counter_values[2] = DFFEAS(Q1_countera2, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1L65 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~83 at LCCOMB_X17_Y3_N0
H1L65 = Q1_power_modified_counter_values[8] & U1_dffe8a[8] & (Q1_power_modified_counter_values[2] $ !U1_dffe8a[2]) # !Q1_power_modified_counter_values[8] & !U1_dffe8a[8] & (Q1_power_modified_counter_values[2] $ !U1_dffe8a[2]);


--H1L58 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X18_Y3_N24
H1L58 = !H1L63 # !H1L65 # !H1L64;


--LED_sync is LED_sync at LCFF_X22_Y4_N9
LED_sync = DFFEAS(A1L528, !BCLK,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[8] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] at LCFF_X20_Y5_N29
LB1_safe_q[8] = DFFEAS(LB1_counter_comb_bita8, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[2] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] at LCFF_X20_Y5_N17
LB1_safe_q[2] = DFFEAS(LB1_counter_comb_bita2, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[16] is I_PWM_accumulator[16] at LCFF_X26_Y4_N17
I_PWM_accumulator[16] = DFFEAS(A1L214, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[16] is Q_PWM_accumulator[16] at LCFF_X25_Y5_N17
Q_PWM_accumulator[16] = DFFEAS(A1L395, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--B1_outbit_o is I2SAudioOut:I2SAO|outbit_o at LCFF_X20_Y3_N3
B1_outbit_o = DFFEAS(B1L92, !GLOBAL(LB1L33),  ,  , B1L93,  ,  ,  ,  );


--DFS0 is DFS0 at LCFF_X26_Y6_N13
DFS0 = DFFEAS(A1L873, GLOBAL(LB1L40),  ,  , A1L874,  ,  ,  ,  );


--DFS1 is DFS1 at LCFF_X26_Y6_N17
DFS1 = DFFEAS(A1L875, GLOBAL(LB1L40),  ,  , A1L874,  ,  ,  ,  );


--state_FX.1011 is state_FX.1011 at LCFF_X7_Y6_N3
state_FX.1011 = DFFEAS(A1L529, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L520 is Select~6181 at LCCOMB_X7_Y6_N12
A1L520 = FLAGC & state_FX.1011;


--state_FX.1100 is state_FX.1100 at LCFF_X7_Y6_N31
state_FX.1100 = DFFEAS(A1L936, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--state_FX.0000 is state_FX.0000 at LCFF_X8_Y6_N31
state_FX.0000 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  ,  , A1L530,  ,  , VCC);


--state_FX.0111 is state_FX.0111 at LCFF_X10_Y7_N27
state_FX.0111 = DFFEAS(A1L531, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L521 is Select~6182 at LCCOMB_X7_Y6_N10
A1L521 = !state_FX.0111 & (state_FX.1100 # state_FX.1011 # !state_FX.0000);


--syncd_write_used[10] is syncd_write_used[10] at LCFF_X12_Y11_N27
syncd_write_used[10] = DFFEAS(A1L1049, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L941 is state_FX~90 at LCCOMB_X7_Y6_N8
A1L941 = syncd_write_used[10] & state_FX.0111;


--A1L522 is Select~6183 at LCCOMB_X7_Y6_N16
A1L522 = !A1L520 & (A1L521 # A1L941 # A1L519Q);


--state_FX.0101 is state_FX.0101 at LCFF_X10_Y7_N25
state_FX.0101 = DFFEAS(A1L927, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--state_FX.0011 is state_FX.0011 at LCFF_X10_Y7_N13
state_FX.0011 = DFFEAS(A1L942, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L523 is Select~6184 at LCCOMB_X8_Y6_N0
A1L523 = A1L515Q & !state_FX.0011;


--A1L524 is Select~6185 at LCCOMB_X8_Y6_N12
A1L524 = state_FX.0101 # A1L523 # state_FX.0111 # !state_FX.0000;


--state_FX.0110 is state_FX.0110 at LCFF_X10_Y7_N5
state_FX.0110 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  ,  , state_FX.0101,  ,  , VCC);


--A1L525 is Select~6186 at LCCOMB_X10_Y7_N4
A1L525 = state_FX.0110 # !state_FX.0000;


--state_FX.0010 is state_FX.0010 at LCFF_X10_Y7_N3
state_FX.0010 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  ,  , state_FX.0001,  ,  , VCC);


--A1L526 is Select~6187 at LCCOMB_X10_Y7_N28
A1L526 = A1L512Q & (!FLAGA # !state_FX.0010) # !A1L512Q & !state_FX.0010 & A1L525;


--A1L527 is Select~6188 at LCCOMB_X7_Y6_N0
A1L527 = state_FX.0111 & (syncd_write_used[10] # A1L37Q) # !state_FX.0111 & state_FX.0000 & (A1L37Q);


--H1_rdptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11] at LCFF_X21_Y6_N23
H1_rdptr_g[11] = DFFEAS(H1L56, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6] at LCFF_X21_Y6_N7
H1_rdptr_g[6] = DFFEAS(H1L49, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--Q1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff at LCFF_X15_Y3_N13
Q1_parity_ff = DFFEAS(Q1L40, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--Q1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity at LCCOMB_X17_Y3_N2
Q1_parity = Q1_parity_ff & H1L66 & VCC # !Q1_parity_ff & !H1L66;

--Q1L41 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT at LCCOMB_X17_Y3_N2
Q1L41 = CARRY(!Q1_parity_ff & !H1L66);


--Q1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0 at LCCOMB_X17_Y3_N4
Q1_countera0 = H1L66 & (Q1_counter_ffa[0] # GND) # !H1L66 & (Q1L41 $ (GND # !Q1_counter_ffa[0]));

--Q1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT at LCCOMB_X17_Y3_N4
Q1L15 = CARRY(H1L66 # !Q1L41);


--Q1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1 at LCCOMB_X17_Y3_N6
Q1_countera1 = Q1L15 & Q1_power_modified_counter_values[1] & (VCC) # !Q1L15 & (Q1_counter_ffa[0] $ (!Q1_power_modified_counter_values[1] & VCC));

--Q1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT at LCCOMB_X17_Y3_N6
Q1L17 = CARRY(Q1_counter_ffa[0] & !Q1L15);


--Q1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2 at LCCOMB_X17_Y3_N8
Q1_countera2 = Q1L17 & (Q1_power_modified_counter_values[1] $ (Q1_power_modified_counter_values[2] & VCC)) # !Q1L17 & (Q1_power_modified_counter_values[2] # GND);

--Q1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT at LCCOMB_X17_Y3_N8
Q1L19 = CARRY(Q1_power_modified_counter_values[1] # !Q1L17);


--Q1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3 at LCCOMB_X17_Y3_N10
Q1_countera3 = Q1L19 & Q1_power_modified_counter_values[3] & (VCC) # !Q1L19 & (Q1_power_modified_counter_values[2] $ (Q1_power_modified_counter_values[3] # GND));

--Q1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT at LCCOMB_X17_Y3_N10
Q1L21 = CARRY(!Q1_power_modified_counter_values[2] & !Q1L19);


--Q1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4 at LCCOMB_X17_Y3_N12
Q1_countera4 = Q1L21 & (Q1_power_modified_counter_values[3] $ (Q1_power_modified_counter_values[4] & VCC)) # !Q1L21 & (Q1_power_modified_counter_values[4] # GND);

--Q1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT at LCCOMB_X17_Y3_N12
Q1L23 = CARRY(Q1_power_modified_counter_values[3] # !Q1L21);


--Q1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5 at LCCOMB_X17_Y3_N14
Q1_countera5 = Q1L23 & (Q1_power_modified_counter_values[5] & VCC) # !Q1L23 & (Q1_power_modified_counter_values[4] $ (Q1_power_modified_counter_values[5] # GND));

--Q1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT at LCCOMB_X17_Y3_N14
Q1L25 = CARRY(!Q1_power_modified_counter_values[4] & !Q1L23);


--Q1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6 at LCCOMB_X17_Y3_N16
Q1_countera6 = Q1L25 & (Q1_power_modified_counter_values[5] $ (Q1_power_modified_counter_values[6] & VCC)) # !Q1L25 & (Q1_power_modified_counter_values[6] # GND);

--Q1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT at LCCOMB_X17_Y3_N16
Q1L27 = CARRY(Q1_power_modified_counter_values[5] # !Q1L25);


--Q1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7 at LCCOMB_X17_Y3_N18
Q1_countera7 = Q1L27 & (Q1_power_modified_counter_values[7] & VCC) # !Q1L27 & (Q1_power_modified_counter_values[6] $ (Q1_power_modified_counter_values[7] # GND));

--Q1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT at LCCOMB_X17_Y3_N18
Q1L29 = CARRY(!Q1_power_modified_counter_values[6] & !Q1L27);


--Q1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8 at LCCOMB_X17_Y3_N20
Q1_countera8 = Q1L29 & (Q1_power_modified_counter_values[7] $ (Q1_power_modified_counter_values[8] & VCC)) # !Q1L29 & (Q1_power_modified_counter_values[8] # GND);

--Q1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT at LCCOMB_X17_Y3_N20
Q1L31 = CARRY(Q1_power_modified_counter_values[7] # !Q1L29);


--Q1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9 at LCCOMB_X17_Y3_N22
Q1_countera9 = Q1L31 & (Q1_power_modified_counter_values[9] & VCC) # !Q1L31 & (Q1_power_modified_counter_values[8] $ (Q1_power_modified_counter_values[9] # GND));

--Q1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT at LCCOMB_X17_Y3_N22
Q1L33 = CARRY(!Q1_power_modified_counter_values[8] & !Q1L31);


--Q1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10 at LCCOMB_X17_Y3_N24
Q1_countera10 = Q1L33 & (Q1_power_modified_counter_values[9] $ (Q1_power_modified_counter_values[10] & VCC)) # !Q1L33 & (Q1_power_modified_counter_values[10] # GND);

--Q1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT at LCCOMB_X17_Y3_N24
Q1L35 = CARRY(Q1_power_modified_counter_values[9] # !Q1L33);


--Q1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 at LCCOMB_X17_Y3_N26
Q1_countera11 = Q1_power_modified_counter_values[11] $ !Q1L35;


--H1_rdptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5] at LCFF_X21_Y6_N19
H1_rdptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[5],  ,  , VCC);


--H1_rdptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9] at LCFF_X18_Y6_N21
H1_rdptr_g[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[9],  ,  , VCC);


--H1_rdptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1] at LCFF_X18_Y6_N25
H1_rdptr_g[1] = DFFEAS(H1L41, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7] at LCFF_X21_Y6_N31
H1_rdptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[7],  ,  , VCC);


--H1_rdptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4] at LCFF_X21_Y6_N1
H1_rdptr_g[4] = DFFEAS(H1L46, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3] at LCFF_X21_Y6_N5
H1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[3],  ,  , VCC);


--H1_rdptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[10] at LCFF_X18_Y6_N11
H1_rdptr_g[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[10],  ,  , VCC);


--H1_rdptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0] at LCFF_X18_Y6_N1
H1_rdptr_g[0] = DFFEAS(H1L39, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2] at LCFF_X20_Y6_N11
H1_rdptr_g[2] = DFFEAS(H1L43, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8] at LCFF_X20_Y6_N13
H1_rdptr_g[8] = DFFEAS(H1L52, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--state_PWM.00000 is state_PWM.00000 at LCFF_X22_Y4_N11
state_PWM.00000 = DFFEAS(A1L534, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00100 is state_PWM.00100 at LCFF_X22_Y4_N7
state_PWM.00100 = DFFEAS(A1L961, !BCLK,  ,  ,  ,  ,  ,  ,  );


--S1_q_a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5] at M4K_X23_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[5]_PORT_A_data_in = VCC;
S1_q_a[5]_PORT_A_data_in_reg = DFFE(S1_q_a[5]_PORT_A_data_in, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_data_in = Rx_register[5];
S1_q_a[5]_PORT_B_data_in_reg = DFFE(S1_q_a[5]_PORT_B_data_in, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[5]_PORT_A_address_reg = DFFE(S1_q_a[5]_PORT_A_address, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[5]_PORT_B_address_reg = DFFE(S1_q_a[5]_PORT_B_address, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_write_enable = GND;
S1_q_a[5]_PORT_A_write_enable_reg = DFFE(S1_q_a[5]_PORT_A_write_enable, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_write_enable = H1L58;
S1_q_a[5]_PORT_B_write_enable_reg = DFFE(S1_q_a[5]_PORT_B_write_enable, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_clock_0 = BCLK;
S1_q_a[5]_clock_1 = GLOBAL(A1L516);
S1_q_a[5]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[5]_PORT_A_data_out = MEMORY(S1_q_a[5]_PORT_A_data_in_reg, S1_q_a[5]_PORT_B_data_in_reg, S1_q_a[5]_PORT_A_address_reg, S1_q_a[5]_PORT_B_address_reg, S1_q_a[5]_PORT_A_write_enable_reg, S1_q_a[5]_PORT_B_write_enable_reg, , , S1_q_a[5]_clock_0, S1_q_a[5]_clock_1, S1_q_a[5]_clock_enable_0, , , );
S1_q_a[5]_PORT_A_data_out_reg = DFFE(S1_q_a[5]_PORT_A_data_out, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5] = S1_q_a[5]_PORT_A_data_out_reg[0];


--S1_q_a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4] at M4K_X23_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[4]_PORT_A_data_in = VCC;
S1_q_a[4]_PORT_A_data_in_reg = DFFE(S1_q_a[4]_PORT_A_data_in, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_data_in = Rx_register[4];
S1_q_a[4]_PORT_B_data_in_reg = DFFE(S1_q_a[4]_PORT_B_data_in, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[4]_PORT_A_address_reg = DFFE(S1_q_a[4]_PORT_A_address, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[4]_PORT_B_address_reg = DFFE(S1_q_a[4]_PORT_B_address, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_write_enable = GND;
S1_q_a[4]_PORT_A_write_enable_reg = DFFE(S1_q_a[4]_PORT_A_write_enable, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_write_enable = H1L58;
S1_q_a[4]_PORT_B_write_enable_reg = DFFE(S1_q_a[4]_PORT_B_write_enable, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_clock_0 = BCLK;
S1_q_a[4]_clock_1 = GLOBAL(A1L516);
S1_q_a[4]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[4]_PORT_A_data_out = MEMORY(S1_q_a[4]_PORT_A_data_in_reg, S1_q_a[4]_PORT_B_data_in_reg, S1_q_a[4]_PORT_A_address_reg, S1_q_a[4]_PORT_B_address_reg, S1_q_a[4]_PORT_A_write_enable_reg, S1_q_a[4]_PORT_B_write_enable_reg, , , S1_q_a[4]_clock_0, S1_q_a[4]_clock_1, S1_q_a[4]_clock_enable_0, , , );
S1_q_a[4]_PORT_A_data_out_reg = DFFE(S1_q_a[4]_PORT_A_data_out, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4] = S1_q_a[4]_PORT_A_data_out_reg[0];


--S1_q_a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6] at M4K_X23_Y1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[6]_PORT_A_data_in = VCC;
S1_q_a[6]_PORT_A_data_in_reg = DFFE(S1_q_a[6]_PORT_A_data_in, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_data_in = Rx_register[6];
S1_q_a[6]_PORT_B_data_in_reg = DFFE(S1_q_a[6]_PORT_B_data_in, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[6]_PORT_A_address_reg = DFFE(S1_q_a[6]_PORT_A_address, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[6]_PORT_B_address_reg = DFFE(S1_q_a[6]_PORT_B_address, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_write_enable = GND;
S1_q_a[6]_PORT_A_write_enable_reg = DFFE(S1_q_a[6]_PORT_A_write_enable, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_write_enable = H1L58;
S1_q_a[6]_PORT_B_write_enable_reg = DFFE(S1_q_a[6]_PORT_B_write_enable, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_clock_0 = BCLK;
S1_q_a[6]_clock_1 = GLOBAL(A1L516);
S1_q_a[6]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[6]_PORT_A_data_out = MEMORY(S1_q_a[6]_PORT_A_data_in_reg, S1_q_a[6]_PORT_B_data_in_reg, S1_q_a[6]_PORT_A_address_reg, S1_q_a[6]_PORT_B_address_reg, S1_q_a[6]_PORT_A_write_enable_reg, S1_q_a[6]_PORT_B_write_enable_reg, , , S1_q_a[6]_clock_0, S1_q_a[6]_clock_1, S1_q_a[6]_clock_enable_0, , , );
S1_q_a[6]_PORT_A_data_out_reg = DFFE(S1_q_a[6]_PORT_A_data_out, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6] = S1_q_a[6]_PORT_A_data_out_reg[0];


--S1_q_a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7] at M4K_X23_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[7]_PORT_A_data_in = VCC;
S1_q_a[7]_PORT_A_data_in_reg = DFFE(S1_q_a[7]_PORT_A_data_in, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_data_in = Rx_register[7];
S1_q_a[7]_PORT_B_data_in_reg = DFFE(S1_q_a[7]_PORT_B_data_in, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[7]_PORT_A_address_reg = DFFE(S1_q_a[7]_PORT_A_address, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[7]_PORT_B_address_reg = DFFE(S1_q_a[7]_PORT_B_address, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_write_enable = GND;
S1_q_a[7]_PORT_A_write_enable_reg = DFFE(S1_q_a[7]_PORT_A_write_enable, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_write_enable = H1L58;
S1_q_a[7]_PORT_B_write_enable_reg = DFFE(S1_q_a[7]_PORT_B_write_enable, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_clock_0 = BCLK;
S1_q_a[7]_clock_1 = GLOBAL(A1L516);
S1_q_a[7]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[7]_PORT_A_data_out = MEMORY(S1_q_a[7]_PORT_A_data_in_reg, S1_q_a[7]_PORT_B_data_in_reg, S1_q_a[7]_PORT_A_address_reg, S1_q_a[7]_PORT_B_address_reg, S1_q_a[7]_PORT_A_write_enable_reg, S1_q_a[7]_PORT_B_write_enable_reg, , , S1_q_a[7]_clock_0, S1_q_a[7]_clock_1, S1_q_a[7]_clock_enable_0, , , );
S1_q_a[7]_PORT_A_data_out_reg = DFFE(S1_q_a[7]_PORT_A_data_out, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7] = S1_q_a[7]_PORT_A_data_out_reg[0];


--A1L878 is rtl~348 at LCCOMB_X22_Y4_N4
A1L878 = S1_q_a[6] & !S1_q_a[7];


--S1_q_a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3] at M4K_X23_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[3]_PORT_A_data_in = VCC;
S1_q_a[3]_PORT_A_data_in_reg = DFFE(S1_q_a[3]_PORT_A_data_in, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_data_in = Rx_register[3];
S1_q_a[3]_PORT_B_data_in_reg = DFFE(S1_q_a[3]_PORT_B_data_in, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[3]_PORT_A_address_reg = DFFE(S1_q_a[3]_PORT_A_address, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[3]_PORT_B_address_reg = DFFE(S1_q_a[3]_PORT_B_address, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_write_enable = GND;
S1_q_a[3]_PORT_A_write_enable_reg = DFFE(S1_q_a[3]_PORT_A_write_enable, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_write_enable = H1L58;
S1_q_a[3]_PORT_B_write_enable_reg = DFFE(S1_q_a[3]_PORT_B_write_enable, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_clock_0 = BCLK;
S1_q_a[3]_clock_1 = GLOBAL(A1L516);
S1_q_a[3]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[3]_PORT_A_data_out = MEMORY(S1_q_a[3]_PORT_A_data_in_reg, S1_q_a[3]_PORT_B_data_in_reg, S1_q_a[3]_PORT_A_address_reg, S1_q_a[3]_PORT_B_address_reg, S1_q_a[3]_PORT_A_write_enable_reg, S1_q_a[3]_PORT_B_write_enable_reg, , , S1_q_a[3]_clock_0, S1_q_a[3]_clock_1, S1_q_a[3]_clock_enable_0, , , );
S1_q_a[3]_PORT_A_data_out_reg = DFFE(S1_q_a[3]_PORT_A_data_out, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3] = S1_q_a[3]_PORT_A_data_out_reg[0];


--S1_q_a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2] at M4K_X23_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[2]_PORT_A_data_in = VCC;
S1_q_a[2]_PORT_A_data_in_reg = DFFE(S1_q_a[2]_PORT_A_data_in, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_data_in = Rx_register[2];
S1_q_a[2]_PORT_B_data_in_reg = DFFE(S1_q_a[2]_PORT_B_data_in, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[2]_PORT_A_address_reg = DFFE(S1_q_a[2]_PORT_A_address, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[2]_PORT_B_address_reg = DFFE(S1_q_a[2]_PORT_B_address, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_write_enable = GND;
S1_q_a[2]_PORT_A_write_enable_reg = DFFE(S1_q_a[2]_PORT_A_write_enable, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_write_enable = H1L58;
S1_q_a[2]_PORT_B_write_enable_reg = DFFE(S1_q_a[2]_PORT_B_write_enable, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_clock_0 = BCLK;
S1_q_a[2]_clock_1 = GLOBAL(A1L516);
S1_q_a[2]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[2]_PORT_A_data_out = MEMORY(S1_q_a[2]_PORT_A_data_in_reg, S1_q_a[2]_PORT_B_data_in_reg, S1_q_a[2]_PORT_A_address_reg, S1_q_a[2]_PORT_B_address_reg, S1_q_a[2]_PORT_A_write_enable_reg, S1_q_a[2]_PORT_B_write_enable_reg, , , S1_q_a[2]_clock_0, S1_q_a[2]_clock_1, S1_q_a[2]_clock_enable_0, , , );
S1_q_a[2]_PORT_A_data_out_reg = DFFE(S1_q_a[2]_PORT_A_data_out, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2] = S1_q_a[2]_PORT_A_data_out_reg[0];


--S1_q_a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1] at M4K_X23_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[1]_PORT_A_data_in = VCC;
S1_q_a[1]_PORT_A_data_in_reg = DFFE(S1_q_a[1]_PORT_A_data_in, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_data_in = Rx_register[1];
S1_q_a[1]_PORT_B_data_in_reg = DFFE(S1_q_a[1]_PORT_B_data_in, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[1]_PORT_A_address_reg = DFFE(S1_q_a[1]_PORT_A_address, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[1]_PORT_B_address_reg = DFFE(S1_q_a[1]_PORT_B_address, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_write_enable = GND;
S1_q_a[1]_PORT_A_write_enable_reg = DFFE(S1_q_a[1]_PORT_A_write_enable, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_write_enable = H1L58;
S1_q_a[1]_PORT_B_write_enable_reg = DFFE(S1_q_a[1]_PORT_B_write_enable, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_clock_0 = BCLK;
S1_q_a[1]_clock_1 = GLOBAL(A1L516);
S1_q_a[1]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[1]_PORT_A_data_out = MEMORY(S1_q_a[1]_PORT_A_data_in_reg, S1_q_a[1]_PORT_B_data_in_reg, S1_q_a[1]_PORT_A_address_reg, S1_q_a[1]_PORT_B_address_reg, S1_q_a[1]_PORT_A_write_enable_reg, S1_q_a[1]_PORT_B_write_enable_reg, , , S1_q_a[1]_clock_0, S1_q_a[1]_clock_1, S1_q_a[1]_clock_enable_0, , , );
S1_q_a[1]_PORT_A_data_out_reg = DFFE(S1_q_a[1]_PORT_A_data_out, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1] = S1_q_a[1]_PORT_A_data_out_reg[0];


--S1_q_a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] at M4K_X23_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[0]_PORT_A_data_in = VCC;
S1_q_a[0]_PORT_A_data_in_reg = DFFE(S1_q_a[0]_PORT_A_data_in, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_data_in = Rx_register[0];
S1_q_a[0]_PORT_B_data_in_reg = DFFE(S1_q_a[0]_PORT_B_data_in, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[0]_PORT_A_address_reg = DFFE(S1_q_a[0]_PORT_A_address, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[0]_PORT_B_address_reg = DFFE(S1_q_a[0]_PORT_B_address, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_write_enable = GND;
S1_q_a[0]_PORT_A_write_enable_reg = DFFE(S1_q_a[0]_PORT_A_write_enable, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_write_enable = H1L58;
S1_q_a[0]_PORT_B_write_enable_reg = DFFE(S1_q_a[0]_PORT_B_write_enable, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_clock_0 = BCLK;
S1_q_a[0]_clock_1 = GLOBAL(A1L516);
S1_q_a[0]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[0]_PORT_A_data_out = MEMORY(S1_q_a[0]_PORT_A_data_in_reg, S1_q_a[0]_PORT_B_data_in_reg, S1_q_a[0]_PORT_A_address_reg, S1_q_a[0]_PORT_B_address_reg, S1_q_a[0]_PORT_A_write_enable_reg, S1_q_a[0]_PORT_B_write_enable_reg, , , S1_q_a[0]_clock_0, S1_q_a[0]_clock_1, S1_q_a[0]_clock_enable_0, , , );
S1_q_a[0]_PORT_A_data_out_reg = DFFE(S1_q_a[0]_PORT_A_data_out, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0] = S1_q_a[0]_PORT_A_data_out_reg[0];


--A1L879 is rtl~349 at LCCOMB_X22_Y4_N2
A1L879 = S1_q_a[2] & S1_q_a[0] & S1_q_a[1] & S1_q_a[3];


--A1L880 is rtl~350 at LCCOMB_X22_Y4_N20
A1L880 = S1_q_a[5] & A1L878 & S1_q_a[4] & A1L879;


--A1L528 is Select~6189 at LCCOMB_X22_Y4_N8
A1L528 = state_PWM.00100 & (A1L880 $ (LED_sync)) # !state_PWM.00100 & (state_PWM.00000 & LED_sync);


--LB1_safe_q[7] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] at LCFF_X20_Y5_N27
LB1_safe_q[7] = DFFEAS(LB1_counter_comb_bita7, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[6] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] at LCFF_X20_Y5_N25
LB1_safe_q[6] = DFFEAS(LB1_counter_comb_bita6, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[5] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] at LCFF_X20_Y5_N23
LB1_safe_q[5] = DFFEAS(LB1_counter_comb_bita5, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[4] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] at LCFF_X20_Y5_N21
LB1_safe_q[4] = DFFEAS(LB1_counter_comb_bita4, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[3] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] at LCFF_X20_Y5_N19
LB1_safe_q[3] = DFFEAS(LB1_counter_comb_bita3, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[1] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] at LCFF_X20_Y5_N15
LB1_safe_q[1] = DFFEAS(LB1_counter_comb_bita1, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[0] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] at LCFF_X20_Y5_N13
LB1_safe_q[0] = DFFEAS(LB1_counter_comb_bita0, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_counter_comb_bita0 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0 at LCCOMB_X20_Y5_N12
LB1_counter_comb_bita0 = LB1_safe_q[0] $ VCC;

--LB1L2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0~COUT at LCCOMB_X20_Y5_N12
LB1L2 = CARRY(LB1_safe_q[0]);


--LB1_counter_comb_bita1 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1 at LCCOMB_X20_Y5_N14
LB1_counter_comb_bita1 = LB1_safe_q[1] & !LB1L2 # !LB1_safe_q[1] & (LB1L2 # GND);

--LB1L4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1~COUT at LCCOMB_X20_Y5_N14
LB1L4 = CARRY(!LB1L2 # !LB1_safe_q[1]);


--LB1_counter_comb_bita2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2 at LCCOMB_X20_Y5_N16
LB1_counter_comb_bita2 = LB1_safe_q[2] & (LB1L4 $ GND) # !LB1_safe_q[2] & !LB1L4 & VCC;

--LB1L6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2~COUT at LCCOMB_X20_Y5_N16
LB1L6 = CARRY(LB1_safe_q[2] & !LB1L4);


--LB1_counter_comb_bita3 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3 at LCCOMB_X20_Y5_N18
LB1_counter_comb_bita3 = LB1_safe_q[3] & !LB1L6 # !LB1_safe_q[3] & (LB1L6 # GND);

--LB1L8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3~COUT at LCCOMB_X20_Y5_N18
LB1L8 = CARRY(!LB1L6 # !LB1_safe_q[3]);


--LB1_counter_comb_bita4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4 at LCCOMB_X20_Y5_N20
LB1_counter_comb_bita4 = LB1_safe_q[4] & (LB1L8 $ GND) # !LB1_safe_q[4] & !LB1L8 & VCC;

--LB1L10 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4~COUT at LCCOMB_X20_Y5_N20
LB1L10 = CARRY(LB1_safe_q[4] & !LB1L8);


--LB1_counter_comb_bita5 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5 at LCCOMB_X20_Y5_N22
LB1_counter_comb_bita5 = LB1_safe_q[5] & !LB1L10 # !LB1_safe_q[5] & (LB1L10 # GND);

--LB1L12 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5~COUT at LCCOMB_X20_Y5_N22
LB1L12 = CARRY(!LB1L10 # !LB1_safe_q[5]);


--LB1_counter_comb_bita6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6 at LCCOMB_X20_Y5_N24
LB1_counter_comb_bita6 = LB1_safe_q[6] & (LB1L12 $ GND) # !LB1_safe_q[6] & !LB1L12 & VCC;

--LB1L14 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6~COUT at LCCOMB_X20_Y5_N24
LB1L14 = CARRY(LB1_safe_q[6] & !LB1L12);


--LB1_counter_comb_bita7 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7 at LCCOMB_X20_Y5_N26
LB1_counter_comb_bita7 = LB1_safe_q[7] & !LB1L14 # !LB1_safe_q[7] & (LB1L14 # GND);

--LB1L16 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7~COUT at LCCOMB_X20_Y5_N26
LB1L16 = CARRY(!LB1L14 # !LB1_safe_q[7]);


--LB1_counter_comb_bita8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8 at LCCOMB_X20_Y5_N28
LB1_counter_comb_bita8 = LB1_safe_q[8] $ !LB1L16;


--I_PWM_accumulator[15] is I_PWM_accumulator[15] at LCFF_X26_Y4_N15
I_PWM_accumulator[15] = DFFEAS(A1L211, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[15] is I_Data_in[15] at LCFF_X27_Y5_N17
I_Data_in[15] = DFFEAS(A1L133, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[14] is I_PWM_accumulator[14] at LCFF_X26_Y4_N13
I_PWM_accumulator[14] = DFFEAS(A1L208, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[14] is I_Data_in[14] at LCFF_X26_Y4_N29
I_Data_in[14] = DFFEAS(A1L131, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[13] is I_PWM_accumulator[13] at LCFF_X26_Y4_N11
I_PWM_accumulator[13] = DFFEAS(A1L205, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[13] is I_Data_in[13] at LCFF_X26_Y4_N23
I_Data_in[13] = DFFEAS(A1L129, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[12] is I_PWM_accumulator[12] at LCFF_X26_Y4_N9
I_PWM_accumulator[12] = DFFEAS(A1L202, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[12] is I_Data_in[12] at LCFF_X26_Y4_N21
I_Data_in[12] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[12],  ,  , VCC);


--I_PWM_accumulator[11] is I_PWM_accumulator[11] at LCFF_X26_Y4_N7
I_PWM_accumulator[11] = DFFEAS(A1L199, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[11] is I_Data_in[11] at LCFF_X26_Y4_N19
I_Data_in[11] = DFFEAS(A1L126, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[10] is I_PWM_accumulator[10] at LCFF_X26_Y4_N5
I_PWM_accumulator[10] = DFFEAS(A1L196, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[10] is I_Data_in[10] at LCFF_X26_Y4_N25
I_Data_in[10] = DFFEAS(A1L124, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[9] is I_PWM_accumulator[9] at LCFF_X26_Y4_N3
I_PWM_accumulator[9] = DFFEAS(A1L193, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[9] is I_Data_in[9] at LCFF_X26_Y4_N27
I_Data_in[9] = DFFEAS(A1L122, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[8] is I_PWM_accumulator[8] at LCFF_X26_Y4_N1
I_PWM_accumulator[8] = DFFEAS(A1L190, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[8] is I_Data_in[8] at LCFF_X26_Y4_N31
I_Data_in[8] = DFFEAS(A1L120, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[7] is I_PWM_accumulator[7] at LCFF_X26_Y5_N31
I_PWM_accumulator[7] = DFFEAS(A1L187, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[7] is I_Data_in[7] at LCFF_X26_Y5_N13
I_Data_in[7] = DFFEAS(A1L118, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[6] is I_PWM_accumulator[6] at LCFF_X26_Y5_N29
I_PWM_accumulator[6] = DFFEAS(A1L184, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[6] is I_Data_in[6] at LCFF_X26_Y5_N3
I_Data_in[6] = DFFEAS(A1L116, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[5] is I_PWM_accumulator[5] at LCFF_X26_Y5_N27
I_PWM_accumulator[5] = DFFEAS(A1L181, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[5] is I_Data_in[5] at LCFF_X26_Y5_N5
I_Data_in[5] = DFFEAS(A1L114, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[4] is I_PWM_accumulator[4] at LCFF_X26_Y5_N25
I_PWM_accumulator[4] = DFFEAS(A1L178, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[4] is I_Data_in[4] at LCFF_X26_Y5_N15
I_Data_in[4] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[4],  ,  , VCC);


--I_PWM_accumulator[3] is I_PWM_accumulator[3] at LCFF_X26_Y5_N23
I_PWM_accumulator[3] = DFFEAS(A1L175, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[3] is I_Data_in[3] at LCFF_X26_Y5_N11
I_Data_in[3] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[3],  ,  , VCC);


--I_PWM_accumulator[2] is I_PWM_accumulator[2] at LCFF_X26_Y5_N21
I_PWM_accumulator[2] = DFFEAS(A1L172, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[2] is I_Data_in[2] at LCFF_X26_Y5_N1
I_Data_in[2] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[2],  ,  , VCC);


--I_PWM_accumulator[1] is I_PWM_accumulator[1] at LCFF_X26_Y5_N19
I_PWM_accumulator[1] = DFFEAS(A1L169, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[1] is I_Data_in[1] at LCFF_X26_Y5_N7
I_Data_in[1] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[1],  ,  , VCC);


--I_PWM_accumulator[0] is I_PWM_accumulator[0] at LCFF_X26_Y5_N17
I_PWM_accumulator[0] = DFFEAS(A1L166, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[0] is I_Data_in[0] at LCFF_X26_Y5_N9
I_Data_in[0] = DFFEAS(A1L108, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L166 is I_PWM_accumulator[0]~136 at LCCOMB_X26_Y5_N16
A1L166 = I_PWM_accumulator[0] & (I_Data_in[0] $ VCC) # !I_PWM_accumulator[0] & I_Data_in[0] & VCC;

--A1L167 is I_PWM_accumulator[0]~137 at LCCOMB_X26_Y5_N16
A1L167 = CARRY(I_PWM_accumulator[0] & I_Data_in[0]);


--A1L169 is I_PWM_accumulator[1]~138 at LCCOMB_X26_Y5_N18
A1L169 = I_Data_in[1] & (I_PWM_accumulator[1] & A1L167 & VCC # !I_PWM_accumulator[1] & !A1L167) # !I_Data_in[1] & (I_PWM_accumulator[1] & !A1L167 # !I_PWM_accumulator[1] & (A1L167 # GND));

--A1L170 is I_PWM_accumulator[1]~139 at LCCOMB_X26_Y5_N18
A1L170 = CARRY(I_Data_in[1] & !I_PWM_accumulator[1] & !A1L167 # !I_Data_in[1] & (!A1L167 # !I_PWM_accumulator[1]));


--A1L172 is I_PWM_accumulator[2]~140 at LCCOMB_X26_Y5_N20
A1L172 = (I_PWM_accumulator[2] $ I_Data_in[2] $ !A1L170) # GND;

--A1L173 is I_PWM_accumulator[2]~141 at LCCOMB_X26_Y5_N20
A1L173 = CARRY(I_PWM_accumulator[2] & (I_Data_in[2] # !A1L170) # !I_PWM_accumulator[2] & I_Data_in[2] & !A1L170);


--A1L175 is I_PWM_accumulator[3]~142 at LCCOMB_X26_Y5_N22
A1L175 = I_Data_in[3] & (I_PWM_accumulator[3] & A1L173 & VCC # !I_PWM_accumulator[3] & !A1L173) # !I_Data_in[3] & (I_PWM_accumulator[3] & !A1L173 # !I_PWM_accumulator[3] & (A1L173 # GND));

--A1L176 is I_PWM_accumulator[3]~143 at LCCOMB_X26_Y5_N22
A1L176 = CARRY(I_Data_in[3] & !I_PWM_accumulator[3] & !A1L173 # !I_Data_in[3] & (!A1L173 # !I_PWM_accumulator[3]));


--A1L178 is I_PWM_accumulator[4]~144 at LCCOMB_X26_Y5_N24
A1L178 = (I_PWM_accumulator[4] $ I_Data_in[4] $ !A1L176) # GND;

--A1L179 is I_PWM_accumulator[4]~145 at LCCOMB_X26_Y5_N24
A1L179 = CARRY(I_PWM_accumulator[4] & (I_Data_in[4] # !A1L176) # !I_PWM_accumulator[4] & I_Data_in[4] & !A1L176);


--A1L181 is I_PWM_accumulator[5]~146 at LCCOMB_X26_Y5_N26
A1L181 = I_Data_in[5] & (I_PWM_accumulator[5] & A1L179 & VCC # !I_PWM_accumulator[5] & !A1L179) # !I_Data_in[5] & (I_PWM_accumulator[5] & !A1L179 # !I_PWM_accumulator[5] & (A1L179 # GND));

--A1L182 is I_PWM_accumulator[5]~147 at LCCOMB_X26_Y5_N26
A1L182 = CARRY(I_Data_in[5] & !I_PWM_accumulator[5] & !A1L179 # !I_Data_in[5] & (!A1L179 # !I_PWM_accumulator[5]));


--A1L184 is I_PWM_accumulator[6]~148 at LCCOMB_X26_Y5_N28
A1L184 = (I_Data_in[6] $ I_PWM_accumulator[6] $ !A1L182) # GND;

--A1L185 is I_PWM_accumulator[6]~149 at LCCOMB_X26_Y5_N28
A1L185 = CARRY(I_Data_in[6] & (I_PWM_accumulator[6] # !A1L182) # !I_Data_in[6] & I_PWM_accumulator[6] & !A1L182);


--A1L187 is I_PWM_accumulator[7]~150 at LCCOMB_X26_Y5_N30
A1L187 = I_Data_in[7] & (I_PWM_accumulator[7] & A1L185 & VCC # !I_PWM_accumulator[7] & !A1L185) # !I_Data_in[7] & (I_PWM_accumulator[7] & !A1L185 # !I_PWM_accumulator[7] & (A1L185 # GND));

--A1L188 is I_PWM_accumulator[7]~151 at LCCOMB_X26_Y5_N30
A1L188 = CARRY(I_Data_in[7] & !I_PWM_accumulator[7] & !A1L185 # !I_Data_in[7] & (!A1L185 # !I_PWM_accumulator[7]));


--A1L190 is I_PWM_accumulator[8]~152 at LCCOMB_X26_Y4_N0
A1L190 = (I_Data_in[8] $ I_PWM_accumulator[8] $ !A1L188) # GND;

--A1L191 is I_PWM_accumulator[8]~153 at LCCOMB_X26_Y4_N0
A1L191 = CARRY(I_Data_in[8] & (I_PWM_accumulator[8] # !A1L188) # !I_Data_in[8] & I_PWM_accumulator[8] & !A1L188);


--A1L193 is I_PWM_accumulator[9]~154 at LCCOMB_X26_Y4_N2
A1L193 = I_Data_in[9] & (I_PWM_accumulator[9] & A1L191 & VCC # !I_PWM_accumulator[9] & !A1L191) # !I_Data_in[9] & (I_PWM_accumulator[9] & !A1L191 # !I_PWM_accumulator[9] & (A1L191 # GND));

--A1L194 is I_PWM_accumulator[9]~155 at LCCOMB_X26_Y4_N2
A1L194 = CARRY(I_Data_in[9] & !I_PWM_accumulator[9] & !A1L191 # !I_Data_in[9] & (!A1L191 # !I_PWM_accumulator[9]));


--A1L196 is I_PWM_accumulator[10]~156 at LCCOMB_X26_Y4_N4
A1L196 = (I_Data_in[10] $ I_PWM_accumulator[10] $ !A1L194) # GND;

--A1L197 is I_PWM_accumulator[10]~157 at LCCOMB_X26_Y4_N4
A1L197 = CARRY(I_Data_in[10] & (I_PWM_accumulator[10] # !A1L194) # !I_Data_in[10] & I_PWM_accumulator[10] & !A1L194);


--A1L199 is I_PWM_accumulator[11]~158 at LCCOMB_X26_Y4_N6
A1L199 = I_PWM_accumulator[11] & (I_Data_in[11] & A1L197 & VCC # !I_Data_in[11] & !A1L197) # !I_PWM_accumulator[11] & (I_Data_in[11] & !A1L197 # !I_Data_in[11] & (A1L197 # GND));

--A1L200 is I_PWM_accumulator[11]~159 at LCCOMB_X26_Y4_N6
A1L200 = CARRY(I_PWM_accumulator[11] & !I_Data_in[11] & !A1L197 # !I_PWM_accumulator[11] & (!A1L197 # !I_Data_in[11]));


--A1L202 is I_PWM_accumulator[12]~160 at LCCOMB_X26_Y4_N8
A1L202 = (I_Data_in[12] $ I_PWM_accumulator[12] $ !A1L200) # GND;

--A1L203 is I_PWM_accumulator[12]~161 at LCCOMB_X26_Y4_N8
A1L203 = CARRY(I_Data_in[12] & (I_PWM_accumulator[12] # !A1L200) # !I_Data_in[12] & I_PWM_accumulator[12] & !A1L200);


--A1L205 is I_PWM_accumulator[13]~162 at LCCOMB_X26_Y4_N10
A1L205 = I_PWM_accumulator[13] & (I_Data_in[13] & A1L203 & VCC # !I_Data_in[13] & !A1L203) # !I_PWM_accumulator[13] & (I_Data_in[13] & !A1L203 # !I_Data_in[13] & (A1L203 # GND));

--A1L206 is I_PWM_accumulator[13]~163 at LCCOMB_X26_Y4_N10
A1L206 = CARRY(I_PWM_accumulator[13] & !I_Data_in[13] & !A1L203 # !I_PWM_accumulator[13] & (!A1L203 # !I_Data_in[13]));


--A1L208 is I_PWM_accumulator[14]~164 at LCCOMB_X26_Y4_N12
A1L208 = (I_PWM_accumulator[14] $ I_Data_in[14] $ !A1L206) # GND;

--A1L209 is I_PWM_accumulator[14]~165 at LCCOMB_X26_Y4_N12
A1L209 = CARRY(I_PWM_accumulator[14] & (I_Data_in[14] # !A1L206) # !I_PWM_accumulator[14] & I_Data_in[14] & !A1L206);


--A1L211 is I_PWM_accumulator[15]~166 at LCCOMB_X26_Y4_N14
A1L211 = I_Data_in[15] & (I_PWM_accumulator[15] & A1L209 & VCC # !I_PWM_accumulator[15] & !A1L209) # !I_Data_in[15] & (I_PWM_accumulator[15] & !A1L209 # !I_PWM_accumulator[15] & (A1L209 # GND));

--A1L212 is I_PWM_accumulator[15]~167 at LCCOMB_X26_Y4_N14
A1L212 = CARRY(I_Data_in[15] & !I_PWM_accumulator[15] & !A1L209 # !I_Data_in[15] & (!A1L209 # !I_PWM_accumulator[15]));


--A1L214 is I_PWM_accumulator[16]~168 at LCCOMB_X26_Y4_N16
A1L214 = !A1L212;


--Q_PWM_accumulator[15] is Q_PWM_accumulator[15] at LCFF_X25_Y5_N15
Q_PWM_accumulator[15] = DFFEAS(A1L392, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[15] is Q_Data_in[15] at LCFF_X27_Y5_N5
Q_Data_in[15] = DFFEAS(A1L319, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[14] is Q_PWM_accumulator[14] at LCFF_X25_Y5_N13
Q_PWM_accumulator[14] = DFFEAS(A1L389, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[14] is Q_Data_in[14] at LCFF_X25_Y5_N29
Q_Data_in[14] = DFFEAS(A1L317, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[13] is Q_PWM_accumulator[13] at LCFF_X25_Y5_N11
Q_PWM_accumulator[13] = DFFEAS(A1L386, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[13] is Q_Data_in[13] at LCFF_X25_Y5_N23
Q_Data_in[13] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[13],  ,  , VCC);


--Q_PWM_accumulator[12] is Q_PWM_accumulator[12] at LCFF_X25_Y5_N9
Q_PWM_accumulator[12] = DFFEAS(A1L383, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[12] is Q_Data_in[12] at LCFF_X25_Y5_N21
Q_Data_in[12] = DFFEAS(A1L314, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[11] is Q_PWM_accumulator[11] at LCFF_X25_Y5_N7
Q_PWM_accumulator[11] = DFFEAS(A1L380, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[11] is Q_Data_in[11] at LCFF_X25_Y5_N19
Q_Data_in[11] = DFFEAS(A1L312, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[10] is Q_PWM_accumulator[10] at LCFF_X25_Y5_N5
Q_PWM_accumulator[10] = DFFEAS(A1L377, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[10] is Q_Data_in[10] at LCFF_X25_Y5_N25
Q_Data_in[10] = DFFEAS(A1L310, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[9] is Q_PWM_accumulator[9] at LCFF_X25_Y5_N3
Q_PWM_accumulator[9] = DFFEAS(A1L374, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[9] is Q_Data_in[9] at LCFF_X25_Y5_N27
Q_Data_in[9] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[9],  ,  , VCC);


--Q_PWM_accumulator[8] is Q_PWM_accumulator[8] at LCFF_X25_Y5_N1
Q_PWM_accumulator[8] = DFFEAS(A1L371, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[8] is Q_Data_in[8] at LCFF_X25_Y5_N31
Q_Data_in[8] = DFFEAS(A1L307, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[7] is Q_PWM_accumulator[7] at LCFF_X25_Y6_N31
Q_PWM_accumulator[7] = DFFEAS(A1L368, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[7] is Q_Data_in[7] at LCFF_X25_Y6_N7
Q_Data_in[7] = DFFEAS(A1L305, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[6] is Q_PWM_accumulator[6] at LCFF_X25_Y6_N29
Q_PWM_accumulator[6] = DFFEAS(A1L365, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[6] is Q_Data_in[6] at LCFF_X25_Y6_N1
Q_Data_in[6] = DFFEAS(A1L303, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[5] is Q_PWM_accumulator[5] at LCFF_X25_Y6_N27
Q_PWM_accumulator[5] = DFFEAS(A1L362, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[5] is Q_Data_in[5] at LCFF_X25_Y6_N11
Q_Data_in[5] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[5],  ,  , VCC);


--Q_PWM_accumulator[4] is Q_PWM_accumulator[4] at LCFF_X25_Y6_N25
Q_PWM_accumulator[4] = DFFEAS(A1L359, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[4] is Q_Data_in[4] at LCFF_X25_Y6_N9
Q_Data_in[4] = DFFEAS(A1L300, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[3] is Q_PWM_accumulator[3] at LCFF_X25_Y6_N23
Q_PWM_accumulator[3] = DFFEAS(A1L356, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[3] is Q_Data_in[3] at LCFF_X25_Y6_N13
Q_Data_in[3] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[3],  ,  , VCC);


--Q_PWM_accumulator[2] is Q_PWM_accumulator[2] at LCFF_X25_Y6_N21
Q_PWM_accumulator[2] = DFFEAS(A1L353, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[2] is Q_Data_in[2] at LCFF_X25_Y6_N3
Q_Data_in[2] = DFFEAS(A1L297, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[1] is Q_PWM_accumulator[1] at LCFF_X25_Y6_N19
Q_PWM_accumulator[1] = DFFEAS(A1L350, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[1] is Q_Data_in[1] at LCFF_X25_Y6_N5
Q_Data_in[1] = DFFEAS(A1L295, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[0] is Q_PWM_accumulator[0] at LCFF_X25_Y6_N17
Q_PWM_accumulator[0] = DFFEAS(A1L347, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[0] is Q_Data_in[0] at LCFF_X25_Y6_N15
Q_Data_in[0] = DFFEAS(A1L293, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L347 is Q_PWM_accumulator[0]~136 at LCCOMB_X25_Y6_N16
A1L347 = Q_PWM_accumulator[0] & (Q_Data_in[0] $ VCC) # !Q_PWM_accumulator[0] & Q_Data_in[0] & VCC;

--A1L348 is Q_PWM_accumulator[0]~137 at LCCOMB_X25_Y6_N16
A1L348 = CARRY(Q_PWM_accumulator[0] & Q_Data_in[0]);


--A1L350 is Q_PWM_accumulator[1]~138 at LCCOMB_X25_Y6_N18
A1L350 = Q_Data_in[1] & (Q_PWM_accumulator[1] & A1L348 & VCC # !Q_PWM_accumulator[1] & !A1L348) # !Q_Data_in[1] & (Q_PWM_accumulator[1] & !A1L348 # !Q_PWM_accumulator[1] & (A1L348 # GND));

--A1L351 is Q_PWM_accumulator[1]~139 at LCCOMB_X25_Y6_N18
A1L351 = CARRY(Q_Data_in[1] & !Q_PWM_accumulator[1] & !A1L348 # !Q_Data_in[1] & (!A1L348 # !Q_PWM_accumulator[1]));


--A1L353 is Q_PWM_accumulator[2]~140 at LCCOMB_X25_Y6_N20
A1L353 = (Q_PWM_accumulator[2] $ Q_Data_in[2] $ !A1L351) # GND;

--A1L354 is Q_PWM_accumulator[2]~141 at LCCOMB_X25_Y6_N20
A1L354 = CARRY(Q_PWM_accumulator[2] & (Q_Data_in[2] # !A1L351) # !Q_PWM_accumulator[2] & Q_Data_in[2] & !A1L351);


--A1L356 is Q_PWM_accumulator[3]~142 at LCCOMB_X25_Y6_N22
A1L356 = Q_Data_in[3] & (Q_PWM_accumulator[3] & A1L354 & VCC # !Q_PWM_accumulator[3] & !A1L354) # !Q_Data_in[3] & (Q_PWM_accumulator[3] & !A1L354 # !Q_PWM_accumulator[3] & (A1L354 # GND));

--A1L357 is Q_PWM_accumulator[3]~143 at LCCOMB_X25_Y6_N22
A1L357 = CARRY(Q_Data_in[3] & !Q_PWM_accumulator[3] & !A1L354 # !Q_Data_in[3] & (!A1L354 # !Q_PWM_accumulator[3]));


--A1L359 is Q_PWM_accumulator[4]~144 at LCCOMB_X25_Y6_N24
A1L359 = (Q_PWM_accumulator[4] $ Q_Data_in[4] $ !A1L357) # GND;

--A1L360 is Q_PWM_accumulator[4]~145 at LCCOMB_X25_Y6_N24
A1L360 = CARRY(Q_PWM_accumulator[4] & (Q_Data_in[4] # !A1L357) # !Q_PWM_accumulator[4] & Q_Data_in[4] & !A1L357);


--A1L362 is Q_PWM_accumulator[5]~146 at LCCOMB_X25_Y6_N26
A1L362 = Q_Data_in[5] & (Q_PWM_accumulator[5] & A1L360 & VCC # !Q_PWM_accumulator[5] & !A1L360) # !Q_Data_in[5] & (Q_PWM_accumulator[5] & !A1L360 # !Q_PWM_accumulator[5] & (A1L360 # GND));

--A1L363 is Q_PWM_accumulator[5]~147 at LCCOMB_X25_Y6_N26
A1L363 = CARRY(Q_Data_in[5] & !Q_PWM_accumulator[5] & !A1L360 # !Q_Data_in[5] & (!A1L360 # !Q_PWM_accumulator[5]));


--A1L365 is Q_PWM_accumulator[6]~148 at LCCOMB_X25_Y6_N28
A1L365 = (Q_Data_in[6] $ Q_PWM_accumulator[6] $ !A1L363) # GND;

--A1L366 is Q_PWM_accumulator[6]~149 at LCCOMB_X25_Y6_N28
A1L366 = CARRY(Q_Data_in[6] & (Q_PWM_accumulator[6] # !A1L363) # !Q_Data_in[6] & Q_PWM_accumulator[6] & !A1L363);


--A1L368 is Q_PWM_accumulator[7]~150 at LCCOMB_X25_Y6_N30
A1L368 = Q_Data_in[7] & (Q_PWM_accumulator[7] & A1L366 & VCC # !Q_PWM_accumulator[7] & !A1L366) # !Q_Data_in[7] & (Q_PWM_accumulator[7] & !A1L366 # !Q_PWM_accumulator[7] & (A1L366 # GND));

--A1L369 is Q_PWM_accumulator[7]~151 at LCCOMB_X25_Y6_N30
A1L369 = CARRY(Q_Data_in[7] & !Q_PWM_accumulator[7] & !A1L366 # !Q_Data_in[7] & (!A1L366 # !Q_PWM_accumulator[7]));


--A1L371 is Q_PWM_accumulator[8]~152 at LCCOMB_X25_Y5_N0
A1L371 = (Q_Data_in[8] $ Q_PWM_accumulator[8] $ !A1L369) # GND;

--A1L372 is Q_PWM_accumulator[8]~153 at LCCOMB_X25_Y5_N0
A1L372 = CARRY(Q_Data_in[8] & (Q_PWM_accumulator[8] # !A1L369) # !Q_Data_in[8] & Q_PWM_accumulator[8] & !A1L369);


--A1L374 is Q_PWM_accumulator[9]~154 at LCCOMB_X25_Y5_N2
A1L374 = Q_Data_in[9] & (Q_PWM_accumulator[9] & A1L372 & VCC # !Q_PWM_accumulator[9] & !A1L372) # !Q_Data_in[9] & (Q_PWM_accumulator[9] & !A1L372 # !Q_PWM_accumulator[9] & (A1L372 # GND));

--A1L375 is Q_PWM_accumulator[9]~155 at LCCOMB_X25_Y5_N2
A1L375 = CARRY(Q_Data_in[9] & !Q_PWM_accumulator[9] & !A1L372 # !Q_Data_in[9] & (!A1L372 # !Q_PWM_accumulator[9]));


--A1L377 is Q_PWM_accumulator[10]~156 at LCCOMB_X25_Y5_N4
A1L377 = (Q_Data_in[10] $ Q_PWM_accumulator[10] $ !A1L375) # GND;

--A1L378 is Q_PWM_accumulator[10]~157 at LCCOMB_X25_Y5_N4
A1L378 = CARRY(Q_Data_in[10] & (Q_PWM_accumulator[10] # !A1L375) # !Q_Data_in[10] & Q_PWM_accumulator[10] & !A1L375);


--A1L380 is Q_PWM_accumulator[11]~158 at LCCOMB_X25_Y5_N6
A1L380 = Q_PWM_accumulator[11] & (Q_Data_in[11] & A1L378 & VCC # !Q_Data_in[11] & !A1L378) # !Q_PWM_accumulator[11] & (Q_Data_in[11] & !A1L378 # !Q_Data_in[11] & (A1L378 # GND));

--A1L381 is Q_PWM_accumulator[11]~159 at LCCOMB_X25_Y5_N6
A1L381 = CARRY(Q_PWM_accumulator[11] & !Q_Data_in[11] & !A1L378 # !Q_PWM_accumulator[11] & (!A1L378 # !Q_Data_in[11]));


--A1L383 is Q_PWM_accumulator[12]~160 at LCCOMB_X25_Y5_N8
A1L383 = (Q_Data_in[12] $ Q_PWM_accumulator[12] $ !A1L381) # GND;

--A1L384 is Q_PWM_accumulator[12]~161 at LCCOMB_X25_Y5_N8
A1L384 = CARRY(Q_Data_in[12] & (Q_PWM_accumulator[12] # !A1L381) # !Q_Data_in[12] & Q_PWM_accumulator[12] & !A1L381);


--A1L386 is Q_PWM_accumulator[13]~162 at LCCOMB_X25_Y5_N10
A1L386 = Q_PWM_accumulator[13] & (Q_Data_in[13] & A1L384 & VCC # !Q_Data_in[13] & !A1L384) # !Q_PWM_accumulator[13] & (Q_Data_in[13] & !A1L384 # !Q_Data_in[13] & (A1L384 # GND));

--A1L387 is Q_PWM_accumulator[13]~163 at LCCOMB_X25_Y5_N10
A1L387 = CARRY(Q_PWM_accumulator[13] & !Q_Data_in[13] & !A1L384 # !Q_PWM_accumulator[13] & (!A1L384 # !Q_Data_in[13]));


--A1L389 is Q_PWM_accumulator[14]~164 at LCCOMB_X25_Y5_N12
A1L389 = (Q_PWM_accumulator[14] $ Q_Data_in[14] $ !A1L387) # GND;

--A1L390 is Q_PWM_accumulator[14]~165 at LCCOMB_X25_Y5_N12
A1L390 = CARRY(Q_PWM_accumulator[14] & (Q_Data_in[14] # !A1L387) # !Q_PWM_accumulator[14] & Q_Data_in[14] & !A1L387);


--A1L392 is Q_PWM_accumulator[15]~166 at LCCOMB_X25_Y5_N14
A1L392 = Q_Data_in[15] & (Q_PWM_accumulator[15] & A1L390 & VCC # !Q_PWM_accumulator[15] & !A1L390) # !Q_Data_in[15] & (Q_PWM_accumulator[15] & !A1L390 # !Q_PWM_accumulator[15] & (A1L390 # GND));

--A1L393 is Q_PWM_accumulator[15]~167 at LCCOMB_X25_Y5_N14
A1L393 = CARRY(Q_Data_in[15] & !Q_PWM_accumulator[15] & !A1L390 # !Q_Data_in[15] & (!A1L390 # !Q_PWM_accumulator[15]));


--A1L395 is Q_PWM_accumulator[16]~168 at LCCOMB_X25_Y5_N16
A1L395 = !A1L393;


--B1_local_left_sample[5] is I2SAudioOut:I2SAO|local_left_sample[5] at LCFF_X20_Y3_N5
B1_local_left_sample[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[5],  ,  , VCC);


--B1_bit_count[0] is I2SAudioOut:I2SAO|bit_count[0] at LCFF_X21_Y3_N19
B1_bit_count[0] = DFFEAS(B1L37, !GLOBAL(LB1L33),  ,  , B1L93,  ,  ,  ,  );


--B1_local_left_sample[6] is I2SAudioOut:I2SAO|local_left_sample[6] at LCFF_X21_Y3_N31
B1_local_left_sample[6] = DFFEAS(B1L52, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_bit_count[1] is I2SAudioOut:I2SAO|bit_count[1] at LCFF_X21_Y3_N1
B1_bit_count[1] = DFFEAS(B1L39, !GLOBAL(LB1L33),  ,  , B1L93,  ,  ,  ,  );


--B1_local_left_sample[4] is I2SAudioOut:I2SAO|local_left_sample[4] at LCFF_X21_Y3_N23
B1_local_left_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[4],  ,  , VCC);


--B1L1 is I2SAudioOut:I2SAO|Mux~112 at LCCOMB_X21_Y3_N22
B1L1 = B1_bit_count[1] & (B1_local_left_sample[6] # B1_bit_count[0]) # !B1_bit_count[1] & (B1_local_left_sample[4] & !B1_bit_count[0]);


--B1_local_left_sample[7] is I2SAudioOut:I2SAO|local_left_sample[7] at LCFF_X19_Y3_N11
B1_local_left_sample[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[7],  ,  , VCC);


--B1L2 is I2SAudioOut:I2SAO|Mux~113 at LCCOMB_X20_Y3_N4
B1L2 = B1_bit_count[0] & (B1L1 & B1_local_left_sample[7] # !B1L1 & (B1_local_left_sample[5])) # !B1_bit_count[0] & (B1L1);


--B1_bit_count[2] is I2SAudioOut:I2SAO|bit_count[2] at LCFF_X20_Y3_N7
B1_bit_count[2] = DFFEAS(B1L41, !GLOBAL(LB1L33),  ,  , B1L93,  ,  ,  ,  );


--B1_local_left_sample[10] is I2SAudioOut:I2SAO|local_left_sample[10] at LCFF_X21_Y3_N17
B1_local_left_sample[10] = DFFEAS(B1L58, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_left_sample[9] is I2SAudioOut:I2SAO|local_left_sample[9] at LCFF_X21_Y3_N29
B1_local_left_sample[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[9],  ,  , VCC);


--B1_local_left_sample[8] is I2SAudioOut:I2SAO|local_left_sample[8] at LCFF_X21_Y3_N21
B1_local_left_sample[8] = DFFEAS(B1L55, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1L3 is I2SAudioOut:I2SAO|Mux~114 at LCCOMB_X21_Y3_N28
B1L3 = B1_bit_count[0] & (B1_local_left_sample[9] # B1_bit_count[1]) # !B1_bit_count[0] & B1_local_left_sample[8] & (!B1_bit_count[1]);


--B1_local_left_sample[11] is I2SAudioOut:I2SAO|local_left_sample[11] at LCFF_X21_Y3_N7
B1_local_left_sample[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[11],  ,  , VCC);


--B1L4 is I2SAudioOut:I2SAO|Mux~115 at LCCOMB_X21_Y3_N6
B1L4 = B1_bit_count[1] & (B1L3 & (B1_local_left_sample[11]) # !B1L3 & B1_local_left_sample[10]) # !B1_bit_count[1] & (B1L3);


--B1_bit_count[3] is I2SAudioOut:I2SAO|bit_count[3] at LCFF_X20_Y3_N15
B1_bit_count[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L93, B1L34,  ,  , VCC);


--B1_local_left_sample[1] is I2SAudioOut:I2SAO|local_left_sample[1] at LCFF_X20_Y3_N21
B1_local_left_sample[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[1],  ,  , VCC);


--B1_local_left_sample[2] is I2SAudioOut:I2SAO|local_left_sample[2] at LCFF_X20_Y3_N27
B1_local_left_sample[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[2],  ,  , VCC);


--B1_local_left_sample[0] is I2SAudioOut:I2SAO|local_left_sample[0] at LCFF_X19_Y3_N15
B1_local_left_sample[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[0],  ,  , VCC);


--B1L5 is I2SAudioOut:I2SAO|Mux~116 at LCCOMB_X20_Y3_N26
B1L5 = B1_bit_count[1] & (B1_local_left_sample[2] # B1_bit_count[0]) # !B1_bit_count[1] & B1_local_left_sample[0] & (!B1_bit_count[0]);


--B1_local_left_sample[3] is I2SAudioOut:I2SAO|local_left_sample[3] at LCFF_X19_Y3_N31
B1_local_left_sample[3] = DFFEAS(B1L48, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1L6 is I2SAudioOut:I2SAO|Mux~117 at LCCOMB_X20_Y3_N20
B1L6 = B1_bit_count[0] & (B1L5 & B1_local_left_sample[3] # !B1L5 & (B1_local_left_sample[1])) # !B1_bit_count[0] & (B1L5);


--B1L7 is I2SAudioOut:I2SAO|Mux~118 at LCCOMB_X20_Y3_N28
B1L7 = B1_bit_count[2] & B1_bit_count[3] # !B1_bit_count[2] & (B1_bit_count[3] & (B1L4) # !B1_bit_count[3] & B1L6);


--B1_local_left_sample[14] is I2SAudioOut:I2SAO|local_left_sample[14] at LCFF_X21_Y3_N25
B1_local_left_sample[14] = DFFEAS(B1L64, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_left_sample[13] is I2SAudioOut:I2SAO|local_left_sample[13] at LCFF_X21_Y3_N11
B1_local_left_sample[13] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[13],  ,  , VCC);


--B1_local_left_sample[12] is I2SAudioOut:I2SAO|local_left_sample[12] at LCFF_X21_Y3_N13
B1_local_left_sample[12] = DFFEAS(B1L61, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1L8 is I2SAudioOut:I2SAO|Mux~119 at LCCOMB_X21_Y3_N10
B1L8 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & (B1_local_left_sample[13]) # !B1_bit_count[0] & B1_local_left_sample[12]);


--B1_local_left_sample[15] is I2SAudioOut:I2SAO|local_left_sample[15] at LCFF_X21_Y3_N9
B1_local_left_sample[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Left_PWM[15],  ,  , VCC);


--B1L9 is I2SAudioOut:I2SAO|Mux~120 at LCCOMB_X21_Y3_N8
B1L9 = B1_bit_count[1] & (B1L8 & (B1_local_left_sample[15]) # !B1L8 & B1_local_left_sample[14]) # !B1_bit_count[1] & (B1L8);


--B1L10 is I2SAudioOut:I2SAO|Mux~121 at LCCOMB_X20_Y3_N18
B1L10 = B1_bit_count[2] & (B1L7 & B1L9 # !B1L7 & (B1L2)) # !B1_bit_count[2] & (B1L7);


--B1_local_right_sample[10] is I2SAudioOut:I2SAO|local_right_sample[10] at LCFF_X19_Y3_N17
B1_local_right_sample[10] = DFFEAS(B1L83, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_right_sample[6] is I2SAudioOut:I2SAO|local_right_sample[6] at LCFF_X19_Y3_N29
B1_local_right_sample[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[6],  ,  , VCC);


--B1_local_right_sample[2] is I2SAudioOut:I2SAO|local_right_sample[2] at LCFF_X19_Y3_N7
B1_local_right_sample[2] = DFFEAS(B1L71, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1L11 is I2SAudioOut:I2SAO|Mux~122 at LCCOMB_X19_Y3_N28
B1L11 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & (B1_local_right_sample[6]) # !B1_bit_count[2] & B1_local_right_sample[2]);


--B1_local_right_sample[14] is I2SAudioOut:I2SAO|local_right_sample[14] at LCFF_X19_Y3_N19
B1_local_right_sample[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[14],  ,  , VCC);


--B1L12 is I2SAudioOut:I2SAO|Mux~123 at LCCOMB_X19_Y3_N18
B1L12 = B1_bit_count[3] & (B1L11 & (B1_local_right_sample[14]) # !B1L11 & B1_local_right_sample[10]) # !B1_bit_count[3] & (B1L11);


--B1_local_right_sample[5] is I2SAudioOut:I2SAO|local_right_sample[5] at LCFF_X20_Y3_N25
B1_local_right_sample[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[5],  ,  , VCC);


--B1_local_right_sample[9] is I2SAudioOut:I2SAO|local_right_sample[9] at LCFF_X20_Y3_N1
B1_local_right_sample[9] = DFFEAS(B1L81, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_right_sample[1] is I2SAudioOut:I2SAO|local_right_sample[1] at LCFF_X20_Y3_N13
B1_local_right_sample[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[1],  ,  , VCC);


--B1L13 is I2SAudioOut:I2SAO|Mux~124 at LCCOMB_X20_Y3_N12
B1L13 = B1_bit_count[2] & B1_bit_count[3] # !B1_bit_count[2] & (B1_bit_count[3] & (B1_local_right_sample[9]) # !B1_bit_count[3] & B1_local_right_sample[1]);


--B1_local_right_sample[13] is I2SAudioOut:I2SAO|local_right_sample[13] at LCFF_X19_Y3_N25
B1_local_right_sample[13] = DFFEAS(B1L88, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1L14 is I2SAudioOut:I2SAO|Mux~125 at LCCOMB_X20_Y3_N24
B1L14 = B1_bit_count[2] & (B1L13 & B1_local_right_sample[13] # !B1L13 & (B1_local_right_sample[5])) # !B1_bit_count[2] & (B1L13);


--B1_local_right_sample[8] is I2SAudioOut:I2SAO|local_right_sample[8] at LCFF_X19_Y3_N9
B1_local_right_sample[8] = DFFEAS(B1L79, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_right_sample[4] is I2SAudioOut:I2SAO|local_right_sample[4] at LCFF_X19_Y3_N23
B1_local_right_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[4],  ,  , VCC);


--B1_local_right_sample[0] is I2SAudioOut:I2SAO|local_right_sample[0] at LCFF_X20_Y3_N11
B1_local_right_sample[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[0],  ,  , VCC);


--B1L15 is I2SAudioOut:I2SAO|Mux~126 at LCCOMB_X20_Y3_N10
B1L15 = B1_bit_count[2] & (B1_bit_count[3] # B1_local_right_sample[4]) # !B1_bit_count[2] & !B1_bit_count[3] & B1_local_right_sample[0];


--B1_local_right_sample[12] is I2SAudioOut:I2SAO|local_right_sample[12] at LCFF_X20_Y3_N9
B1_local_right_sample[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[12],  ,  , VCC);


--B1L16 is I2SAudioOut:I2SAO|Mux~127 at LCCOMB_X20_Y3_N8
B1L16 = B1_bit_count[3] & (B1L15 & (B1_local_right_sample[12]) # !B1L15 & B1_local_right_sample[8]) # !B1_bit_count[3] & (B1L15);


--B1L17 is I2SAudioOut:I2SAO|Mux~128 at LCCOMB_X20_Y3_N16
B1L17 = B1_bit_count[1] & (B1_bit_count[0]) # !B1_bit_count[1] & (B1_bit_count[0] & B1L14 # !B1_bit_count[0] & (B1L16));


--B1_local_right_sample[11] is I2SAudioOut:I2SAO|local_right_sample[11] at LCFF_X19_Y3_N13
B1_local_right_sample[11] = DFFEAS(B1L85, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_right_sample[7] is I2SAudioOut:I2SAO|local_right_sample[7] at LCFF_X19_Y3_N21
B1_local_right_sample[7] = DFFEAS(B1L77, !GLOBAL(LB1L33),  ,  , B1L66,  ,  ,  ,  );


--B1_local_right_sample[3] is I2SAudioOut:I2SAO|local_right_sample[3] at LCFF_X19_Y3_N3
B1_local_right_sample[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[3],  ,  , VCC);


--B1L18 is I2SAudioOut:I2SAO|Mux~129 at LCCOMB_X19_Y3_N2
B1L18 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & B1_local_right_sample[7] # !B1_bit_count[2] & (B1_local_right_sample[3]));


--B1_local_right_sample[15] is I2SAudioOut:I2SAO|local_right_sample[15] at LCFF_X19_Y3_N1
B1_local_right_sample[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L66, Right_PWM[15],  ,  , VCC);


--B1L19 is I2SAudioOut:I2SAO|Mux~130 at LCCOMB_X19_Y3_N0
B1L19 = B1_bit_count[3] & (B1L18 & (B1_local_right_sample[15]) # !B1L18 & B1_local_right_sample[11]) # !B1_bit_count[3] & (B1L18);


--B1L20 is I2SAudioOut:I2SAO|Mux~131 at LCCOMB_X20_Y3_N22
B1L20 = B1L17 & (B1L19 # !B1_bit_count[1]) # !B1L17 & B1_bit_count[1] & (B1L12);


--B1_TLV_state.010 is I2SAudioOut:I2SAO|TLV_state.010 at LCFF_X20_Y5_N5
B1_TLV_state.010 = DFFEAS(B1L22, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L21 is I2SAudioOut:I2SAO|Select~167 at LCCOMB_X20_Y3_N30
B1L21 = B1_TLV_state.010 & (B1L10) # !B1_TLV_state.010 & B1L20;


--B1_TLV_state.100 is I2SAudioOut:I2SAO|TLV_state.100 at LCFF_X20_Y5_N1
B1_TLV_state.100 = DFFEAS(B1L23, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L93 is I2SAudioOut:I2SAO|reduce_or~12 at LCCOMB_X20_Y5_N6
B1L93 = B1_TLV_state.010 # B1_TLV_state.100;


--Rx_control_1[0] is Rx_control_1[0] at LCFF_X26_Y6_N3
Rx_control_1[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00101, S1_q_a[0],  ,  , VCC);


--Rx_control_1[1] is Rx_control_1[1] at LCFF_X26_Y6_N1
Rx_control_1[1] = DFFEAS(A1L467, !BCLK,  ,  , state_PWM.00101,  ,  ,  ,  );


--A1L873 is rtl~1 at LCCOMB_X26_Y6_N12
A1L873 = !Rx_control_1[1] & Rx_control_1[0];


--Rx_control_0[7] is Rx_control_0[7] at LCFF_X22_Y4_N23
Rx_control_0[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L463, S1_q_a[15],  ,  , VCC);


--Rx_control_0[6] is Rx_control_0[6] at LCFF_X22_Y4_N27
Rx_control_0[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L463, S1_q_a[14],  ,  , VCC);


--Rx_control_0[5] is Rx_control_0[5] at LCFF_X22_Y4_N25
Rx_control_0[5] = DFFEAS(A1L460, !BCLK,  ,  , A1L463,  ,  ,  ,  );


--Rx_control_0[4] is Rx_control_0[4] at LCFF_X22_Y4_N15
Rx_control_0[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L463, S1_q_a[12],  ,  , VCC);


--A1L881 is rtl~351 at LCCOMB_X22_Y4_N14
A1L881 = !Rx_control_0[5] & !Rx_control_0[6] & !Rx_control_0[4] & !Rx_control_0[7];


--Rx_control_0[3] is Rx_control_0[3] at LCFF_X21_Y5_N3
Rx_control_0[3] = DFFEAS(A1L457, !BCLK,  ,  , A1L463,  ,  ,  ,  );


--Rx_control_0[2] is Rx_control_0[2] at LCFF_X21_Y5_N7
Rx_control_0[2] = DFFEAS(A1L455, !BCLK,  ,  , A1L463,  ,  ,  ,  );


--Rx_control_0[1] is Rx_control_0[1] at LCFF_X21_Y5_N19
Rx_control_0[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L463, S1_q_a[9],  ,  , VCC);


--A1L874 is rtl~2 at LCCOMB_X21_Y5_N18
A1L874 = !Rx_control_0[2] & A1L881 & !Rx_control_0[1] & !Rx_control_0[3];


--A1L875 is rtl~3 at LCCOMB_X26_Y6_N16
A1L875 = Rx_control_1[1] & !Rx_control_1[0];


--state_FX.1010 is state_FX.1010 at LCFF_X7_Y6_N27
state_FX.1010 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  ,  , state_FX.1001,  ,  , VCC);


--A1L529 is Select~6190 at LCCOMB_X7_Y6_N2
A1L529 = state_FX.1010 # state_FX.1011 & !FLAGC;


--state_FX.1110 is state_FX.1110 at LCFF_X7_Y6_N7
state_FX.1110 = DFFEAS(A1L940, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--A1L530 is Select~6191 at LCCOMB_X7_Y6_N4
A1L530 = !state_FX.1110 & (syncd_write_used[10] # !state_FX.0111);


--A1L531 is Select~6192 at LCCOMB_X10_Y7_N26
A1L531 = state_FX.0110 # state_FX.0010 & !FLAGA;


--DB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10] at LCFF_X12_Y10_N15
DB1_dffe7a[10] = DFFEAS(DB1L22, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10] at LCFF_X12_Y10_N9
V1_delayed_wrptr_g[10] = DFFEAS(V1L19, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9] at LCFF_X12_Y10_N3
DB2_dffe7a[9] = DFFEAS(DB2L19, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9] at LCFF_X12_Y10_N23
DB1_dffe7a[9] = DFFEAS(DB1L20, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8] at LCFF_X12_Y10_N17
DB2_dffe7a[8] = DFFEAS(DB2L17, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8] at LCFF_X13_Y10_N9
DB1_dffe7a[8] = DFFEAS(DB1L18, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7] at LCFF_X12_Y11_N31
DB2_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , BB1_xor7,  ,  , VCC);


--DB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7] at LCFF_X13_Y10_N23
DB1_dffe7a[7] = DFFEAS(DB1L16, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6] at LCFF_X12_Y10_N1
DB2_dffe7a[6] = DFFEAS(DB2L14, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6] at LCFF_X13_Y10_N11
DB1_dffe7a[6] = DFFEAS(DB1L14, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5] at LCFF_X13_Y11_N17
DB2_dffe7a[5] = DFFEAS(DB2L12, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5] at LCFF_X13_Y10_N1
DB1_dffe7a[5] = DFFEAS(DB1L12, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4] at LCFF_X13_Y11_N1
DB2_dffe7a[4] = DFFEAS(DB2L10, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4] at LCFF_X12_Y11_N3
DB1_dffe7a[4] = DFFEAS(DB1L10, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3] at LCFF_X13_Y11_N21
DB2_dffe7a[3] = DFFEAS(DB2L8, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3] at LCFF_X14_Y11_N29
DB1_dffe7a[3] = DFFEAS(DB1L8, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2] at LCFF_X13_Y11_N27
DB2_dffe7a[2] = DFFEAS(DB2L6, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2] at LCFF_X14_Y11_N1
DB1_dffe7a[2] = DFFEAS(DB1L6, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[1] at LCFF_X13_Y11_N31
DB2_dffe7a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , BB1_xor1,  ,  , VCC);


--DB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[1] at LCFF_X12_Y11_N5
DB1_dffe7a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , BB2_xor1,  ,  , VCC);


--DB2_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0] at LCFF_X13_Y11_N15
DB2_dffe7a[0] = DFFEAS(DB2L3, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0] at LCFF_X12_Y11_N29
DB1_dffe7a[0] = DFFEAS(DB1L3, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--A1L1030 is syncd_write_used[10]~80 at LCCOMB_X12_Y11_N6
A1L1030 = CARRY(DB2_dffe7a[0] # !DB1_dffe7a[0]);


--A1L1032 is syncd_write_used[10]~82 at LCCOMB_X12_Y11_N8
A1L1032 = CARRY(DB2_dffe7a[1] & DB1_dffe7a[1] & !A1L1030 # !DB2_dffe7a[1] & (DB1_dffe7a[1] # !A1L1030));


--A1L1034 is syncd_write_used[10]~84 at LCCOMB_X12_Y11_N10
A1L1034 = CARRY(DB2_dffe7a[2] & (!A1L1032 # !DB1_dffe7a[2]) # !DB2_dffe7a[2] & !DB1_dffe7a[2] & !A1L1032);


--A1L1036 is syncd_write_used[10]~86 at LCCOMB_X12_Y11_N12
A1L1036 = CARRY(DB1_dffe7a[3] & (!A1L1034 # !DB2_dffe7a[3]) # !DB1_dffe7a[3] & !DB2_dffe7a[3] & !A1L1034);


--A1L1038 is syncd_write_used[10]~88 at LCCOMB_X12_Y11_N14
A1L1038 = CARRY(DB1_dffe7a[4] & DB2_dffe7a[4] & !A1L1036 # !DB1_dffe7a[4] & (DB2_dffe7a[4] # !A1L1036));


--A1L1040 is syncd_write_used[10]~90 at LCCOMB_X12_Y11_N16
A1L1040 = CARRY(DB2_dffe7a[5] & DB1_dffe7a[5] & !A1L1038 # !DB2_dffe7a[5] & (DB1_dffe7a[5] # !A1L1038));


--A1L1042 is syncd_write_used[10]~92 at LCCOMB_X12_Y11_N18
A1L1042 = CARRY(DB1_dffe7a[6] & DB2_dffe7a[6] & !A1L1040 # !DB1_dffe7a[6] & (DB2_dffe7a[6] # !A1L1040));


--A1L1044 is syncd_write_used[10]~94 at LCCOMB_X12_Y11_N20
A1L1044 = CARRY(DB1_dffe7a[7] & (!A1L1042 # !DB2_dffe7a[7]) # !DB1_dffe7a[7] & !DB2_dffe7a[7] & !A1L1042);


--A1L1046 is syncd_write_used[10]~96 at LCCOMB_X12_Y11_N22
A1L1046 = CARRY(DB2_dffe7a[8] & (!A1L1044 # !DB1_dffe7a[8]) # !DB2_dffe7a[8] & !DB1_dffe7a[8] & !A1L1044);


--A1L1048 is syncd_write_used[10]~98 at LCCOMB_X12_Y11_N24
A1L1048 = CARRY(DB1_dffe7a[9] & (!A1L1046 # !DB2_dffe7a[9]) # !DB1_dffe7a[9] & !DB2_dffe7a[9] & !A1L1046);


--A1L1049 is syncd_write_used[10]~99 at LCCOMB_X12_Y11_N26
A1L1049 = V1_delayed_wrptr_g[10] $ A1L1048 $ DB1_dffe7a[10];


--A1L942 is state_FX~91 at LCCOMB_X10_Y7_N12
A1L942 = state_FX.0010 & FLAGA;


--state_FX.0001 is state_FX.0001 at LCFF_X10_Y7_N9
state_FX.0001 = DFFEAS(A1L923, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] at LCFF_X22_Y6_N29
K1_power_modified_counter_values[11] = DFFEAS(K1_countera11, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--fifo_enable is fifo_enable at LCFF_X22_Y6_N3
fifo_enable = DFFEAS(A1L536, !BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6] at LCFF_X21_Y6_N11
T1_dffe6a[6] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[6],  ,  , VCC);


--T1_dffe6a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11] at LCFF_X21_Y6_N13
T1_dffe6a[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[11],  ,  , VCC);


--H1L30 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X21_Y6_N12
H1L30 = H1_rdptr_g[6] & T1_dffe6a[6] & (H1_rdptr_g[11] $ !T1_dffe6a[11]) # !H1_rdptr_g[6] & !T1_dffe6a[6] & (H1_rdptr_g[11] $ !T1_dffe6a[11]);


--T1_dffe6a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[9] at LCFF_X21_Y6_N17
T1_dffe6a[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[9],  ,  , VCC);


--T1_dffe6a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5] at LCFF_X21_Y6_N21
T1_dffe6a[5] = DFFEAS(T1L11, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X21_Y6_N16
H1L31 = T1_dffe6a[5] & H1_rdptr_g[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]) # !T1_dffe6a[5] & !H1_rdptr_g[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]);


--T1_dffe6a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[7] at LCFF_X21_Y6_N9
T1_dffe6a[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[7],  ,  , VCC);


--T1_dffe6a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1] at LCFF_X21_Y6_N3
T1_dffe6a[1] = DFFEAS(T1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L32 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X21_Y6_N8
H1L32 = H1_rdptr_g[1] & T1_dffe6a[1] & (T1_dffe6a[7] $ !H1_rdptr_g[7]) # !H1_rdptr_g[1] & !T1_dffe6a[1] & (T1_dffe6a[7] $ !H1_rdptr_g[7]);


--T1_dffe6a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3] at LCFF_X21_Y6_N27
T1_dffe6a[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[3],  ,  , VCC);


--T1_dffe6a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4] at LCFF_X27_Y4_N15
T1_dffe6a[4] = DFFEAS(T1L9, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X21_Y6_N26
H1L33 = T1_dffe6a[4] & H1_rdptr_g[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]) # !T1_dffe6a[4] & !H1_rdptr_g[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]);


--H1L34 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X21_Y6_N14
H1L34 = H1L31 & H1L32 & H1L30 & H1L33;


--T1_dffe6a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[0] at LCFF_X18_Y6_N13
T1_dffe6a[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[0],  ,  , VCC);


--T1_dffe6a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10] at LCFF_X20_Y6_N15
T1_dffe6a[10] = DFFEAS(T1L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X18_Y6_N12
H1L35 = H1_rdptr_g[10] & T1_dffe6a[10] & (T1_dffe6a[0] $ !H1_rdptr_g[0]) # !H1_rdptr_g[10] & !T1_dffe6a[10] & (T1_dffe6a[0] $ !H1_rdptr_g[0]);


--T1_dffe6a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[8] at LCFF_X20_Y6_N21
T1_dffe6a[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[8],  ,  , VCC);


--T1_dffe6a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[2] at LCFF_X20_Y6_N3
T1_dffe6a[2] = DFFEAS(T1L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L36 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~83 at LCCOMB_X20_Y6_N20
H1L36 = H1_rdptr_g[8] & T1_dffe6a[8] & (T1_dffe6a[2] $ !H1_rdptr_g[2]) # !H1_rdptr_g[8] & !T1_dffe6a[8] & (T1_dffe6a[2] $ !H1_rdptr_g[2]);


--H1_valid_rdreq is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|valid_rdreq at LCCOMB_X22_Y6_N0
H1_valid_rdreq = fifo_enable & (!H1L36 # !H1L35 # !H1L34);


--K1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X22_Y6_N19
K1_power_modified_counter_values[6] = DFFEAS(K1_countera6, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X22_Y6_N17
K1_power_modified_counter_values[5] = DFFEAS(K1_countera5, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X22_Y6_N25
K1_power_modified_counter_values[9] = DFFEAS(K1_countera9, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X22_Y6_N9
K1_power_modified_counter_values[1] = DFFEAS(K1_countera1, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X22_Y6_N21
K1_power_modified_counter_values[7] = DFFEAS(K1_countera7, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X22_Y6_N15
K1_power_modified_counter_values[4] = DFFEAS(K1_countera4, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X22_Y6_N13
K1_power_modified_counter_values[3] = DFFEAS(K1_countera3, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X22_Y6_N27
K1_power_modified_counter_values[10] = DFFEAS(K1_countera10, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X22_Y6_N7
K1_power_modified_counter_values[0] = DFFEAS(K1_countera0, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X22_Y6_N11
K1_power_modified_counter_values[2] = DFFEAS(K1_countera2, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X22_Y6_N23
K1_power_modified_counter_values[8] = DFFEAS(K1_countera8, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--state_PWM.00001 is state_PWM.00001 at LCFF_X22_Y4_N31
state_PWM.00001 = DFFEAS(A1L962, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[10] is synced_Rx_used[10] at LCFF_X19_Y4_N23
synced_Rx_used[10] = DFFEAS(A1L1079, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[11] is synced_Rx_used[11] at LCFF_X19_Y4_N25
synced_Rx_used[11] = DFFEAS(A1L1082, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L532 is Select~6193 at LCCOMB_X19_Y4_N28
A1L532 = !synced_Rx_used[11] & !synced_Rx_used[10];


--S1_q_a[15] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] at M4K_X11_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[15]_PORT_A_data_in = VCC;
S1_q_a[15]_PORT_A_data_in_reg = DFFE(S1_q_a[15]_PORT_A_data_in, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_data_in = Rx_register[15];
S1_q_a[15]_PORT_B_data_in_reg = DFFE(S1_q_a[15]_PORT_B_data_in, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[15]_PORT_A_address_reg = DFFE(S1_q_a[15]_PORT_A_address, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[15]_PORT_B_address_reg = DFFE(S1_q_a[15]_PORT_B_address, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_write_enable = GND;
S1_q_a[15]_PORT_A_write_enable_reg = DFFE(S1_q_a[15]_PORT_A_write_enable, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_write_enable = H1L58;
S1_q_a[15]_PORT_B_write_enable_reg = DFFE(S1_q_a[15]_PORT_B_write_enable, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_clock_0 = BCLK;
S1_q_a[15]_clock_1 = GLOBAL(A1L516);
S1_q_a[15]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[15]_PORT_A_data_out = MEMORY(S1_q_a[15]_PORT_A_data_in_reg, S1_q_a[15]_PORT_B_data_in_reg, S1_q_a[15]_PORT_A_address_reg, S1_q_a[15]_PORT_B_address_reg, S1_q_a[15]_PORT_A_write_enable_reg, S1_q_a[15]_PORT_B_write_enable_reg, , , S1_q_a[15]_clock_0, S1_q_a[15]_clock_1, S1_q_a[15]_clock_enable_0, , , );
S1_q_a[15]_PORT_A_data_out_reg = DFFE(S1_q_a[15]_PORT_A_data_out, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15] = S1_q_a[15]_PORT_A_data_out_reg[0];


--S1_q_a[14] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] at M4K_X11_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[14]_PORT_A_data_in = VCC;
S1_q_a[14]_PORT_A_data_in_reg = DFFE(S1_q_a[14]_PORT_A_data_in, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_data_in = Rx_register[14];
S1_q_a[14]_PORT_B_data_in_reg = DFFE(S1_q_a[14]_PORT_B_data_in, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[14]_PORT_A_address_reg = DFFE(S1_q_a[14]_PORT_A_address, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[14]_PORT_B_address_reg = DFFE(S1_q_a[14]_PORT_B_address, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_write_enable = GND;
S1_q_a[14]_PORT_A_write_enable_reg = DFFE(S1_q_a[14]_PORT_A_write_enable, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_write_enable = H1L58;
S1_q_a[14]_PORT_B_write_enable_reg = DFFE(S1_q_a[14]_PORT_B_write_enable, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_clock_0 = BCLK;
S1_q_a[14]_clock_1 = GLOBAL(A1L516);
S1_q_a[14]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[14]_PORT_A_data_out = MEMORY(S1_q_a[14]_PORT_A_data_in_reg, S1_q_a[14]_PORT_B_data_in_reg, S1_q_a[14]_PORT_A_address_reg, S1_q_a[14]_PORT_B_address_reg, S1_q_a[14]_PORT_A_write_enable_reg, S1_q_a[14]_PORT_B_write_enable_reg, , , S1_q_a[14]_clock_0, S1_q_a[14]_clock_1, S1_q_a[14]_clock_enable_0, , , );
S1_q_a[14]_PORT_A_data_out_reg = DFFE(S1_q_a[14]_PORT_A_data_out, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14] = S1_q_a[14]_PORT_A_data_out_reg[0];


--S1_q_a[13] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] at M4K_X11_Y1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[13]_PORT_A_data_in = VCC;
S1_q_a[13]_PORT_A_data_in_reg = DFFE(S1_q_a[13]_PORT_A_data_in, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_data_in = Rx_register[13];
S1_q_a[13]_PORT_B_data_in_reg = DFFE(S1_q_a[13]_PORT_B_data_in, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[13]_PORT_A_address_reg = DFFE(S1_q_a[13]_PORT_A_address, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[13]_PORT_B_address_reg = DFFE(S1_q_a[13]_PORT_B_address, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_write_enable = GND;
S1_q_a[13]_PORT_A_write_enable_reg = DFFE(S1_q_a[13]_PORT_A_write_enable, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_write_enable = H1L58;
S1_q_a[13]_PORT_B_write_enable_reg = DFFE(S1_q_a[13]_PORT_B_write_enable, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_clock_0 = BCLK;
S1_q_a[13]_clock_1 = GLOBAL(A1L516);
S1_q_a[13]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[13]_PORT_A_data_out = MEMORY(S1_q_a[13]_PORT_A_data_in_reg, S1_q_a[13]_PORT_B_data_in_reg, S1_q_a[13]_PORT_A_address_reg, S1_q_a[13]_PORT_B_address_reg, S1_q_a[13]_PORT_A_write_enable_reg, S1_q_a[13]_PORT_B_write_enable_reg, , , S1_q_a[13]_clock_0, S1_q_a[13]_clock_1, S1_q_a[13]_clock_enable_0, , , );
S1_q_a[13]_PORT_A_data_out_reg = DFFE(S1_q_a[13]_PORT_A_data_out, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13] = S1_q_a[13]_PORT_A_data_out_reg[0];


--S1_q_a[12] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] at M4K_X11_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[12]_PORT_A_data_in = VCC;
S1_q_a[12]_PORT_A_data_in_reg = DFFE(S1_q_a[12]_PORT_A_data_in, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_data_in = Rx_register[12];
S1_q_a[12]_PORT_B_data_in_reg = DFFE(S1_q_a[12]_PORT_B_data_in, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[12]_PORT_A_address_reg = DFFE(S1_q_a[12]_PORT_A_address, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[12]_PORT_B_address_reg = DFFE(S1_q_a[12]_PORT_B_address, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_write_enable = GND;
S1_q_a[12]_PORT_A_write_enable_reg = DFFE(S1_q_a[12]_PORT_A_write_enable, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_write_enable = H1L58;
S1_q_a[12]_PORT_B_write_enable_reg = DFFE(S1_q_a[12]_PORT_B_write_enable, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_clock_0 = BCLK;
S1_q_a[12]_clock_1 = GLOBAL(A1L516);
S1_q_a[12]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[12]_PORT_A_data_out = MEMORY(S1_q_a[12]_PORT_A_data_in_reg, S1_q_a[12]_PORT_B_data_in_reg, S1_q_a[12]_PORT_A_address_reg, S1_q_a[12]_PORT_B_address_reg, S1_q_a[12]_PORT_A_write_enable_reg, S1_q_a[12]_PORT_B_write_enable_reg, , , S1_q_a[12]_clock_0, S1_q_a[12]_clock_1, S1_q_a[12]_clock_enable_0, , , );
S1_q_a[12]_PORT_A_data_out_reg = DFFE(S1_q_a[12]_PORT_A_data_out, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12] = S1_q_a[12]_PORT_A_data_out_reg[0];


--A1L882 is rtl~352 at LCCOMB_X22_Y4_N18
A1L882 = S1_q_a[15] # !S1_q_a[13] # !S1_q_a[14] # !S1_q_a[12];


--S1_q_a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] at M4K_X11_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[11]_PORT_A_data_in = VCC;
S1_q_a[11]_PORT_A_data_in_reg = DFFE(S1_q_a[11]_PORT_A_data_in, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_data_in = Rx_register[11];
S1_q_a[11]_PORT_B_data_in_reg = DFFE(S1_q_a[11]_PORT_B_data_in, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[11]_PORT_A_address_reg = DFFE(S1_q_a[11]_PORT_A_address, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[11]_PORT_B_address_reg = DFFE(S1_q_a[11]_PORT_B_address, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_write_enable = GND;
S1_q_a[11]_PORT_A_write_enable_reg = DFFE(S1_q_a[11]_PORT_A_write_enable, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_write_enable = H1L58;
S1_q_a[11]_PORT_B_write_enable_reg = DFFE(S1_q_a[11]_PORT_B_write_enable, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_clock_0 = BCLK;
S1_q_a[11]_clock_1 = GLOBAL(A1L516);
S1_q_a[11]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[11]_PORT_A_data_out = MEMORY(S1_q_a[11]_PORT_A_data_in_reg, S1_q_a[11]_PORT_B_data_in_reg, S1_q_a[11]_PORT_A_address_reg, S1_q_a[11]_PORT_B_address_reg, S1_q_a[11]_PORT_A_write_enable_reg, S1_q_a[11]_PORT_B_write_enable_reg, , , S1_q_a[11]_clock_0, S1_q_a[11]_clock_1, S1_q_a[11]_clock_enable_0, , , );
S1_q_a[11]_PORT_A_data_out_reg = DFFE(S1_q_a[11]_PORT_A_data_out, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11] = S1_q_a[11]_PORT_A_data_out_reg[0];


--S1_q_a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] at M4K_X11_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[10]_PORT_A_data_in = VCC;
S1_q_a[10]_PORT_A_data_in_reg = DFFE(S1_q_a[10]_PORT_A_data_in, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_data_in = Rx_register[10];
S1_q_a[10]_PORT_B_data_in_reg = DFFE(S1_q_a[10]_PORT_B_data_in, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[10]_PORT_A_address_reg = DFFE(S1_q_a[10]_PORT_A_address, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[10]_PORT_B_address_reg = DFFE(S1_q_a[10]_PORT_B_address, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_write_enable = GND;
S1_q_a[10]_PORT_A_write_enable_reg = DFFE(S1_q_a[10]_PORT_A_write_enable, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_write_enable = H1L58;
S1_q_a[10]_PORT_B_write_enable_reg = DFFE(S1_q_a[10]_PORT_B_write_enable, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_clock_0 = BCLK;
S1_q_a[10]_clock_1 = GLOBAL(A1L516);
S1_q_a[10]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[10]_PORT_A_data_out = MEMORY(S1_q_a[10]_PORT_A_data_in_reg, S1_q_a[10]_PORT_B_data_in_reg, S1_q_a[10]_PORT_A_address_reg, S1_q_a[10]_PORT_B_address_reg, S1_q_a[10]_PORT_A_write_enable_reg, S1_q_a[10]_PORT_B_write_enable_reg, , , S1_q_a[10]_clock_0, S1_q_a[10]_clock_1, S1_q_a[10]_clock_enable_0, , , );
S1_q_a[10]_PORT_A_data_out_reg = DFFE(S1_q_a[10]_PORT_A_data_out, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10] = S1_q_a[10]_PORT_A_data_out_reg[0];


--S1_q_a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] at M4K_X11_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[9]_PORT_A_data_in = VCC;
S1_q_a[9]_PORT_A_data_in_reg = DFFE(S1_q_a[9]_PORT_A_data_in, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_data_in = Rx_register[9];
S1_q_a[9]_PORT_B_data_in_reg = DFFE(S1_q_a[9]_PORT_B_data_in, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[9]_PORT_A_address_reg = DFFE(S1_q_a[9]_PORT_A_address, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[9]_PORT_B_address_reg = DFFE(S1_q_a[9]_PORT_B_address, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_write_enable = GND;
S1_q_a[9]_PORT_A_write_enable_reg = DFFE(S1_q_a[9]_PORT_A_write_enable, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_write_enable = H1L58;
S1_q_a[9]_PORT_B_write_enable_reg = DFFE(S1_q_a[9]_PORT_B_write_enable, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_clock_0 = BCLK;
S1_q_a[9]_clock_1 = GLOBAL(A1L516);
S1_q_a[9]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[9]_PORT_A_data_out = MEMORY(S1_q_a[9]_PORT_A_data_in_reg, S1_q_a[9]_PORT_B_data_in_reg, S1_q_a[9]_PORT_A_address_reg, S1_q_a[9]_PORT_B_address_reg, S1_q_a[9]_PORT_A_write_enable_reg, S1_q_a[9]_PORT_B_write_enable_reg, , , S1_q_a[9]_clock_0, S1_q_a[9]_clock_1, S1_q_a[9]_clock_enable_0, , , );
S1_q_a[9]_PORT_A_data_out_reg = DFFE(S1_q_a[9]_PORT_A_data_out, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9] = S1_q_a[9]_PORT_A_data_out_reg[0];


--S1_q_a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] at M4K_X11_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[8]_PORT_A_data_in = VCC;
S1_q_a[8]_PORT_A_data_in_reg = DFFE(S1_q_a[8]_PORT_A_data_in, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_data_in = Rx_register[8];
S1_q_a[8]_PORT_B_data_in_reg = DFFE(S1_q_a[8]_PORT_B_data_in, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[8]_PORT_A_address_reg = DFFE(S1_q_a[8]_PORT_A_address, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[8]_PORT_B_address_reg = DFFE(S1_q_a[8]_PORT_B_address, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_write_enable = GND;
S1_q_a[8]_PORT_A_write_enable_reg = DFFE(S1_q_a[8]_PORT_A_write_enable, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_write_enable = H1L58;
S1_q_a[8]_PORT_B_write_enable_reg = DFFE(S1_q_a[8]_PORT_B_write_enable, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_clock_0 = BCLK;
S1_q_a[8]_clock_1 = GLOBAL(A1L516);
S1_q_a[8]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[8]_PORT_A_data_out = MEMORY(S1_q_a[8]_PORT_A_data_in_reg, S1_q_a[8]_PORT_B_data_in_reg, S1_q_a[8]_PORT_A_address_reg, S1_q_a[8]_PORT_B_address_reg, S1_q_a[8]_PORT_A_write_enable_reg, S1_q_a[8]_PORT_B_write_enable_reg, , , S1_q_a[8]_clock_0, S1_q_a[8]_clock_1, S1_q_a[8]_clock_enable_0, , , );
S1_q_a[8]_PORT_A_data_out_reg = DFFE(S1_q_a[8]_PORT_A_data_out, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8] = S1_q_a[8]_PORT_A_data_out_reg[0];


--A1L883 is rtl~353 at LCCOMB_X21_Y4_N30
A1L883 = !S1_q_a[9] # !S1_q_a[11] # !S1_q_a[8] # !S1_q_a[10];


--A1L884 is rtl~354 at LCCOMB_X22_Y4_N16
A1L884 = A1L883 # A1L882 # !A1L880;


--state_PWM.00011 is state_PWM.00011 at LCFF_X27_Y6_N5
state_PWM.00011 = DFFEAS(A1L538, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L533 is Select~6194 at LCCOMB_X22_Y4_N12
A1L533 = state_PWM.00000 & (A1L884 & state_PWM.00011) # !state_PWM.00000 & (A1L532 # A1L884);


--A1L534 is Select~6195 at LCCOMB_X22_Y4_N10
A1L534 = !A1L533 & (A1L880 # !state_PWM.00100 & !state_PWM.00001);


--A1L961 is state_PWM~124 at LCCOMB_X22_Y4_N6
A1L961 = A1L880 & !A1L882 & !A1L883 & state_PWM.00011;


--H1_p0addr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr at LCFF_X27_Y4_N17
H1_p0addr = DFFEAS(H1L25, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--H1_rdcnt_addr_ena is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdcnt_addr_ena at LCCOMB_X22_Y6_N30
H1_rdcnt_addr_ena = H1_valid_rdreq # !H1_p0addr;


--Rx_register[5] is Rx_register[5] at LCFF_X10_Y5_N17
Rx_register[5] = DFFEAS(A1L488, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--H1_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0] at LCFF_X17_Y4_N9
H1_wrptr_g[0] = DFFEAS(H1L70, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1] at LCFF_X17_Y2_N9
H1_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  , H1L58, Q1_power_modified_counter_values[1],  ,  , VCC);


--H1_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2] at LCFF_X17_Y2_N3
H1_wrptr_g[2] = DFFEAS(H1L73, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3] at LCFF_X18_Y3_N5
H1_wrptr_g[3] = DFFEAS(H1L75, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4] at LCFF_X18_Y3_N23
H1_wrptr_g[4] = DFFEAS(H1L77, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5] at LCFF_X18_Y3_N27
H1_wrptr_g[5] = DFFEAS(H1L79, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6] at LCFF_X18_Y3_N1
H1_wrptr_g[6] = DFFEAS(H1L81, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7] at LCFF_X17_Y3_N31
H1_wrptr_g[7] = DFFEAS(H1L83, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8] at LCFF_X17_Y2_N17
H1_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  , H1L58, Q1_power_modified_counter_values[8],  ,  , VCC);


--H1_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9] at LCFF_X18_Y3_N17
H1_wrptr_g[9] = DFFEAS(H1L86, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10] at LCFF_X17_Y4_N1
H1_wrptr_g[10] = DFFEAS(H1L88, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--H1_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11] at LCFF_X18_Y3_N11
H1_wrptr_g[11] = DFFEAS(H1L90, GLOBAL(A1L516),  ,  , H1L58,  ,  ,  ,  );


--Rx_register[4] is Rx_register[4] at LCFF_X9_Y6_N21
Rx_register[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  , state_FX.0011, A1L54,  ,  , VCC);


--Rx_register[6] is Rx_register[6] at LCFF_X10_Y5_N21
Rx_register[6] = DFFEAS(A1L490, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[7] is Rx_register[7] at LCFF_X10_Y5_N1
Rx_register[7] = DFFEAS(A1L492, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[3] is Rx_register[3] at LCFF_X10_Y5_N9
Rx_register[3] = DFFEAS(A1L485, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[2] is Rx_register[2] at LCFF_X10_Y7_N23
Rx_register[2] = DFFEAS(A1L483, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[1] is Rx_register[1] at LCFF_X10_Y6_N17
Rx_register[1] = DFFEAS(A1L481, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[0] is Rx_register[0] at LCFF_X10_Y5_N13
Rx_register[0] = DFFEAS(A1L479, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--I_Data[15] is I_Data[15] at LCFF_X27_Y5_N27
I_Data[15] = DFFEAS(A1L105, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[14] is I_Data[14] at LCFF_X27_Y4_N31
I_Data[14] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[14],  ,  , VCC);


--I_Data[13] is I_Data[13] at LCFF_X27_Y6_N27
I_Data[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[13],  ,  , VCC);


--I_Data[12] is I_Data[12] at LCFF_X27_Y4_N13
I_Data[12] = DFFEAS(A1L101, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[11] is I_Data[11] at LCFF_X27_Y6_N19
I_Data[11] = DFFEAS(A1L99, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[10] is I_Data[10] at LCFF_X27_Y4_N19
I_Data[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[10],  ,  , VCC);


--I_Data[9] is I_Data[9] at LCFF_X27_Y4_N29
I_Data[9] = DFFEAS(A1L96, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[8] is I_Data[8] at LCFF_X27_Y4_N25
I_Data[8] = DFFEAS(A1L94, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[7] is I_Data[7] at LCFF_X27_Y5_N31
I_Data[7] = DFFEAS(A1L92, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[6] is I_Data[6] at LCFF_X27_Y6_N21
I_Data[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[6],  ,  , VCC);


--I_Data[5] is I_Data[5] at LCFF_X27_Y5_N23
I_Data[5] = DFFEAS(A1L89, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[4] is I_Data[4] at LCFF_X27_Y5_N1
I_Data[4] = DFFEAS(A1L87, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[3] is I_Data[3] at LCFF_X27_Y5_N13
I_Data[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[3],  ,  , VCC);


--I_Data[2] is I_Data[2] at LCFF_X27_Y5_N11
I_Data[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, I_PWM[2],  ,  , VCC);


--I_Data[1] is I_Data[1] at LCFF_X27_Y6_N15
I_Data[1] = DFFEAS(A1L83, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--I_Data[0] is I_Data[0] at LCFF_X27_Y6_N11
I_Data[0] = DFFEAS(A1L81, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[15] is Q_Data[15] at LCFF_X24_Y6_N17
Q_Data[15] = DFFEAS(A1L290, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[14] is Q_Data[14] at LCFF_X24_Y6_N11
Q_Data[14] = DFFEAS(A1L288, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[13] is Q_Data[13] at LCFF_X27_Y6_N17
Q_Data[13] = DFFEAS(A1L286, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[12] is Q_Data[12] at LCFF_X27_Y6_N9
Q_Data[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L539, Q_PWM[12],  ,  , VCC);


--Q_Data[11] is Q_Data[11] at LCFF_X24_Y6_N9
Q_Data[11] = DFFEAS(A1L283, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[10] is Q_Data[10] at LCFF_X24_Y5_N15
Q_Data[10] = DFFEAS(A1L281, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[9] is Q_Data[9] at LCFF_X27_Y6_N31
Q_Data[9] = DFFEAS(A1L279, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[8] is Q_Data[8] at LCFF_X27_Y6_N1
Q_Data[8] = DFFEAS(A1L277, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[7] is Q_Data[7] at LCFF_X24_Y6_N15
Q_Data[7] = DFFEAS(A1L275, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[6] is Q_Data[6] at LCFF_X27_Y6_N13
Q_Data[6] = DFFEAS(A1L273, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[5] is Q_Data[5] at LCFF_X24_Y6_N21
Q_Data[5] = DFFEAS(A1L271, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[4] is Q_Data[4] at LCFF_X27_Y6_N29
Q_Data[4] = DFFEAS(A1L269, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[3] is Q_Data[3] at LCFF_X24_Y6_N31
Q_Data[3] = DFFEAS(A1L267, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[2] is Q_Data[2] at LCFF_X27_Y6_N7
Q_Data[2] = DFFEAS(A1L265, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[1] is Q_Data[1] at LCFF_X27_Y6_N25
Q_Data[1] = DFFEAS(A1L263, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Q_Data[0] is Q_Data[0] at LCFF_X27_Y6_N23
Q_Data[0] = DFFEAS(A1L261, !BCLK,  ,  , A1L539,  ,  ,  ,  );


--Left_PWM[5] is Left_PWM[5] at LCFF_X27_Y7_N5
Left_PWM[5] = DFFEAS(A1L237, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1_TLV_state.000 is I2SAudioOut:I2SAO|TLV_state.000 at LCFF_X20_Y5_N31
B1_TLV_state.000 = DFFEAS(B1L27, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L66 is I2SAudioOut:I2SAO|local_left_sample[15]~0 at LCCOMB_X20_Y5_N8
B1L66 = LB1_safe_q[8] & !B1_TLV_state.000;


--Left_PWM[6] is Left_PWM[6] at LCFF_X27_Y7_N9
Left_PWM[6] = DFFEAS(A1L239, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L32 is I2SAudioOut:I2SAO|add~115 at LCCOMB_X21_Y3_N2
B1L32 = B1_bit_count[0] $ !B1_bit_count[1];


--Left_PWM[4] is Left_PWM[4] at LCFF_X27_Y7_N1
Left_PWM[4] = DFFEAS(A1L235, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[7] is Left_PWM[7] at LCFF_X27_Y7_N15
Left_PWM[7] = DFFEAS(A1L241, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L33 is I2SAudioOut:I2SAO|add~116 at LCCOMB_X21_Y3_N4
B1L33 = B1_bit_count[2] $ (!B1_bit_count[1] & !B1_bit_count[0]);


--Left_PWM[10] is Left_PWM[10] at LCFF_X27_Y7_N25
Left_PWM[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[10],  ,  , VCC);


--Left_PWM[9] is Left_PWM[9] at LCFF_X27_Y7_N31
Left_PWM[9] = DFFEAS(A1L245, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[8] is Left_PWM[8] at LCFF_X27_Y7_N7
Left_PWM[8] = DFFEAS(A1L243, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[11] is Left_PWM[11] at LCFF_X27_Y7_N27
Left_PWM[11] = DFFEAS(A1L248, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L34 is I2SAudioOut:I2SAO|add~117 at LCCOMB_X21_Y3_N14
B1L34 = B1_bit_count[3] $ (!B1_bit_count[1] & !B1_bit_count[0] & !B1_bit_count[2]);


--Left_PWM[1] is Left_PWM[1] at LCFF_X27_Y7_N21
Left_PWM[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[1],  ,  , VCC);


--Left_PWM[2] is Left_PWM[2] at LCFF_X27_Y7_N11
Left_PWM[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[2],  ,  , VCC);


--Left_PWM[0] is Left_PWM[0] at LCFF_X27_Y7_N23
Left_PWM[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[0],  ,  , VCC);


--Left_PWM[3] is Left_PWM[3] at LCFF_X27_Y7_N19
Left_PWM[3] = DFFEAS(A1L233, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[14] is Left_PWM[14] at LCFF_X24_Y3_N9
Left_PWM[14] = DFFEAS(A1L253, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[13] is Left_PWM[13] at LCFF_X27_Y7_N29
Left_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[13],  ,  , VCC);


--Left_PWM[12] is Left_PWM[12] at LCFF_X27_Y7_N17
Left_PWM[12] = DFFEAS(A1L250, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[15] is Left_PWM[15] at LCFF_X27_Y7_N3
Left_PWM[15] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[15],  ,  , VCC);


--Right_PWM[10] is Right_PWM[10] at LCFF_X27_Y2_N1
Right_PWM[10] = DFFEAS(A1L442, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[6] is Right_PWM[6] at LCFF_X27_Y2_N15
Right_PWM[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[6],  ,  , VCC);


--Right_PWM[2] is Right_PWM[2] at LCFF_X27_Y2_N13
Right_PWM[2] = DFFEAS(A1L429, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[14] is Right_PWM[14] at LCFF_X27_Y2_N29
Right_PWM[14] = DFFEAS(A1L449, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[5] is Right_PWM[5] at LCFF_X27_Y2_N5
Right_PWM[5] = DFFEAS(A1L434, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[9] is Right_PWM[9] at LCFF_X25_Y4_N5
Right_PWM[9] = DFFEAS(A1L440, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[1] is Right_PWM[1] at LCFF_X27_Y2_N19
Right_PWM[1] = DFFEAS(A1L427, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[13] is Right_PWM[13] at LCFF_X27_Y2_N27
Right_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[13],  ,  , VCC);


--Right_PWM[8] is Right_PWM[8] at LCFF_X27_Y2_N31
Right_PWM[8] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[8],  ,  , VCC);


--Right_PWM[4] is Right_PWM[4] at LCFF_X27_Y2_N11
Right_PWM[4] = DFFEAS(A1L432, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[0] is Right_PWM[0] at LCFF_X27_Y2_N7
Right_PWM[0] = DFFEAS(A1L425, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[12] is Right_PWM[12] at LCFF_X27_Y2_N17
Right_PWM[12] = DFFEAS(A1L446, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[11] is Right_PWM[11] at LCFF_X25_Y4_N17
Right_PWM[11] = DFFEAS(A1L444, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[7] is Right_PWM[7] at LCFF_X27_Y2_N3
Right_PWM[7] = DFFEAS(A1L437, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[3] is Right_PWM[3] at LCFF_X27_Y2_N21
Right_PWM[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[3],  ,  , VCC);


--Right_PWM[15] is Right_PWM[15] at LCFF_X27_Y2_N9
Right_PWM[15] = DFFEAS(A1L451, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--B1_TLV_state.001 is I2SAudioOut:I2SAO|TLV_state.001 at LCFF_X19_Y5_N17
B1_TLV_state.001 = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  ,  , B1L94,  , !LB1_safe_q[8], VCC);


--A1L876 is rtl~5 at LCCOMB_X21_Y3_N26
A1L876 = !B1_bit_count[0] & !B1_bit_count[1] & !B1_bit_count[2] & !B1_bit_count[3];


--B1L22 is I2SAudioOut:I2SAO|Select~168 at LCCOMB_X20_Y5_N4
B1L22 = LB1_safe_q[8] & !A1L876 & B1_TLV_state.010 # !LB1_safe_q[8] & (B1_TLV_state.001 # !A1L876 & B1_TLV_state.010);


--B1_TLV_state.011 is I2SAudioOut:I2SAO|TLV_state.011 at LCFF_X20_Y5_N11
B1_TLV_state.011 = DFFEAS(B1L25, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L23 is I2SAudioOut:I2SAO|Select~169 at LCCOMB_X20_Y5_N0
B1L23 = LB1_safe_q[8] & (B1_TLV_state.011 # !A1L876 & B1_TLV_state.100) # !LB1_safe_q[8] & !A1L876 & B1_TLV_state.100;


--state_PWM.00101 is state_PWM.00101 at LCFF_X22_Y4_N1
state_PWM.00101 = DFFEAS(A1L463, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L463 is Rx_control_0[7]~0 at LCCOMB_X22_Y4_N0
A1L463 = A1L880 & state_PWM.00100;


--FB1_q_a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0] at M4K_X23_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[4]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L51;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L733);
FB1_q_a[0]_clock_1 = GLOBAL(A1L780);
FB1_q_a[0]_clock_enable_0 = V1L25;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0] = FB1_q_a[0]_PORT_A_data_out_reg[0];

--FB1_q_a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4] at M4K_X23_Y9
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[4]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L51;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L733);
FB1_q_a[0]_clock_1 = GLOBAL(A1L780);
FB1_q_a[0]_clock_enable_0 = V1L25;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[4] = FB1_q_a[0]_PORT_A_data_out_reg[1];


--SLEN is SLEN at LCFF_X7_Y6_N19
SLEN = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  ,  , A1L540,  ,  , VCC);


--FB1_q_a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1] at M4K_X23_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[3]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L51;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L733);
FB1_q_a[1]_clock_1 = GLOBAL(A1L780);
FB1_q_a[1]_clock_enable_0 = V1L25;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1] = FB1_q_a[1]_PORT_A_data_out_reg[0];

--FB1_q_a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3] at M4K_X23_Y11
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[3]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L51;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L733);
FB1_q_a[1]_clock_1 = GLOBAL(A1L780);
FB1_q_a[1]_clock_enable_0 = V1L25;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[3] = FB1_q_a[1]_PORT_A_data_out_reg[1];


--FB1_q_a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2] at M4K_X23_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[2]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_data_in = BUS(register[2], register[5]);
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_write_enable = !V1L51;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = GLOBAL(A1L733);
FB1_q_a[2]_clock_1 = GLOBAL(A1L780);
FB1_q_a[2]_clock_enable_0 = V1L25;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, FB1_q_a[2]_clock_enable_0, , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2] = FB1_q_a[2]_PORT_A_data_out_reg[0];

--FB1_q_a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5] at M4K_X23_Y10
FB1_q_a[2]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[2]_PORT_A_data_in_reg = DFFE(FB1_q_a[2]_PORT_A_data_in, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_data_in = BUS(register[2], register[5]);
FB1_q_a[2]_PORT_B_data_in_reg = DFFE(FB1_q_a[2]_PORT_B_data_in, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[2]_PORT_A_address_reg = DFFE(FB1_q_a[2]_PORT_A_address, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[2]_PORT_B_address_reg = DFFE(FB1_q_a[2]_PORT_B_address, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_PORT_A_write_enable = GND;
FB1_q_a[2]_PORT_A_write_enable_reg = DFFE(FB1_q_a[2]_PORT_A_write_enable, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[2]_PORT_B_write_enable = !V1L51;
FB1_q_a[2]_PORT_B_write_enable_reg = DFFE(FB1_q_a[2]_PORT_B_write_enable, FB1_q_a[2]_clock_1, , , );
FB1_q_a[2]_clock_0 = GLOBAL(A1L733);
FB1_q_a[2]_clock_1 = GLOBAL(A1L780);
FB1_q_a[2]_clock_enable_0 = V1L25;
FB1_q_a[2]_PORT_A_data_out = MEMORY(FB1_q_a[2]_PORT_A_data_in_reg, FB1_q_a[2]_PORT_B_data_in_reg, FB1_q_a[2]_PORT_A_address_reg, FB1_q_a[2]_PORT_B_address_reg, FB1_q_a[2]_PORT_A_write_enable_reg, FB1_q_a[2]_PORT_B_write_enable_reg, , , FB1_q_a[2]_clock_0, FB1_q_a[2]_clock_1, FB1_q_a[2]_clock_enable_0, , , );
FB1_q_a[2]_PORT_A_data_out_reg = DFFE(FB1_q_a[2]_PORT_A_data_out, FB1_q_a[2]_clock_0, , , FB1_q_a[2]_clock_enable_0);
FB1_q_a[5] = FB1_q_a[2]_PORT_A_data_out_reg[1];


--FB1_q_a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6] at M4K_X11_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[6]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_data_in = BUS(register[6], register[7]);
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_write_enable = !V1L51;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = GLOBAL(A1L733);
FB1_q_a[6]_clock_1 = GLOBAL(A1L780);
FB1_q_a[6]_clock_enable_0 = V1L25;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, FB1_q_a[6]_clock_enable_0, , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6] = FB1_q_a[6]_PORT_A_data_out_reg[0];

--FB1_q_a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7] at M4K_X11_Y9
FB1_q_a[6]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_data_in = BUS(register[6], register[7]);
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_write_enable = !V1L51;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = GLOBAL(A1L733);
FB1_q_a[6]_clock_1 = GLOBAL(A1L780);
FB1_q_a[6]_clock_enable_0 = V1L25;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, FB1_q_a[6]_clock_enable_0, , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[7] = FB1_q_a[6]_PORT_A_data_out_reg[1];


--FB1_q_a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8] at M4K_X11_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[12]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L51;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L733);
FB1_q_a[8]_clock_1 = GLOBAL(A1L780);
FB1_q_a[8]_clock_enable_0 = V1L25;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8] = FB1_q_a[8]_PORT_A_data_out_reg[0];

--FB1_q_a[12] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12] at M4K_X11_Y10
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[12]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L51;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L733);
FB1_q_a[8]_clock_1 = GLOBAL(A1L780);
FB1_q_a[8]_clock_enable_0 = V1L25;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[12] = FB1_q_a[8]_PORT_A_data_out_reg[1];


--FB1_q_a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9] at M4K_X11_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[9]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_data_in = BUS(register[9], register[15]);
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_write_enable = !V1L51;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = GLOBAL(A1L733);
FB1_q_a[9]_clock_1 = GLOBAL(A1L780);
FB1_q_a[9]_clock_enable_0 = V1L25;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, FB1_q_a[9]_clock_enable_0, , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9] = FB1_q_a[9]_PORT_A_data_out_reg[0];

--FB1_q_a[15] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15] at M4K_X11_Y11
FB1_q_a[9]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[9]_PORT_A_data_in_reg = DFFE(FB1_q_a[9]_PORT_A_data_in, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_data_in = BUS(register[9], register[15]);
FB1_q_a[9]_PORT_B_data_in_reg = DFFE(FB1_q_a[9]_PORT_B_data_in, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[9]_PORT_A_address_reg = DFFE(FB1_q_a[9]_PORT_A_address, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[9]_PORT_B_address_reg = DFFE(FB1_q_a[9]_PORT_B_address, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_PORT_A_write_enable = GND;
FB1_q_a[9]_PORT_A_write_enable_reg = DFFE(FB1_q_a[9]_PORT_A_write_enable, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[9]_PORT_B_write_enable = !V1L51;
FB1_q_a[9]_PORT_B_write_enable_reg = DFFE(FB1_q_a[9]_PORT_B_write_enable, FB1_q_a[9]_clock_1, , , );
FB1_q_a[9]_clock_0 = GLOBAL(A1L733);
FB1_q_a[9]_clock_1 = GLOBAL(A1L780);
FB1_q_a[9]_clock_enable_0 = V1L25;
FB1_q_a[9]_PORT_A_data_out = MEMORY(FB1_q_a[9]_PORT_A_data_in_reg, FB1_q_a[9]_PORT_B_data_in_reg, FB1_q_a[9]_PORT_A_address_reg, FB1_q_a[9]_PORT_B_address_reg, FB1_q_a[9]_PORT_A_write_enable_reg, FB1_q_a[9]_PORT_B_write_enable_reg, , , FB1_q_a[9]_clock_0, FB1_q_a[9]_clock_1, FB1_q_a[9]_clock_enable_0, , , );
FB1_q_a[9]_PORT_A_data_out_reg = DFFE(FB1_q_a[9]_PORT_A_data_out, FB1_q_a[9]_clock_0, , , FB1_q_a[9]_clock_enable_0);
FB1_q_a[15] = FB1_q_a[9]_PORT_A_data_out_reg[1];


--FB1_q_a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10] at M4K_X23_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[14]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L51;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L733);
FB1_q_a[10]_clock_1 = GLOBAL(A1L780);
FB1_q_a[10]_clock_enable_0 = V1L25;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10] = FB1_q_a[10]_PORT_A_data_out_reg[0];

--FB1_q_a[14] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14] at M4K_X23_Y12
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[14]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L51;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L733);
FB1_q_a[10]_clock_1 = GLOBAL(A1L780);
FB1_q_a[10]_clock_enable_0 = V1L25;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[14] = FB1_q_a[10]_PORT_A_data_out_reg[1];


--FB1_q_a[11] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11] at M4K_X11_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[11]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_data_in = BUS(register[11], register[13]);
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_write_enable = !V1L51;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = GLOBAL(A1L733);
FB1_q_a[11]_clock_1 = GLOBAL(A1L780);
FB1_q_a[11]_clock_enable_0 = V1L25;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, FB1_q_a[11]_clock_enable_0, , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11] = FB1_q_a[11]_PORT_A_data_out_reg[0];

--FB1_q_a[13] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13] at M4K_X11_Y12
FB1_q_a[11]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_data_in = BUS(register[11], register[13]);
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_write_enable = !V1L51;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = GLOBAL(A1L733);
FB1_q_a[11]_clock_1 = GLOBAL(A1L780);
FB1_q_a[11]_clock_enable_0 = V1L25;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, FB1_q_a[11]_clock_enable_0, , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[13] = FB1_q_a[11]_PORT_A_data_out_reg[1];


--state_FX.1001 is state_FX.1001 at LCFF_X7_Y6_N15
state_FX.1001 = DFFEAS(A1L932, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--state_FX.1101 is state_FX.1101 at LCFF_X7_Y6_N29
state_FX.1101 = DFFEAS(A1L938, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10] at LCFF_X13_Y10_N19
JB1_dffe13a[10] = DFFEAS(JB1L36, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--data_flag is data_flag at LCFF_X26_Y7_N19
data_flag = DFFEAS(UNCONNECTED_DATAIN, !BCLK, !GLOBAL(A1L780),  ,  , strobe,  ,  , VCC);


--V1_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10] at LCFF_X12_Y10_N19
V1_wrptr_g[10] = DFFEAS(V1L78, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--V1_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9] at LCFF_X12_Y10_N7
V1_wrptr_g[9] = DFFEAS(V1L76, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor9 at LCCOMB_X12_Y10_N12
BB1_xor9 = V1_wrptr_g[9] $ V1_wrptr_g[10];


--JB1_dffe13a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9] at LCFF_X15_Y10_N21
JB1_dffe13a[9] = DFFEAS(JB1L34, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--BB2_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor9 at LCCOMB_X13_Y10_N28
BB2_xor9 = JB1_dffe13a[9] $ JB1_dffe13a[10];


--V1_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8] at LCFF_X12_Y10_N31
V1_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  , !V1L51, AB1_power_modified_counter_values[8],  ,  , VCC);


--BB1_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor8 at LCCOMB_X12_Y10_N26
BB1_xor8 = V1_wrptr_g[9] $ V1_wrptr_g[8] $ V1_wrptr_g[10];


--JB1_dffe13a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8] at LCFF_X13_Y10_N17
JB1_dffe13a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[8],  ,  , VCC);


--BB2_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor8 at LCCOMB_X13_Y10_N30
BB2_xor8 = JB1_dffe13a[8] $ JB1_dffe13a[10] $ JB1_dffe13a[9];


--V1_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7] at LCFF_X12_Y10_N25
V1_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  , !V1L51, AB1_power_modified_counter_values[7],  ,  , VCC);


--BB1_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor7 at LCCOMB_X12_Y10_N4
BB1_xor7 = V1_wrptr_g[9] $ V1_wrptr_g[8] $ V1_wrptr_g[7] $ V1_wrptr_g[10];


--JB1_dffe13a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7] at LCFF_X13_Y10_N3
JB1_dffe13a[7] = DFFEAS(JB1L31, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--BB2_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor7 at LCCOMB_X13_Y10_N26
BB2_xor7 = JB1_dffe13a[8] $ JB1_dffe13a[10] $ JB1_dffe13a[9] $ JB1_dffe13a[7];


--V1_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6] at LCFF_X12_Y10_N11
V1_wrptr_g[6] = DFFEAS(V1L72, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor6 at LCCOMB_X12_Y10_N28
BB1_xor6 = BB1_xor7 $ V1_wrptr_g[6];


--JB1_dffe13a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6] at LCFF_X13_Y10_N5
JB1_dffe13a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[6],  ,  , VCC);


--BB2_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor6 at LCCOMB_X13_Y10_N6
BB2_xor6 = BB2_xor7 $ JB1_dffe13a[6];


--V1_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5] at LCFF_X13_Y11_N23
V1_wrptr_g[5] = DFFEAS(V1L70, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor5 at LCCOMB_X13_Y11_N12
BB1_xor5 = V1_wrptr_g[6] $ BB1_xor7 $ V1_wrptr_g[5];


--JB1_dffe13a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5] at LCFF_X14_Y10_N5
JB1_dffe13a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[5],  ,  , VCC);


--BB2_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor5 at LCCOMB_X13_Y10_N12
BB2_xor5 = JB1_dffe13a[5] $ BB2_xor7 $ JB1_dffe13a[6];


--V1_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4] at LCFF_X12_Y10_N21
V1_wrptr_g[4] = DFFEAS(V1L68, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor4 at LCCOMB_X13_Y11_N6
BB1_xor4 = V1_wrptr_g[6] $ V1_wrptr_g[4] $ BB1_xor7 $ V1_wrptr_g[5];


--JB1_dffe13a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4] at LCFF_X15_Y10_N31
JB1_dffe13a[4] = DFFEAS(JB1L27, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--BB2_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor4 at LCCOMB_X13_Y10_N24
BB2_xor4 = JB1_dffe13a[5] $ BB2_xor7 $ JB1_dffe13a[6] $ JB1_dffe13a[4];


--V1_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3] at LCFF_X13_Y11_N29
V1_wrptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  , !V1L51, AB1_power_modified_counter_values[3],  ,  , VCC);


--BB1_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor3 at LCCOMB_X13_Y11_N10
BB1_xor3 = BB1_xor4 $ V1_wrptr_g[3];


--JB1_dffe13a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3] at LCFF_X14_Y11_N21
JB1_dffe13a[3] = DFFEAS(JB1L25, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--BB2_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor3 at LCCOMB_X14_Y11_N6
BB2_xor3 = JB1_dffe13a[3] $ BB2_xor4;


--V1_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2] at LCFF_X13_Y11_N25
V1_wrptr_g[2] = DFFEAS(V1L65, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 at LCCOMB_X13_Y11_N2
BB1_xor2 = V1_wrptr_g[2] $ V1_wrptr_g[3] $ BB1_xor4;


--JB1_dffe13a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2] at LCFF_X14_Y10_N1
JB1_dffe13a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[2],  ,  , VCC);


--BB2_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 at LCCOMB_X14_Y11_N2
BB2_xor2 = JB1_dffe13a[3] $ JB1_dffe13a[2] $ BB2_xor4;


--V1_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1] at LCFF_X13_Y11_N9
V1_wrptr_g[1] = DFFEAS(V1L63, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 at LCCOMB_X13_Y11_N4
BB1_xor1 = BB1_xor4 $ V1_wrptr_g[1] $ V1_wrptr_g[2] $ V1_wrptr_g[3];


--JB1_dffe13a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1] at LCFF_X14_Y11_N19
JB1_dffe13a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[1],  ,  , VCC);


--BB2_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor1 at LCCOMB_X14_Y11_N24
BB2_xor1 = BB2_xor4 $ JB1_dffe13a[2] $ JB1_dffe13a[3] $ JB1_dffe13a[1];


--V1_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0] at LCFF_X14_Y12_N17
V1_wrptr_g[0] = DFFEAS(V1L61, GLOBAL(A1L780),  ,  , !V1L51,  ,  ,  ,  );


--BB1_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor0 at LCCOMB_X13_Y11_N18
BB1_xor0 = BB1_xor1 $ V1_wrptr_g[0];


--JB1_dffe13a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0] at LCFF_X14_Y10_N7
JB1_dffe13a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , JB1_dffe12a[0],  ,  , VCC);


--BB2_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 at LCCOMB_X12_Y11_N0
BB2_xor0 = BB2_xor1 $ JB1_dffe13a[0];


--K1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff at LCFF_X22_Y6_N5
K1_parity_ff = DFFEAS(K1_parity, BCLK, GLOBAL(H1L27),  ,  ,  ,  ,  ,  );


--K1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity at LCCOMB_X22_Y6_N4
K1_parity = K1_parity_ff & (H1_rdcnt_addr_ena $ VCC) # !K1_parity_ff & H1_rdcnt_addr_ena & VCC;

--K1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity~COUT at LCCOMB_X22_Y6_N4
K1L40 = CARRY(K1_parity_ff & H1_rdcnt_addr_ena);


--K1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0 at LCCOMB_X22_Y6_N6
K1_countera0 = H1_rdcnt_addr_ena & (K1L40 $ (GND # !K1_power_modified_counter_values[0])) # !H1_rdcnt_addr_ena & (K1_power_modified_counter_values[0] # GND);

--K1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0~COUT at LCCOMB_X22_Y6_N6
K1L15 = CARRY(!K1L40 # !H1_rdcnt_addr_ena);


--K1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1 at LCCOMB_X22_Y6_N8
K1_countera1 = K1L15 & (K1_power_modified_counter_values[1] & VCC) # !K1L15 & (K1_power_modified_counter_values[0] $ (K1_power_modified_counter_values[1] # GND));

--K1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1~COUT at LCCOMB_X22_Y6_N8
K1L17 = CARRY(!K1_power_modified_counter_values[0] & !K1L15);


--K1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2 at LCCOMB_X22_Y6_N10
K1_countera2 = K1L17 & (K1_power_modified_counter_values[1] $ (K1_power_modified_counter_values[2] & VCC)) # !K1L17 & (K1_power_modified_counter_values[2] # GND);

--K1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2~COUT at LCCOMB_X22_Y6_N10
K1L19 = CARRY(K1_power_modified_counter_values[1] # !K1L17);


--K1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3 at LCCOMB_X22_Y6_N12
K1_countera3 = K1L19 & (K1_power_modified_counter_values[3] & VCC) # !K1L19 & (K1_power_modified_counter_values[2] $ (K1_power_modified_counter_values[3] # GND));

--K1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3~COUT at LCCOMB_X22_Y6_N12
K1L21 = CARRY(!K1_power_modified_counter_values[2] & !K1L19);


--K1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4 at LCCOMB_X22_Y6_N14
K1_countera4 = K1L21 & (K1_power_modified_counter_values[3] $ (K1_power_modified_counter_values[4] & VCC)) # !K1L21 & (K1_power_modified_counter_values[4] # GND);

--K1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4~COUT at LCCOMB_X22_Y6_N14
K1L23 = CARRY(K1_power_modified_counter_values[3] # !K1L21);


--K1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5 at LCCOMB_X22_Y6_N16
K1_countera5 = K1L23 & K1_power_modified_counter_values[5] & (VCC) # !K1L23 & (K1_power_modified_counter_values[4] $ (K1_power_modified_counter_values[5] # GND));

--K1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5~COUT at LCCOMB_X22_Y6_N16
K1L25 = CARRY(!K1_power_modified_counter_values[4] & !K1L23);


--K1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6 at LCCOMB_X22_Y6_N18
K1_countera6 = K1L25 & (K1_power_modified_counter_values[5] $ (K1_power_modified_counter_values[6] & VCC)) # !K1L25 & (K1_power_modified_counter_values[6] # GND);

--K1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6~COUT at LCCOMB_X22_Y6_N18
K1L27 = CARRY(K1_power_modified_counter_values[5] # !K1L25);


--K1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7 at LCCOMB_X22_Y6_N20
K1_countera7 = K1L27 & K1_power_modified_counter_values[7] & (VCC) # !K1L27 & (K1_power_modified_counter_values[6] $ (K1_power_modified_counter_values[7] # GND));

--K1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7~COUT at LCCOMB_X22_Y6_N20
K1L29 = CARRY(!K1_power_modified_counter_values[6] & !K1L27);


--K1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8 at LCCOMB_X22_Y6_N22
K1_countera8 = K1L29 & (K1_power_modified_counter_values[7] $ (K1_power_modified_counter_values[8] & VCC)) # !K1L29 & (K1_power_modified_counter_values[8] # GND);

--K1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8~COUT at LCCOMB_X22_Y6_N22
K1L31 = CARRY(K1_power_modified_counter_values[7] # !K1L29);


--K1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9 at LCCOMB_X22_Y6_N24
K1_countera9 = K1L31 & K1_power_modified_counter_values[9] & (VCC) # !K1L31 & (K1_power_modified_counter_values[8] $ (K1_power_modified_counter_values[9] # GND));

--K1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9~COUT at LCCOMB_X22_Y6_N24
K1L33 = CARRY(!K1_power_modified_counter_values[8] & !K1L31);


--K1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10 at LCCOMB_X22_Y6_N26
K1_countera10 = K1L33 & (K1_power_modified_counter_values[9] $ (K1_power_modified_counter_values[10] & VCC)) # !K1L33 & (K1_power_modified_counter_values[10] # GND);

--K1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10~COUT at LCCOMB_X22_Y6_N26
K1L35 = CARRY(K1_power_modified_counter_values[9] # !K1L33);


--K1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera11 at LCCOMB_X22_Y6_N28
K1_countera11 = K1_power_modified_counter_values[11] $ !K1L35;


--H1_rdaclr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr at LCFF_X27_Y6_N3
H1_rdaclr = DFFEAS(H1L28, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00111 is state_PWM.00111 at LCFF_X27_Y8_N9
state_PWM.00111 = DFFEAS(A1L541, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.01011 is state_PWM.01011 at LCFF_X24_Y3_N1
state_PWM.01011 = DFFEAS(A1L542, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L535 is Select~6196 at LCCOMB_X22_Y4_N28
A1L535 = state_PWM.00111 # state_PWM.00000 & fifo_enable & !state_PWM.01011;


--A1L536 is Select~6197 at LCCOMB_X22_Y6_N2
A1L536 = state_PWM.00011 # A1L535 # !state_PWM.00000 & !A1L532;


--H1_delayed_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6] at LCFF_X21_Y5_N27
H1_delayed_wrptr_g[6] = DFFEAS(H1L13, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11] at LCFF_X19_Y4_N31
H1_delayed_wrptr_g[11] = DFFEAS(H1L23, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9] at LCFF_X21_Y5_N13
H1_delayed_wrptr_g[9] = DFFEAS(H1L19, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5] at LCFF_X21_Y7_N9
H1_delayed_wrptr_g[5] = DFFEAS(H1L11, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7] at LCFF_X21_Y7_N25
H1_delayed_wrptr_g[7] = DFFEAS(H1L15, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1] at LCFF_X21_Y5_N23
H1_delayed_wrptr_g[1] = DFFEAS(H1L4, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3] at LCFF_X21_Y7_N23
H1_delayed_wrptr_g[3] = DFFEAS(H1L8, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[4] at LCFF_X22_Y5_N17
H1_delayed_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_wrptr_g[4],  ,  , VCC);


--H1_delayed_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0] at LCFF_X18_Y5_N9
H1_delayed_wrptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , H1_wrptr_g[0],  ,  , VCC);


--H1_delayed_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10] at LCFF_X19_Y6_N15
H1_delayed_wrptr_g[10] = DFFEAS(H1L21, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8] at LCFF_X20_Y7_N27
H1_delayed_wrptr_g[8] = DFFEAS(H1L17, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2] at LCFF_X20_Y7_N9
H1_delayed_wrptr_g[2] = DFFEAS(H1L6, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10] at LCFF_X18_Y5_N17
N4_dffe5a[10] = DFFEAS(N4L19, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[10] at LCFF_X17_Y4_N29
N3_dffe5a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , L4_xor10,  ,  , VCC);


--N4_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9] at LCFF_X18_Y4_N5
N4_dffe5a[9] = DFFEAS(N4L17, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9] at LCFF_X17_Y4_N23
N3_dffe5a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , L4_xor9,  ,  , VCC);


--N4_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8] at LCFF_X18_Y4_N13
N4_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , L3_xor8,  ,  , VCC);


--N3_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8] at LCFF_X18_Y4_N25
N3_dffe5a[8] = DFFEAS(N3L14, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7] at LCFF_X19_Y3_N27
N4_dffe5a[7] = DFFEAS(N4L14, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7] at LCFF_X17_Y4_N21
N3_dffe5a[7] = DFFEAS(N3L12, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6] at LCFF_X18_Y3_N31
N4_dffe5a[6] = DFFEAS(L3_xor6, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6] at LCFF_X18_Y4_N3
N3_dffe5a[6] = DFFEAS(L4_xor6, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5] at LCFF_X19_Y3_N5
N4_dffe5a[5] = DFFEAS(N4L11, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5] at LCFF_X18_Y4_N31
N3_dffe5a[5] = DFFEAS(N3L9, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4] at LCFF_X19_Y2_N5
N4_dffe5a[4] = DFFEAS(N4L9, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4] at LCFF_X18_Y4_N7
N3_dffe5a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , L4_xor4,  ,  , VCC);


--N4_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3] at LCFF_X19_Y2_N13
N4_dffe5a[3] = DFFEAS(L3_xor3, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3] at LCFF_X18_Y4_N11
N3_dffe5a[3] = DFFEAS(L4_xor3, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2] at LCFF_X19_Y2_N3
N4_dffe5a[2] = DFFEAS(N4L6, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[2] at LCFF_X18_Y4_N1
N3_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L516),  ,  ,  , L4_xor2,  ,  , VCC);


--N4_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1] at LCFF_X19_Y2_N21
N4_dffe5a[1] = DFFEAS(N4L4, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1] at LCFF_X17_Y4_N3
N3_dffe5a[1] = DFFEAS(N3L4, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0] at LCFF_X19_Y2_N9
N4_dffe5a[0] = DFFEAS(L3_xor0, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0] at LCFF_X17_Y4_N19
N3_dffe5a[0] = DFFEAS(L4_xor0, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--A1L1054 is synced_Rx_used[4]~183 at LCCOMB_X19_Y4_N2
A1L1054 = CARRY(N4_dffe5a[0] # !N3_dffe5a[0]);


--A1L1056 is synced_Rx_used[4]~185 at LCCOMB_X19_Y4_N4
A1L1056 = CARRY(N3_dffe5a[1] & (!A1L1054 # !N4_dffe5a[1]) # !N3_dffe5a[1] & !N4_dffe5a[1] & !A1L1054);


--A1L1058 is synced_Rx_used[4]~187 at LCCOMB_X19_Y4_N6
A1L1058 = CARRY(N3_dffe5a[2] & N4_dffe5a[2] & !A1L1056 # !N3_dffe5a[2] & (N4_dffe5a[2] # !A1L1056));


--A1L1060 is synced_Rx_used[4]~189 at LCCOMB_X19_Y4_N8
A1L1060 = CARRY(N3_dffe5a[3] & (!A1L1058 # !N4_dffe5a[3]) # !N3_dffe5a[3] & !N4_dffe5a[3] & !A1L1058);


--A1L1061 is synced_Rx_used[4]~190 at LCCOMB_X19_Y4_N10
A1L1061 = (N4_dffe5a[4] $ N3_dffe5a[4] $ A1L1060) # GND;

--A1L1062 is synced_Rx_used[4]~191 at LCCOMB_X19_Y4_N10
A1L1062 = CARRY(N4_dffe5a[4] & (!A1L1060 # !N3_dffe5a[4]) # !N4_dffe5a[4] & !N3_dffe5a[4] & !A1L1060);


--A1L1064 is synced_Rx_used[5]~192 at LCCOMB_X19_Y4_N12
A1L1064 = N3_dffe5a[5] & (N4_dffe5a[5] & !A1L1062 # !N4_dffe5a[5] & (A1L1062 # GND)) # !N3_dffe5a[5] & (N4_dffe5a[5] & A1L1062 & VCC # !N4_dffe5a[5] & !A1L1062);

--A1L1065 is synced_Rx_used[5]~193 at LCCOMB_X19_Y4_N12
A1L1065 = CARRY(N3_dffe5a[5] & (!A1L1062 # !N4_dffe5a[5]) # !N3_dffe5a[5] & !N4_dffe5a[5] & !A1L1062);


--A1L1067 is synced_Rx_used[6]~194 at LCCOMB_X19_Y4_N14
A1L1067 = (N3_dffe5a[6] $ N4_dffe5a[6] $ A1L1065) # GND;

--A1L1068 is synced_Rx_used[6]~195 at LCCOMB_X19_Y4_N14
A1L1068 = CARRY(N3_dffe5a[6] & N4_dffe5a[6] & !A1L1065 # !N3_dffe5a[6] & (N4_dffe5a[6] # !A1L1065));


--A1L1070 is synced_Rx_used[7]~196 at LCCOMB_X19_Y4_N16
A1L1070 = N3_dffe5a[7] & (N4_dffe5a[7] & !A1L1068 # !N4_dffe5a[7] & (A1L1068 # GND)) # !N3_dffe5a[7] & (N4_dffe5a[7] & A1L1068 & VCC # !N4_dffe5a[7] & !A1L1068);

--A1L1071 is synced_Rx_used[7]~197 at LCCOMB_X19_Y4_N16
A1L1071 = CARRY(N3_dffe5a[7] & (!A1L1068 # !N4_dffe5a[7]) # !N3_dffe5a[7] & !N4_dffe5a[7] & !A1L1068);


--A1L1073 is synced_Rx_used[8]~198 at LCCOMB_X19_Y4_N18
A1L1073 = (N4_dffe5a[8] $ N3_dffe5a[8] $ A1L1071) # GND;

--A1L1074 is synced_Rx_used[8]~199 at LCCOMB_X19_Y4_N18
A1L1074 = CARRY(N4_dffe5a[8] & (!A1L1071 # !N3_dffe5a[8]) # !N4_dffe5a[8] & !N3_dffe5a[8] & !A1L1071);


--A1L1076 is synced_Rx_used[9]~200 at LCCOMB_X19_Y4_N20
A1L1076 = N3_dffe5a[9] & (N4_dffe5a[9] & !A1L1074 # !N4_dffe5a[9] & (A1L1074 # GND)) # !N3_dffe5a[9] & (N4_dffe5a[9] & A1L1074 & VCC # !N4_dffe5a[9] & !A1L1074);

--A1L1077 is synced_Rx_used[9]~201 at LCCOMB_X19_Y4_N20
A1L1077 = CARRY(N3_dffe5a[9] & (!A1L1074 # !N4_dffe5a[9]) # !N3_dffe5a[9] & !N4_dffe5a[9] & !A1L1074);


--A1L1079 is synced_Rx_used[10]~202 at LCCOMB_X19_Y4_N22
A1L1079 = (N3_dffe5a[10] $ N4_dffe5a[10] $ A1L1077) # GND;

--A1L1080 is synced_Rx_used[10]~203 at LCCOMB_X19_Y4_N22
A1L1080 = CARRY(N3_dffe5a[10] & N4_dffe5a[10] & !A1L1077 # !N3_dffe5a[10] & (N4_dffe5a[10] # !A1L1077));


--N3_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11] at LCFF_X18_Y4_N29
N3_dffe5a[11] = DFFEAS(N3L18, GLOBAL(A1L516),  ,  ,  ,  ,  ,  ,  );


--A1L1082 is synced_Rx_used[11]~204 at LCCOMB_X19_Y4_N24
A1L1082 = N3_dffe5a[11] $ A1L1080 $ !H1_delayed_wrptr_g[11];


--Rx_register[15] is Rx_register[15] at LCFF_X10_Y8_N15
Rx_register[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L78),  ,  , state_FX.0011, A1L76,  ,  , VCC);


--Rx_register[14] is Rx_register[14] at LCFF_X10_Y7_N11
Rx_register[14] = DFFEAS(A1L506, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[13] is Rx_register[13] at LCFF_X10_Y6_N15
Rx_register[13] = DFFEAS(A1L504, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[12] is Rx_register[12] at LCFF_X10_Y7_N31
Rx_register[12] = DFFEAS(A1L502, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[11] is Rx_register[11] at LCFF_X10_Y5_N31
Rx_register[11] = DFFEAS(A1L500, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[10] is Rx_register[10] at LCFF_X10_Y5_N15
Rx_register[10] = DFFEAS(A1L498, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[9] is Rx_register[9] at LCFF_X10_Y6_N31
Rx_register[9] = DFFEAS(A1L496, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[8] is Rx_register[8] at LCFF_X10_Y7_N15
Rx_register[8] = DFFEAS(A1L494, GLOBAL(A1L78),  ,  , state_FX.0011,  ,  ,  ,  );


--byte_count[0] is byte_count[0] at LCFF_X27_Y8_N11
byte_count[0] = DFFEAS(A1L758, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--byte_count[1] is byte_count[1] at LCFF_X27_Y8_N13
byte_count[1] = DFFEAS(A1L761, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--byte_count[2] is byte_count[2] at LCFF_X27_Y8_N15
byte_count[2] = DFFEAS(A1L764, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--byte_count[3] is byte_count[3] at LCFF_X27_Y8_N17
byte_count[3] = DFFEAS(A1L767, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--A1L885 is rtl~355 at LCCOMB_X27_Y8_N24
A1L885 = byte_count[1] & byte_count[2] & byte_count[3] & byte_count[0];


--byte_count[4] is byte_count[4] at LCFF_X27_Y8_N19
byte_count[4] = DFFEAS(A1L770, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--byte_count[5] is byte_count[5] at LCFF_X27_Y8_N21
byte_count[5] = DFFEAS(A1L773, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--byte_count[6] is byte_count[6] at LCFF_X27_Y8_N23
byte_count[6] = DFFEAS(A1L777, !BCLK,  ,  , A1L776,  ,  , !state_PWM.01100,  );


--A1L877 is rtl~6 at LCCOMB_X27_Y8_N28
A1L877 = A1L885 & byte_count[4] & byte_count[5] & !byte_count[6];


--state_PWM.00010 is state_PWM.00010 at LCFF_X21_Y4_N3
state_PWM.00010 = DFFEAS(A1L543, !BCLK,  ,  ,  ,  ,  ,  ,  );


--sync_count[0] is sync_count[0] at LCFF_X21_Y4_N13
sync_count[0] = DFFEAS(A1L999, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[1] is sync_count[1] at LCFF_X21_Y4_N15
sync_count[1] = DFFEAS(A1L1002, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[2] is sync_count[2] at LCFF_X21_Y4_N17
sync_count[2] = DFFEAS(A1L1005, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[3] is sync_count[3] at LCFF_X21_Y4_N19
sync_count[3] = DFFEAS(A1L1008, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--A1L886 is rtl~356 at LCCOMB_X21_Y4_N8
A1L886 = sync_count[2] & sync_count[3] & sync_count[1] & sync_count[0];


--sync_count[4] is sync_count[4] at LCFF_X21_Y4_N21
sync_count[4] = DFFEAS(A1L1011, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[5] is sync_count[5] at LCFF_X21_Y4_N23
sync_count[5] = DFFEAS(A1L1014, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[6] is sync_count[6] at LCFF_X21_Y4_N25
sync_count[6] = DFFEAS(A1L1017, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--sync_count[7] is sync_count[7] at LCFF_X21_Y4_N27
sync_count[7] = DFFEAS(A1L1020, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--A1L887 is rtl~357 at LCCOMB_X21_Y4_N0
A1L887 = sync_count[6] & sync_count[7] & sync_count[4] & sync_count[5];


--sync_count[8] is sync_count[8] at LCFF_X21_Y4_N29
sync_count[8] = DFFEAS(A1L1024, !BCLK,  ,  , A1L1026,  ,  , A1L1023,  );


--A1L888 is rtl~358 at LCCOMB_X21_Y4_N6
A1L888 = A1L887 & A1L886 & !sync_count[8];


--state_PWM.01101 is state_PWM.01101 at LCFF_X27_Y8_N1
state_PWM.01101 = DFFEAS(A1L544, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[4] is synced_Rx_used[4] at LCFF_X19_Y4_N11
synced_Rx_used[4] = DFFEAS(A1L1061, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[5] is synced_Rx_used[5] at LCFF_X19_Y4_N13
synced_Rx_used[5] = DFFEAS(A1L1064, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[6] is synced_Rx_used[6] at LCFF_X19_Y4_N15
synced_Rx_used[6] = DFFEAS(A1L1067, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[7] is synced_Rx_used[7] at LCFF_X19_Y4_N17
synced_Rx_used[7] = DFFEAS(A1L1070, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[8] is synced_Rx_used[8] at LCFF_X19_Y4_N19
synced_Rx_used[8] = DFFEAS(A1L1073, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[9] is synced_Rx_used[9] at LCFF_X19_Y4_N21
synced_Rx_used[9] = DFFEAS(A1L1076, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L255 is LessThan~238 at LCCOMB_X19_Y4_N26
A1L255 = synced_Rx_used[9] # synced_Rx_used[6] # synced_Rx_used[7] # synced_Rx_used[8];


--A1L256 is LessThan~239 at LCCOMB_X19_Y4_N0
A1L256 = synced_Rx_used[4] # A1L255 # synced_Rx_used[5] # !A1L532;


--A1L537 is Select~6198 at LCCOMB_X27_Y8_N26
A1L537 = A1L256 & state_PWM.01101;


--A1L538 is Select~6199 at LCCOMB_X27_Y6_N4
A1L538 = A1L877 & (A1L537 # A1L888 & state_PWM.00010) # !A1L877 & A1L888 & (state_PWM.00010);


--I_PWM[15] is I_PWM[15] at LCFF_X25_Y4_N1
I_PWM[15] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[15],  ,  , VCC);


--state_PWM.01100 is state_PWM.01100 at LCFF_X24_Y3_N7
state_PWM.01100 = DFFEAS(A1L829, !BCLK,  ,  ,  ,  ,  , LB1_safe_q[8],  );


--A1L539 is Select~6200 at LCCOMB_X24_Y3_N12
A1L539 = LB1_safe_q[8] & state_PWM.01100;


--I_PWM[14] is I_PWM[14] at LCFF_X25_Y4_N25
I_PWM[14] = DFFEAS(A1L162, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[13] is I_PWM[13] at LCFF_X26_Y7_N31
I_PWM[13] = DFFEAS(A1L160, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[12] is I_PWM[12] at LCFF_X25_Y4_N23
I_PWM[12] = DFFEAS(A1L158, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[11] is I_PWM[11] at LCFF_X26_Y7_N1
I_PWM[11] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[11],  ,  , VCC);


--I_PWM[10] is I_PWM[10] at LCFF_X25_Y4_N13
I_PWM[10] = DFFEAS(A1L155, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[9] is I_PWM[9] at LCFF_X25_Y4_N21
I_PWM[9] = DFFEAS(A1L153, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[8] is I_PWM[8] at LCFF_X25_Y4_N11
I_PWM[8] = DFFEAS(A1L151, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[7] is I_PWM[7] at LCFF_X27_Y7_N13
I_PWM[7] = DFFEAS(A1L149, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[6] is I_PWM[6] at LCFF_X26_Y7_N21
I_PWM[6] = DFFEAS(A1L147, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[5] is I_PWM[5] at LCFF_X25_Y4_N19
I_PWM[5] = DFFEAS(A1L145, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[4] is I_PWM[4] at LCFF_X26_Y7_N15
I_PWM[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[4],  ,  , VCC);


--I_PWM[3] is I_PWM[3] at LCFF_X24_Y4_N1
I_PWM[3] = DFFEAS(A1L142, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[2] is I_PWM[2] at LCFF_X26_Y7_N23
I_PWM[2] = DFFEAS(A1L140, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[1] is I_PWM[1] at LCFF_X26_Y7_N9
I_PWM[1] = DFFEAS(A1L138, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[0] is I_PWM[0] at LCFF_X26_Y7_N5
I_PWM[0] = DFFEAS(A1L136, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--Q_PWM[15] is Q_PWM[15] at LCFF_X24_Y6_N23
Q_PWM[15] = DFFEAS(A1L344, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[14] is Q_PWM[14] at LCFF_X24_Y6_N27
Q_PWM[14] = DFFEAS(A1L342, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[13] is Q_PWM[13] at LCFF_X24_Y5_N27
Q_PWM[13] = DFFEAS(A1L340, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[12] is Q_PWM[12] at LCFF_X24_Y5_N13
Q_PWM[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[12],  ,  , VCC);


--Q_PWM[11] is Q_PWM[11] at LCFF_X24_Y5_N1
Q_PWM[11] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[11],  ,  , VCC);


--Q_PWM[10] is Q_PWM[10] at LCFF_X24_Y6_N25
Q_PWM[10] = DFFEAS(A1L336, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[9] is Q_PWM[9] at LCFF_X24_Y6_N3
Q_PWM[9] = DFFEAS(A1L334, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[8] is Q_PWM[8] at LCFF_X24_Y6_N7
Q_PWM[8] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[8],  ,  , VCC);


--Q_PWM[7] is Q_PWM[7] at LCFF_X24_Y6_N1
Q_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[7],  ,  , VCC);


--Q_PWM[6] is Q_PWM[6] at LCFF_X24_Y5_N5
Q_PWM[6] = DFFEAS(A1L330, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[5] is Q_PWM[5] at LCFF_X24_Y6_N13
Q_PWM[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[5],  ,  , VCC);


--Q_PWM[4] is Q_PWM[4] at LCFF_X24_Y6_N5
Q_PWM[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[4],  ,  , VCC);


--Q_PWM[3] is Q_PWM[3] at LCFF_X24_Y6_N19
Q_PWM[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[3],  ,  , VCC);


--Q_PWM[2] is Q_PWM[2] at LCFF_X24_Y6_N29
Q_PWM[2] = DFFEAS(A1L325, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[1] is Q_PWM[1] at LCFF_X24_Y5_N9
Q_PWM[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[1],  ,  , VCC);


--Q_PWM[0] is Q_PWM[0] at LCFF_X27_Y3_N9
Q_PWM[0] = DFFEAS(A1L322, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--B1L24 is I2SAudioOut:I2SAO|Select~170 at LCCOMB_X20_Y5_N2
B1L24 = LB1_safe_q[8] & (!A1L876 # !B1_TLV_state.100) # !LB1_safe_q[8] & B1_TLV_state.000 & (!A1L876 # !B1_TLV_state.100);


--state_PWM.01000 is state_PWM.01000 at LCFF_X27_Y2_N23
state_PWM.01000 = DFFEAS(A1L953, !BCLK,  ,  ,  ,  ,  ,  ,  );


--B1L94 is I2SAudioOut:I2SAO|reduce_or~13 at LCCOMB_X19_Y5_N20
B1L94 = B1_TLV_state.001 # !B1_TLV_state.000;


--B1L25 is I2SAudioOut:I2SAO|Select~171 at LCCOMB_X20_Y5_N10
B1L25 = LB1_safe_q[8] & B1_TLV_state.010 & (A1L876) # !LB1_safe_q[8] & (B1_TLV_state.011 # B1_TLV_state.010 & A1L876);


--V1_p0addr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr at LCFF_X18_Y11_N7
V1_p0addr = DFFEAS(V1L21, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--V1_rdptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2] at LCFF_X15_Y10_N5
V1_rdptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  , V1L25, X1_power_modified_counter_values[2],  ,  , VCC);


--V1_rdptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4] at LCFF_X15_Y10_N13
V1_rdptr_g[4] = DFFEAS(V1L41, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4] at LCFF_X19_Y11_N7
GB1_dffe8a[4] = DFFEAS(GB1L31, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2] at LCFF_X15_Y11_N19
GB1_dffe8a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[2],  ,  , VCC);


--V1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X15_Y11_N18
V1L26 = GB1_dffe8a[4] & V1_rdptr_g[4] & (V1_rdptr_g[2] $ !GB1_dffe8a[2]) # !GB1_dffe8a[4] & !V1_rdptr_g[4] & (V1_rdptr_g[2] $ !GB1_dffe8a[2]);


--V1_rdptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] at LCFF_X13_Y12_N17
V1_rdptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  , V1L25, X1_power_modified_counter_values[8],  ,  , VCC);


--V1_rdptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10] at LCFF_X15_Y11_N31
V1_rdptr_g[10] = DFFEAS(V1L50, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10] at LCFF_X15_Y11_N1
GB1_dffe8a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[10],  ,  , VCC);


--GB1_dffe8a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8] at LCFF_X15_Y11_N13
GB1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[8],  ,  , VCC);


--V1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X15_Y11_N12
V1L27 = V1_rdptr_g[8] & GB1_dffe8a[8] & (GB1_dffe8a[10] $ !V1_rdptr_g[10]) # !V1_rdptr_g[8] & !GB1_dffe8a[8] & (GB1_dffe8a[10] $ !V1_rdptr_g[10]);


--V1_rdptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9] at LCFF_X15_Y10_N1
V1_rdptr_g[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  , V1L25, X1_power_modified_counter_values[9],  ,  , VCC);


--V1_rdptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0] at LCFF_X15_Y10_N11
V1_rdptr_g[0] = DFFEAS(V1L34, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0] at LCFF_X15_Y11_N25
GB1_dffe8a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[0],  ,  , VCC);


--GB1_dffe8a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9] at LCFF_X15_Y11_N15
GB1_dffe8a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[9],  ,  , VCC);


--V1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X15_Y11_N14
V1L28 = GB1_dffe8a[0] & V1_rdptr_g[0] & (GB1_dffe8a[9] $ !V1_rdptr_g[9]) # !GB1_dffe8a[0] & !V1_rdptr_g[0] & (GB1_dffe8a[9] $ !V1_rdptr_g[9]);


--V1_rdptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6] at LCFF_X15_Y11_N17
V1_rdptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  , V1L25, X1_power_modified_counter_values[6],  ,  , VCC);


--V1_rdptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] at LCFF_X15_Y10_N25
V1_rdptr_g[7] = DFFEAS(V1L46, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7] at LCFF_X15_Y11_N9
GB1_dffe8a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[7],  ,  , VCC);


--GB1_dffe8a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6] at LCFF_X15_Y11_N29
GB1_dffe8a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[6],  ,  , VCC);


--V1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X15_Y11_N28
V1L29 = V1_rdptr_g[6] & GB1_dffe8a[6] & (GB1_dffe8a[7] $ !V1_rdptr_g[7]) # !V1_rdptr_g[6] & !GB1_dffe8a[6] & (GB1_dffe8a[7] $ !V1_rdptr_g[7]);


--V1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X15_Y11_N6
V1L30 = V1L27 & V1L29 & V1L28 & V1L26;


--V1_rdptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3] at LCFF_X15_Y11_N23
V1_rdptr_g[3] = DFFEAS(V1L39, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--V1_rdptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1] at LCFF_X15_Y11_N3
V1_rdptr_g[1] = DFFEAS(V1L36, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1] at LCFF_X15_Y11_N27
GB1_dffe8a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[1],  ,  , VCC);


--GB1_dffe8a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3] at LCFF_X14_Y11_N15
GB1_dffe8a[3] = DFFEAS(GB1L29, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--V1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X15_Y11_N26
V1L31 = GB1_dffe8a[3] & V1_rdptr_g[3] & (V1_rdptr_g[1] $ !GB1_dffe8a[1]) # !GB1_dffe8a[3] & !V1_rdptr_g[3] & (V1_rdptr_g[1] $ !GB1_dffe8a[1]);


--V1_rdptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5] at LCFF_X15_Y11_N11
V1_rdptr_g[5] = DFFEAS(V1L43, GLOBAL(A1L733),  ,  , V1L25,  ,  ,  ,  );


--GB1_dffe8a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5] at LCFF_X15_Y11_N21
GB1_dffe8a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L733),  ,  ,  , GB1_dffe7a[5],  ,  , VCC);


--V1L25 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 at LCCOMB_X15_Y11_N20
V1L25 = GB1_dffe8a[5] $ V1_rdptr_g[5] # !V1L31 # !V1L30;


--V1_rdcnt_addr_ena is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena at LCCOMB_X18_Y11_N0
V1_rdcnt_addr_ena = V1L25 # !V1_p0addr;


--AB1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X14_Y10_N15
AB1_power_modified_counter_values[2] = DFFEAS(AB1_countera2, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X14_Y10_N19
AB1_power_modified_counter_values[4] = DFFEAS(AB1_countera4, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L52 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~70 at LCCOMB_X14_Y10_N0
V1L52 = JB1_dffe13a[4] & AB1_power_modified_counter_values[4] & (AB1_power_modified_counter_values[2] $ !JB1_dffe13a[2]) # !JB1_dffe13a[4] & !AB1_power_modified_counter_values[4] & (AB1_power_modified_counter_values[2] $ !JB1_dffe13a[2]);


--AB1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X14_Y10_N27
AB1_power_modified_counter_values[8] = DFFEAS(AB1_countera8, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X14_Y10_N31
AB1_power_modified_counter_values[10] = DFFEAS(AB1_countera10, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L53 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~71 at LCCOMB_X13_Y10_N16
V1L53 = AB1_power_modified_counter_values[8] & JB1_dffe13a[8] & (AB1_power_modified_counter_values[10] $ !JB1_dffe13a[10]) # !AB1_power_modified_counter_values[8] & !JB1_dffe13a[8] & (AB1_power_modified_counter_values[10] $ !JB1_dffe13a[10]);


--AB1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X14_Y10_N29
AB1_power_modified_counter_values[9] = DFFEAS(AB1_countera9, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--AB1_counter_ffa[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0] at LCFF_X14_Y10_N11
AB1_counter_ffa[0] = DFFEAS(AB1_countera0, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L54 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~72 at LCCOMB_X14_Y10_N6
V1L54 = AB1_counter_ffa[0] & !JB1_dffe13a[0] & (JB1_dffe13a[9] $ !AB1_power_modified_counter_values[9]) # !AB1_counter_ffa[0] & JB1_dffe13a[0] & (JB1_dffe13a[9] $ !AB1_power_modified_counter_values[9]);


--AB1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X14_Y10_N23
AB1_power_modified_counter_values[6] = DFFEAS(AB1_countera6, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X14_Y10_N25
AB1_power_modified_counter_values[7] = DFFEAS(AB1_countera7, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L55 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~73 at LCCOMB_X13_Y10_N4
V1L55 = AB1_power_modified_counter_values[7] & JB1_dffe13a[7] & (AB1_power_modified_counter_values[6] $ !JB1_dffe13a[6]) # !AB1_power_modified_counter_values[7] & !JB1_dffe13a[7] & (AB1_power_modified_counter_values[6] $ !JB1_dffe13a[6]);


--V1L56 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~74 at LCCOMB_X14_Y10_N2
V1L56 = V1L54 & V1L53 & V1L55 & V1L52;


--AB1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X14_Y10_N13
AB1_power_modified_counter_values[1] = DFFEAS(AB1_countera1, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X14_Y10_N17
AB1_power_modified_counter_values[3] = DFFEAS(AB1_countera3, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L57 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~75 at LCCOMB_X14_Y11_N18
V1L57 = JB1_dffe13a[3] & AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]) # !JB1_dffe13a[3] & !AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]);


--AB1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X14_Y10_N21
AB1_power_modified_counter_values[5] = DFFEAS(AB1_countera5, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1L51 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X14_Y10_N4
V1L51 = V1L57 & V1L56 & (AB1_power_modified_counter_values[5] $ !JB1_dffe13a[5]);


--Tx_read_clock is Tx_read_clock at LCFF_X1_Y6_N13
Tx_read_clock = DFFEAS(A1L547, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X18_Y11_N11
X1_power_modified_counter_values[0] = DFFEAS(X1_countera0, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X18_Y11_N13
X1_power_modified_counter_values[1] = DFFEAS(X1_countera1, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X18_Y11_N15
X1_power_modified_counter_values[2] = DFFEAS(X1_countera2, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X18_Y11_N17
X1_power_modified_counter_values[3] = DFFEAS(X1_countera3, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X18_Y11_N19
X1_power_modified_counter_values[4] = DFFEAS(X1_countera4, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X18_Y11_N21
X1_power_modified_counter_values[5] = DFFEAS(X1_countera5, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X18_Y11_N23
X1_power_modified_counter_values[6] = DFFEAS(X1_countera6, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X18_Y11_N25
X1_power_modified_counter_values[7] = DFFEAS(X1_countera7, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X18_Y11_N27
X1_power_modified_counter_values[8] = DFFEAS(X1_countera8, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X18_Y11_N29
X1_power_modified_counter_values[9] = DFFEAS(X1_countera9, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X18_Y11_N31
X1_power_modified_counter_values[10] = DFFEAS(X1_countera10, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--register[0] is register[0] at LCFF_X17_Y6_N31
register[0] = DFFEAS(A1L550, BCLK,  ,  , A1L838,  ,  ,  ,  );


--A1L540 is Select~6201 at LCCOMB_X7_Y6_N20
A1L540 = state_FX.1001 # !state_FX.1110 & state_FX.0000 & SLEN;


--register[1] is register[1] at LCFF_X17_Y6_N29
register[1] = DFFEAS(A1L553, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[2] is register[2] at LCFF_X17_Y6_N19
register[2] = DFFEAS(A1L555, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[3] is register[3] at LCFF_X17_Y6_N9
register[3] = DFFEAS(A1L557, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[4] is register[4] at LCFF_X17_Y6_N15
register[4] = DFFEAS(A1L559, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[5] is register[5] at LCFF_X15_Y7_N13
register[5] = DFFEAS(A1L561, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[6] is register[6] at LCFF_X15_Y7_N15
register[6] = DFFEAS(A1L563, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[7] is register[7] at LCFF_X15_Y7_N31
register[7] = DFFEAS(A1L565, BCLK,  ,  , A1L838,  ,  ,  ,  );


--register[8] is register[8] at LCFF_X13_Y8_N1
register[8] = DFFEAS(A1L850, BCLK,  ,  , !AD_state[6],  ,  ,  ,  );


--register[9] is register[9] at LCFF_X12_Y6_N15
register[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L859, A1L582,  ,  , VCC);


--register[10] is register[10] at LCFF_X13_Y6_N29
register[10] = DFFEAS(A1L862, BCLK,  ,  , A1L859,  ,  ,  ,  );


--register[11] is register[11] at LCFF_X12_Y6_N7
register[11] = DFFEAS(A1L864, BCLK,  ,  , A1L859,  ,  ,  ,  );


--register[12] is register[12] at LCFF_X13_Y6_N7
register[12] = DFFEAS(A1L866, BCLK,  ,  , A1L859,  ,  ,  ,  );


--register[13] is register[13] at LCFF_X12_Y6_N27
register[13] = DFFEAS(A1L868, BCLK,  ,  , A1L859,  ,  ,  ,  );


--register[14] is register[14] at LCFF_X13_Y6_N19
register[14] = DFFEAS(A1L870, BCLK,  ,  , A1L859,  ,  ,  ,  );


--register[15] is register[15] at LCFF_X13_Y8_N29
register[15] = DFFEAS(A1L872, BCLK,  ,  , !AD_state[6],  ,  ,  ,  );


--state_FX.1000 is state_FX.1000 at LCFF_X7_Y6_N9
state_FX.1000 = DFFEAS(A1L941, GLOBAL(A1L78),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10] at LCFF_X14_Y11_N27
JB1_dffe12a[10] = DFFEAS(JB1L19, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--strobe is strobe at LCFF_X15_Y6_N27
strobe = DFFEAS(A1L613, BCLK,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9] at LCFF_X15_Y10_N29
JB1_dffe12a[9] = DFFEAS(JB1L17, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8] at LCFF_X13_Y12_N21
JB1_dffe12a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_rdptr_g[8],  ,  , VCC);


--JB1_dffe12a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7] at LCFF_X15_Y10_N17
JB1_dffe12a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_rdptr_g[7],  ,  , VCC);


--JB1_dffe12a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6] at LCFF_X13_Y10_N21
JB1_dffe12a[6] = DFFEAS(JB1L13, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5] at LCFF_X14_Y11_N17
JB1_dffe12a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_rdptr_g[5],  ,  , VCC);


--JB1_dffe12a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4] at LCFF_X15_Y10_N23
JB1_dffe12a[4] = DFFEAS(JB1L10, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3] at LCFF_X14_Y11_N5
JB1_dffe12a[3] = DFFEAS(JB1L8, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2] at LCFF_X15_Y10_N15
JB1_dffe12a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_rdptr_g[2],  ,  , VCC);


--JB1_dffe12a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1] at LCFF_X14_Y11_N9
JB1_dffe12a[1] = DFFEAS(JB1L5, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0] at LCFF_X15_Y10_N27
JB1_dffe12a[0] = DFFEAS(JB1L3, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--state_PWM.00110 is state_PWM.00110 at LCFF_X27_Y8_N5
state_PWM.00110 = DFFEAS(A1L950, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L541 is Select~6202 at LCCOMB_X27_Y8_N8
A1L541 = state_PWM.00110 # !A1L877 & A1L256 & state_PWM.01101;


--state_PWM.01010 is state_PWM.01010 at LCFF_X24_Y4_N9
state_PWM.01010 = DFFEAS(A1L957, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L542 is Select~6203 at LCCOMB_X24_Y3_N0
A1L542 = state_PWM.01010 # LB1_safe_q[8] & state_PWM.01011;


--L3_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor10 at LCCOMB_X18_Y5_N30
L3_xor10 = H1_wrptr_g[11] $ H1_wrptr_g[10];


--L4_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor10 at LCCOMB_X17_Y4_N24
L4_xor10 = U1_dffe8a[10] $ U1_dffe8a[11];


--L3_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor9 at LCCOMB_X18_Y3_N8
L3_xor9 = H1_wrptr_g[11] $ H1_wrptr_g[9] $ H1_wrptr_g[10];


--L4_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor9 at LCCOMB_X17_Y4_N14
L4_xor9 = U1_dffe8a[9] $ U1_dffe8a[10] $ U1_dffe8a[11];


--L3_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor8 at LCCOMB_X18_Y3_N12
L3_xor8 = H1_wrptr_g[11] $ H1_wrptr_g[10] $ H1_wrptr_g[9] $ H1_wrptr_g[8];


--L4_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor8 at LCCOMB_X17_Y4_N10
L4_xor8 = U1_dffe8a[9] $ U1_dffe8a[11] $ U1_dffe8a[10] $ U1_dffe8a[8];


--L3_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor7 at LCCOMB_X18_Y3_N14
L3_xor7 = H1_wrptr_g[7] $ L3_xor8;


--L4_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor7 at LCCOMB_X17_Y4_N12
L4_xor7 = L4_xor8 $ U1_dffe8a[7];


--L3_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor6 at LCCOMB_X18_Y3_N30
L3_xor6 = H1_wrptr_g[7] $ H1_wrptr_g[6] $ L3_xor8;


--L4_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor6 at LCCOMB_X18_Y4_N2
L4_xor6 = L4_xor8 $ U1_dffe8a[7] $ U1_dffe8a[6];


--L3_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor5 at LCCOMB_X18_Y3_N18
L3_xor5 = L3_xor8 $ H1_wrptr_g[5] $ H1_wrptr_g[7] $ H1_wrptr_g[6];


--L4_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor5 at LCCOMB_X18_Y4_N22
L4_xor5 = L4_xor8 $ U1_dffe8a[7] $ U1_dffe8a[5] $ U1_dffe8a[6];


--L3_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor4 at LCCOMB_X19_Y2_N22
L3_xor4 = H1_wrptr_g[4] $ L3_xor5;


--L4_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor4 at LCCOMB_X18_Y4_N20
L4_xor4 = L4_xor5 $ U1_dffe8a[4];


--L3_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor3 at LCCOMB_X19_Y2_N12
L3_xor3 = H1_wrptr_g[3] $ H1_wrptr_g[4] $ L3_xor5;


--L4_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor3 at LCCOMB_X18_Y4_N10
L4_xor3 = U1_dffe8a[4] $ U1_dffe8a[3] $ L4_xor5;


--L3_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor2 at LCCOMB_X19_Y2_N10
L3_xor2 = H1_wrptr_g[4] $ H1_wrptr_g[3] $ H1_wrptr_g[2] $ L3_xor5;


--L4_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor2 at LCCOMB_X18_Y4_N14
L4_xor2 = U1_dffe8a[2] $ U1_dffe8a[4] $ U1_dffe8a[3] $ L4_xor5;


--L3_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor1 at LCCOMB_X19_Y2_N6
L3_xor1 = L3_xor2 $ H1_wrptr_g[1];


--L4_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor1 at LCCOMB_X17_Y4_N30
L4_xor1 = L4_xor2 $ U1_dffe8a[1];


--L3_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor0 at LCCOMB_X19_Y2_N8
L3_xor0 = L3_xor2 $ H1_wrptr_g[0] $ H1_wrptr_g[1];


--L4_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor0 at LCCOMB_X17_Y4_N18
L4_xor0 = L4_xor2 $ U1_dffe8a[0] $ U1_dffe8a[1];


--A1L758 is byte_count[0]~97 at LCCOMB_X27_Y8_N10
A1L758 = byte_count[0] & (LB1_safe_q[8] $ VCC) # !byte_count[0] & LB1_safe_q[8] & VCC;

--A1L759 is byte_count[0]~98 at LCCOMB_X27_Y8_N10
A1L759 = CARRY(byte_count[0] & LB1_safe_q[8]);


--A1L776 is byte_count[6]~99 at LCCOMB_X27_Y8_N6
A1L776 = state_PWM.00000 & (state_PWM.01100 # state_PWM.00011) # !state_PWM.00000 & !A1L532;


--A1L761 is byte_count[1]~100 at LCCOMB_X27_Y8_N12
A1L761 = byte_count[1] & !A1L759 # !byte_count[1] & (A1L759 # GND);

--A1L762 is byte_count[1]~101 at LCCOMB_X27_Y8_N12
A1L762 = CARRY(!A1L759 # !byte_count[1]);


--A1L764 is byte_count[2]~102 at LCCOMB_X27_Y8_N14
A1L764 = byte_count[2] & (A1L762 $ GND) # !byte_count[2] & !A1L762 & VCC;

--A1L765 is byte_count[2]~103 at LCCOMB_X27_Y8_N14
A1L765 = CARRY(byte_count[2] & !A1L762);


--A1L767 is byte_count[3]~104 at LCCOMB_X27_Y8_N16
A1L767 = byte_count[3] & !A1L765 # !byte_count[3] & (A1L765 # GND);

--A1L768 is byte_count[3]~105 at LCCOMB_X27_Y8_N16
A1L768 = CARRY(!A1L765 # !byte_count[3]);


--A1L770 is byte_count[4]~106 at LCCOMB_X27_Y8_N18
A1L770 = byte_count[4] & (A1L768 $ GND) # !byte_count[4] & !A1L768 & VCC;

--A1L771 is byte_count[4]~107 at LCCOMB_X27_Y8_N18
A1L771 = CARRY(byte_count[4] & !A1L768);


--A1L773 is byte_count[5]~108 at LCCOMB_X27_Y8_N20
A1L773 = byte_count[5] & !A1L771 # !byte_count[5] & (A1L771 # GND);

--A1L774 is byte_count[5]~109 at LCCOMB_X27_Y8_N20
A1L774 = CARRY(!A1L771 # !byte_count[5]);


--A1L777 is byte_count[6]~110 at LCCOMB_X27_Y8_N22
A1L777 = A1L774 $ !byte_count[6];


--A1L543 is Select~6204 at LCCOMB_X21_Y4_N2
A1L543 = A1L888 & state_PWM.00001 & (A1L880) # !A1L888 & (state_PWM.00010 # state_PWM.00001 & A1L880);


--A1L999 is sync_count[0]~243 at LCCOMB_X21_Y4_N12
A1L999 = sync_count[0] $ VCC;

--A1L1000 is sync_count[0]~244 at LCCOMB_X21_Y4_N12
A1L1000 = CARRY(sync_count[0]);


--A1L1023 is sync_count[8]~245 at LCCOMB_X21_Y4_N4
A1L1023 = !state_PWM.00000 & (A1L882 # A1L883 # !A1L880);


--A1L1002 is sync_count[1]~246 at LCCOMB_X21_Y4_N14
A1L1002 = sync_count[1] & !A1L1000 # !sync_count[1] & (A1L1000 # GND);

--A1L1003 is sync_count[1]~247 at LCCOMB_X21_Y4_N14
A1L1003 = CARRY(!A1L1000 # !sync_count[1]);


--A1L1005 is sync_count[2]~248 at LCCOMB_X21_Y4_N16
A1L1005 = sync_count[2] & (A1L1003 $ GND) # !sync_count[2] & !A1L1003 & VCC;

--A1L1006 is sync_count[2]~249 at LCCOMB_X21_Y4_N16
A1L1006 = CARRY(sync_count[2] & !A1L1003);


--A1L1008 is sync_count[3]~250 at LCCOMB_X21_Y4_N18
A1L1008 = sync_count[3] & !A1L1006 # !sync_count[3] & (A1L1006 # GND);

--A1L1009 is sync_count[3]~251 at LCCOMB_X21_Y4_N18
A1L1009 = CARRY(!A1L1006 # !sync_count[3]);


--A1L1011 is sync_count[4]~252 at LCCOMB_X21_Y4_N20
A1L1011 = sync_count[4] & (A1L1009 $ GND) # !sync_count[4] & !A1L1009 & VCC;

--A1L1012 is sync_count[4]~253 at LCCOMB_X21_Y4_N20
A1L1012 = CARRY(sync_count[4] & !A1L1009);


--A1L1014 is sync_count[5]~254 at LCCOMB_X21_Y4_N22
A1L1014 = sync_count[5] & !A1L1012 # !sync_count[5] & (A1L1012 # GND);

--A1L1015 is sync_count[5]~255 at LCCOMB_X21_Y4_N22
A1L1015 = CARRY(!A1L1012 # !sync_count[5]);


--A1L1017 is sync_count[6]~256 at LCCOMB_X21_Y4_N24
A1L1017 = sync_count[6] & (A1L1015 $ GND) # !sync_count[6] & !A1L1015 & VCC;

--A1L1018 is sync_count[6]~257 at LCCOMB_X21_Y4_N24
A1L1018 = CARRY(sync_count[6] & !A1L1015);


--A1L1020 is sync_count[7]~258 at LCCOMB_X21_Y4_N26
A1L1020 = sync_count[7] & !A1L1018 # !sync_count[7] & (A1L1018 # GND);

--A1L1021 is sync_count[7]~259 at LCCOMB_X21_Y4_N26
A1L1021 = CARRY(!A1L1018 # !sync_count[7]);


--A1L1024 is sync_count[8]~260 at LCCOMB_X21_Y4_N28
A1L1024 = A1L1021 $ !sync_count[8];


--A1L544 is Select~6205 at LCCOMB_X27_Y8_N0
A1L544 = state_PWM.01100 & (LB1_safe_q[8] # !A1L256 & state_PWM.01101) # !state_PWM.01100 & !A1L256 & state_PWM.01101;


--state_PWM.01001 is state_PWM.01001 at LCFF_X27_Y2_N25
state_PWM.01001 = DFFEAS(A1L955, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L829 is reduce_or~264 at LCCOMB_X24_Y3_N6
A1L829 = state_PWM.01100 # state_PWM.01011;


--V1_rdaclr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr at LCFF_X18_Y11_N3
V1_rdaclr = DFFEAS(V1L23, !GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4] at LCFF_X19_Y11_N11
GB1_dffe7a[4] = DFFEAS(GB1L11, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2] at LCFF_X17_Y10_N1
GB1_dffe7a[2] = DFFEAS(GB1L7, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10] at LCFF_X15_Y11_N5
GB1_dffe7a[10] = DFFEAS(GB1L23, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8] at LCFF_X18_Y10_N1
GB1_dffe7a[8] = DFFEAS(GB1L19, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0] at LCFF_X19_Y12_N17
GB1_dffe7a[0] = DFFEAS(GB1L3, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9] at LCFF_X13_Y9_N5
GB1_dffe7a[9] = DFFEAS(GB1L21, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7] at LCFF_X17_Y12_N17
GB1_dffe7a[7] = DFFEAS(GB1L17, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6] at LCFF_X14_Y11_N31
GB1_dffe7a[6] = DFFEAS(GB1L15, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1] at LCFF_X20_Y11_N19
GB1_dffe7a[1] = DFFEAS(GB1L5, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3] at LCFF_X14_Y11_N11
GB1_dffe7a[3] = DFFEAS(GB1L9, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5] at LCFF_X18_Y12_N17
GB1_dffe7a[5] = DFFEAS(GB1L13, GLOBAL(A1L733),  ,  ,  ,  ,  ,  ,  );


--AB1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff at LCFF_X13_Y10_N15
AB1_parity_ff = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , AB1_parity,  ,  , VCC);


--AB1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity at LCCOMB_X14_Y10_N8
AB1_parity = AB1_parity_ff & V1L51 & VCC # !AB1_parity_ff & !V1L51;

--AB1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity~COUT at LCCOMB_X14_Y10_N8
AB1L37 = CARRY(!AB1_parity_ff & !V1L51);


--AB1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0 at LCCOMB_X14_Y10_N10
AB1_countera0 = V1L51 & (AB1_counter_ffa[0] # GND) # !V1L51 & (AB1L37 $ (GND # !AB1_counter_ffa[0]));

--AB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0~COUT at LCCOMB_X14_Y10_N10
AB1L14 = CARRY(V1L51 # !AB1L37);


--AB1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1 at LCCOMB_X14_Y10_N12
AB1_countera1 = AB1L14 & (AB1_power_modified_counter_values[1] & VCC) # !AB1L14 & (AB1_counter_ffa[0] $ (!AB1_power_modified_counter_values[1] & VCC));

--AB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1~COUT at LCCOMB_X14_Y10_N12
AB1L16 = CARRY(AB1_counter_ffa[0] & !AB1L14);


--AB1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2 at LCCOMB_X14_Y10_N14
AB1_countera2 = AB1L16 & (AB1_power_modified_counter_values[1] $ (AB1_power_modified_counter_values[2] & VCC)) # !AB1L16 & (AB1_power_modified_counter_values[2] # GND);

--AB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2~COUT at LCCOMB_X14_Y10_N14
AB1L18 = CARRY(AB1_power_modified_counter_values[1] # !AB1L16);


--AB1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3 at LCCOMB_X14_Y10_N16
AB1_countera3 = AB1L18 & AB1_power_modified_counter_values[3] & (VCC) # !AB1L18 & (AB1_power_modified_counter_values[2] $ (AB1_power_modified_counter_values[3] # GND));

--AB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3~COUT at LCCOMB_X14_Y10_N16
AB1L20 = CARRY(!AB1_power_modified_counter_values[2] & !AB1L18);


--AB1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4 at LCCOMB_X14_Y10_N18
AB1_countera4 = AB1L20 & (AB1_power_modified_counter_values[3] $ (AB1_power_modified_counter_values[4] & VCC)) # !AB1L20 & (AB1_power_modified_counter_values[4] # GND);

--AB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4~COUT at LCCOMB_X14_Y10_N18
AB1L22 = CARRY(AB1_power_modified_counter_values[3] # !AB1L20);


--AB1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5 at LCCOMB_X14_Y10_N20
AB1_countera5 = AB1L22 & AB1_power_modified_counter_values[5] & (VCC) # !AB1L22 & (AB1_power_modified_counter_values[4] $ (AB1_power_modified_counter_values[5] # GND));

--AB1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5~COUT at LCCOMB_X14_Y10_N20
AB1L24 = CARRY(!AB1_power_modified_counter_values[4] & !AB1L22);


--AB1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6 at LCCOMB_X14_Y10_N22
AB1_countera6 = AB1L24 & (AB1_power_modified_counter_values[5] $ (AB1_power_modified_counter_values[6] & VCC)) # !AB1L24 & (AB1_power_modified_counter_values[6] # GND);

--AB1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6~COUT at LCCOMB_X14_Y10_N22
AB1L26 = CARRY(AB1_power_modified_counter_values[5] # !AB1L24);


--AB1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7 at LCCOMB_X14_Y10_N24
AB1_countera7 = AB1L26 & AB1_power_modified_counter_values[7] & (VCC) # !AB1L26 & (AB1_power_modified_counter_values[6] $ (AB1_power_modified_counter_values[7] # GND));

--AB1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7~COUT at LCCOMB_X14_Y10_N24
AB1L28 = CARRY(!AB1_power_modified_counter_values[6] & !AB1L26);


--AB1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8 at LCCOMB_X14_Y10_N26
AB1_countera8 = AB1L28 & (AB1_power_modified_counter_values[7] $ (AB1_power_modified_counter_values[8] & VCC)) # !AB1L28 & (AB1_power_modified_counter_values[8] # GND);

--AB1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8~COUT at LCCOMB_X14_Y10_N26
AB1L30 = CARRY(AB1_power_modified_counter_values[7] # !AB1L28);


--AB1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9 at LCCOMB_X14_Y10_N28
AB1_countera9 = AB1L30 & (AB1_power_modified_counter_values[9] & VCC) # !AB1L30 & (AB1_power_modified_counter_values[8] $ (AB1_power_modified_counter_values[9] # GND));

--AB1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9~COUT at LCCOMB_X14_Y10_N28
AB1L32 = CARRY(!AB1_power_modified_counter_values[8] & !AB1L30);


--AB1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera10 at LCCOMB_X14_Y10_N30
AB1_countera10 = AB1_power_modified_counter_values[10] $ AB1L32;


--A1L545 is Select~6206 at LCCOMB_X8_Y6_N20
A1L545 = state_FX.0000 & !state_FX.1011;


--A1L546 is Select~6207 at LCCOMB_X7_Y6_N24
A1L546 = !FLAGC & state_FX.1011;


--A1L547 is Select~6208 at LCCOMB_X1_Y6_N12
A1L547 = state_FX.1000 # Tx_read_clock & (A1L546 # A1L545);


--X1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff at LCFF_X18_Y11_N9
X1_parity_ff = DFFEAS(X1_parity, GLOBAL(A1L733), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity at LCCOMB_X18_Y11_N8
X1_parity = V1_rdcnt_addr_ena & (X1_parity_ff $ VCC) # !V1_rdcnt_addr_ena & X1_parity_ff & VCC;

--X1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT at LCCOMB_X18_Y11_N8
X1L37 = CARRY(V1_rdcnt_addr_ena & X1_parity_ff);


--X1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0 at LCCOMB_X18_Y11_N10
X1_countera0 = V1_rdcnt_addr_ena & (X1L37 $ (GND # !X1_power_modified_counter_values[0])) # !V1_rdcnt_addr_ena & (X1_power_modified_counter_values[0] # GND);

--X1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT at LCCOMB_X18_Y11_N10
X1L14 = CARRY(!X1L37 # !V1_rdcnt_addr_ena);


--X1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1 at LCCOMB_X18_Y11_N12
X1_countera1 = X1L14 & (X1_power_modified_counter_values[1] & VCC) # !X1L14 & (X1_power_modified_counter_values[0] $ (X1_power_modified_counter_values[1] # GND));

--X1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT at LCCOMB_X18_Y11_N12
X1L16 = CARRY(!X1_power_modified_counter_values[0] & !X1L14);


--X1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2 at LCCOMB_X18_Y11_N14
X1_countera2 = X1L16 & (X1_power_modified_counter_values[1] $ (X1_power_modified_counter_values[2] & VCC)) # !X1L16 & (X1_power_modified_counter_values[2] # GND);

--X1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT at LCCOMB_X18_Y11_N14
X1L18 = CARRY(X1_power_modified_counter_values[1] # !X1L16);


--X1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3 at LCCOMB_X18_Y11_N16
X1_countera3 = X1L18 & X1_power_modified_counter_values[3] & (VCC) # !X1L18 & (X1_power_modified_counter_values[2] $ (X1_power_modified_counter_values[3] # GND));

--X1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT at LCCOMB_X18_Y11_N16
X1L20 = CARRY(!X1_power_modified_counter_values[2] & !X1L18);


--X1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4 at LCCOMB_X18_Y11_N18
X1_countera4 = X1L20 & (X1_power_modified_counter_values[3] $ (X1_power_modified_counter_values[4] & VCC)) # !X1L20 & (X1_power_modified_counter_values[4] # GND);

--X1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT at LCCOMB_X18_Y11_N18
X1L22 = CARRY(X1_power_modified_counter_values[3] # !X1L20);


--X1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5 at LCCOMB_X18_Y11_N20
X1_countera5 = X1L22 & X1_power_modified_counter_values[5] & (VCC) # !X1L22 & (X1_power_modified_counter_values[4] $ (X1_power_modified_counter_values[5] # GND));

--X1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT at LCCOMB_X18_Y11_N20
X1L24 = CARRY(!X1_power_modified_counter_values[4] & !X1L22);


--X1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6 at LCCOMB_X18_Y11_N22
X1_countera6 = X1L24 & (X1_power_modified_counter_values[5] $ (X1_power_modified_counter_values[6] & VCC)) # !X1L24 & (X1_power_modified_counter_values[6] # GND);

--X1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT at LCCOMB_X18_Y11_N22
X1L26 = CARRY(X1_power_modified_counter_values[5] # !X1L24);


--X1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7 at LCCOMB_X18_Y11_N24
X1_countera7 = X1L26 & X1_power_modified_counter_values[7] & (VCC) # !X1L26 & (X1_power_modified_counter_values[6] $ (X1_power_modified_counter_values[7] # GND));

--X1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT at LCCOMB_X18_Y11_N24
X1L28 = CARRY(!X1_power_modified_counter_values[6] & !X1L26);


--X1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8 at LCCOMB_X18_Y11_N26
X1_countera8 = X1L28 & (X1_power_modified_counter_values[7] $ (X1_power_modified_counter_values[8] & VCC)) # !X1L28 & (X1_power_modified_counter_values[8] # GND);

--X1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT at LCCOMB_X18_Y11_N26
X1L30 = CARRY(X1_power_modified_counter_values[7] # !X1L28);


--X1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9 at LCCOMB_X18_Y11_N28
X1_countera9 = X1L30 & X1_power_modified_counter_values[9] & (VCC) # !X1L30 & (X1_power_modified_counter_values[8] $ (X1_power_modified_counter_values[9] # GND));

--X1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT at LCCOMB_X18_Y11_N28
X1L32 = CARRY(!X1_power_modified_counter_values[8] & !X1L30);


--X1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 at LCCOMB_X18_Y11_N30
X1_countera10 = X1_power_modified_counter_values[10] $ X1L32;


--Tx_data[0] is Tx_data[0] at LCFF_X13_Y7_N23
Tx_data[0] = DFFEAS(A1L674, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[4] is rx_avail[4] at LCFF_X17_Y6_N7
rx_avail[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L893, A1L898,  ,  , VCC);


--AD_state[0] is AD_state[0] at LCFF_X14_Y6_N5
AD_state[0] = DFFEAS(A1L3, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[2] is AD_state[2] at LCFF_X15_Y6_N19
AD_state[2] = DFFEAS(A1L11, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L835 is register[0]~3064 at LCCOMB_X15_Y8_N16
A1L835 = AD_state[0] # !AD_state[2];


--q[0] is q[0] at LCFF_X15_Y6_N15
q[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , DOUT,  ,  , VCC);


--RX_wait[0] is RX_wait[0] at LCFF_X17_Y7_N15
RX_wait[0] = DFFEAS(A1L400, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--AD_state[5] is AD_state[5] at LCFF_X15_Y5_N9
AD_state[5] = DFFEAS(A1L16, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[4] is AD_state[4] at LCFF_X15_Y5_N1
AD_state[4] = DFFEAS(A1L625, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L894 is rx_avail[4]~59 at LCCOMB_X14_Y8_N10
A1L894 = !AD_state[5] & !AD_state[4];


--AD_state[1] is AD_state[1] at LCFF_X14_Y6_N3
AD_state[1] = DFFEAS(A1L5, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L548 is Select~6209 at LCCOMB_X15_Y8_N8
A1L548 = AD_state[2] & (AD_state[0] # AD_state[1]);


--A1L549 is Select~6210 at LCCOMB_X15_Y6_N14
A1L549 = A1L548 & RX_wait[0] & (A1L839) # !A1L548 & (q[0] # !A1L839);


--A1L550 is Select~6211 at LCCOMB_X17_Y6_N30
A1L550 = A1L835 & (A1L549) # !A1L835 & (A1L549 & (Tx_data[0]) # !A1L549 & rx_avail[4]);


--A1L836 is register[0]~3065 at LCCOMB_X15_Y6_N12
A1L836 = AD_state[1] & (AD_state[0] # AD_state[4]) # !AD_state[1] & AD_state[4] & (AD_state[0] # !AD_state[5]);


--A1L895 is rx_avail[4]~60 at LCCOMB_X14_Y6_N14
A1L895 = !AD_state[0] & !AD_state[1];


--loop_counter[0] is loop_counter[0] at LCFF_X14_Y6_N19
loop_counter[0] = DFFEAS(A1L784, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--loop_counter[1] is loop_counter[1] at LCFF_X14_Y6_N21
loop_counter[1] = DFFEAS(A1L790, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--loop_counter[2] is loop_counter[2] at LCFF_X14_Y6_N23
loop_counter[2] = DFFEAS(A1L793, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--loop_counter[3] is loop_counter[3] at LCFF_X14_Y6_N25
loop_counter[3] = DFFEAS(A1L796, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--A1L889 is rtl~359 at LCCOMB_X14_Y8_N28
A1L889 = loop_counter[3] # loop_counter[0] # loop_counter[1] # loop_counter[2];


--loop_counter[4] is loop_counter[4] at LCFF_X14_Y6_N27
loop_counter[4] = DFFEAS(A1L799, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--loop_counter[5] is loop_counter[5] at LCFF_X14_Y6_N29
loop_counter[5] = DFFEAS(A1L802, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--loop_counter[6] is loop_counter[6] at LCFF_X14_Y6_N31
loop_counter[6] = DFFEAS(A1L805, BCLK,  ,  , A1L788,  ,  , A1L32,  );


--A1L890 is rtl~360 at LCCOMB_X14_Y8_N14
A1L890 = loop_counter[4] # loop_counter[5] # loop_counter[6];


--A1L551 is Select~6212 at LCCOMB_X14_Y8_N12
A1L551 = !AD_state[5] & !A1L890 & !A1L889;


--A1L837 is register[0]~3066 at LCCOMB_X15_Y6_N2
A1L837 = A1L836 # !AD_state[4] & (A1L895 # !A1L551);


--AD_state[6] is AD_state[6] at LCFF_X13_Y5_N9
AD_state[6] = DFFEAS(A1L18, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[3] is AD_state[3] at LCFF_X13_Y5_N3
AD_state[3] = DFFEAS(A1L13, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L896 is rx_avail[4]~61 at LCCOMB_X14_Y6_N8
A1L896 = !AD_state[3] & !AD_state[6];


--A1L838 is register[0]~3067 at LCCOMB_X15_Y6_N16
A1L838 = A1L896 & (AD_state[2] & (!A1L837) # !AD_state[2] & !A1L841);


--Tx_data[1] is Tx_data[1] at LCFF_X13_Y7_N25
Tx_data[1] = DFFEAS(A1L676, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[5] is rx_avail[5] at LCFF_X17_Y6_N13
rx_avail[5] = DFFEAS(A1L901, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[1] is q[1] at LCFF_X15_Y6_N21
q[1] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[0],  ,  , VCC);


--RX_wait[1] is RX_wait[1] at LCFF_X17_Y7_N17
RX_wait[1] = DFFEAS(A1L403, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L552 is Select~6213 at LCCOMB_X15_Y6_N20
A1L552 = A1L839 & (A1L548 & RX_wait[1] # !A1L548 & (q[1])) # !A1L839 & (!A1L548);


--A1L553 is Select~6214 at LCCOMB_X17_Y6_N28
A1L553 = A1L835 & (A1L552) # !A1L835 & (A1L552 & (Tx_data[1]) # !A1L552 & rx_avail[5]);


--Tx_data[2] is Tx_data[2] at LCFF_X13_Y7_N17
Tx_data[2] = DFFEAS(A1L678, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[6] is rx_avail[6] at LCFF_X17_Y6_N21
rx_avail[6] = DFFEAS(A1L904, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[2] is q[2] at LCFF_X15_Y6_N5
q[2] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[1],  ,  , VCC);


--RX_wait[2] is RX_wait[2] at LCFF_X17_Y7_N19
RX_wait[2] = DFFEAS(A1L406, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L554 is Select~6215 at LCCOMB_X15_Y6_N4
A1L554 = A1L548 & RX_wait[2] & (A1L839) # !A1L548 & (q[2] # !A1L839);


--A1L555 is Select~6216 at LCCOMB_X17_Y6_N18
A1L555 = A1L835 & (A1L554) # !A1L835 & (A1L554 & (Tx_data[2]) # !A1L554 & rx_avail[6]);


--Tx_data[3] is Tx_data[3] at LCFF_X13_Y7_N29
Tx_data[3] = DFFEAS(A1L680, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[7] is rx_avail[7] at LCFF_X17_Y6_N17
rx_avail[7] = DFFEAS(A1L907, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[3] is q[3] at LCFF_X15_Y6_N25
q[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[2],  ,  , VCC);


--RX_wait[3] is RX_wait[3] at LCFF_X17_Y7_N21
RX_wait[3] = DFFEAS(A1L409, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L556 is Select~6217 at LCCOMB_X15_Y6_N24
A1L556 = A1L548 & RX_wait[3] & (A1L839) # !A1L548 & (q[3] # !A1L839);


--A1L557 is Select~6218 at LCCOMB_X17_Y6_N8
A1L557 = A1L835 & (A1L556) # !A1L835 & (A1L556 & (Tx_data[3]) # !A1L556 & rx_avail[7]);


--Tx_data[4] is Tx_data[4] at LCFF_X13_Y7_N27
Tx_data[4] = DFFEAS(A1L682, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[8] is rx_avail[8] at LCFF_X17_Y6_N23
rx_avail[8] = DFFEAS(A1L910, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[4] is q[4] at LCFF_X15_Y6_N1
q[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[3],  ,  , VCC);


--RX_wait[4] is RX_wait[4] at LCFF_X17_Y7_N23
RX_wait[4] = DFFEAS(A1L412, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L558 is Select~6219 at LCCOMB_X15_Y6_N0
A1L558 = A1L548 & RX_wait[4] & (A1L839) # !A1L548 & (q[4] # !A1L839);


--A1L559 is Select~6220 at LCCOMB_X17_Y6_N14
A1L559 = A1L558 & (Tx_data[4] # A1L835) # !A1L558 & (rx_avail[8] & !A1L835);


--Tx_data[5] is Tx_data[5] at LCFF_X13_Y7_N21
Tx_data[5] = DFFEAS(A1L684, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[9] is rx_avail[9] at LCFF_X17_Y6_N25
rx_avail[9] = DFFEAS(A1L913, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[5] is q[5] at LCFF_X15_Y7_N27
q[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[4],  ,  , VCC);


--RX_wait[5] is RX_wait[5] at LCFF_X17_Y7_N25
RX_wait[5] = DFFEAS(A1L415, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L560 is Select~6221 at LCCOMB_X15_Y7_N26
A1L560 = A1L839 & (A1L548 & RX_wait[5] # !A1L548 & (q[5])) # !A1L839 & (!A1L548);


--A1L561 is Select~6222 at LCCOMB_X15_Y7_N12
A1L561 = A1L835 & (A1L560) # !A1L835 & (A1L560 & (Tx_data[5]) # !A1L560 & rx_avail[9]);


--Tx_data[6] is Tx_data[6] at LCFF_X13_Y7_N3
Tx_data[6] = DFFEAS(A1L686, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[10] is rx_avail[10] at LCFF_X17_Y6_N5
rx_avail[10] = DFFEAS(A1L916, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[6] is q[6] at LCFF_X15_Y7_N9
q[6] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[5],  ,  , VCC);


--RX_wait[6] is RX_wait[6] at LCFF_X17_Y7_N27
RX_wait[6] = DFFEAS(A1L418, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L562 is Select~6223 at LCCOMB_X15_Y7_N8
A1L562 = A1L839 & (A1L548 & RX_wait[6] # !A1L548 & (q[6])) # !A1L839 & (!A1L548);


--A1L563 is Select~6224 at LCCOMB_X15_Y7_N14
A1L563 = A1L835 & (A1L562) # !A1L835 & (A1L562 & Tx_data[6] # !A1L562 & (rx_avail[10]));


--Tx_data[7] is Tx_data[7] at LCFF_X13_Y7_N13
Tx_data[7] = DFFEAS(A1L688, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--rx_avail[11] is rx_avail[11] at LCFF_X15_Y6_N11
rx_avail[11] = DFFEAS(A1L919, BCLK,  ,  , A1L893,  ,  ,  ,  );


--q[7] is q[7] at LCFF_X15_Y7_N17
q[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[6],  ,  , VCC);


--RX_wait[7] is RX_wait[7] at LCFF_X17_Y7_N29
RX_wait[7] = DFFEAS(A1L421, GLOBAL(A1L78),  ,  , A1L621,  ,  ,  ,  );


--A1L564 is Select~6225 at LCCOMB_X15_Y7_N16
A1L564 = A1L839 & (A1L548 & RX_wait[7] # !A1L548 & (q[7])) # !A1L839 & (A1L548);


--A1L565 is Select~6226 at LCCOMB_X15_Y7_N30
A1L565 = A1L564 & (rx_avail[11] # A1L835) # !A1L564 & (!A1L835 & Tx_data[7]);


--q[8] is q[8] at LCFF_X12_Y6_N25
q[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[7],  ,  , VCC);


--A1L566 is Select~6227 at LCCOMB_X12_Y8_N22
A1L566 = !AD_state[2] & AD_state[4] & !AD_state[0] & !AD_state[1];


--A1L567 is Select~6228 at LCCOMB_X12_Y8_N12
A1L567 = A1L566 & q[8] # !A1L566 & (register[8]);


--Tx_data[8] is Tx_data[8] at LCFF_X13_Y7_N9
Tx_data[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L31, Tx_q[8],  ,  , VCC);


--A1L568 is Select~6229 at LCCOMB_X13_Y7_N8
A1L568 = AD_state[2] & (Tx_data[8]) # !AD_state[2] & q[8];


--A1L569 is Select~6230 at LCCOMB_X12_Y8_N0
A1L569 = AD_state[4] & (AD_state[2] & !AD_state[0] & !AD_state[1] # !AD_state[2] & AD_state[0] & AD_state[1]);


--A1L570 is Select~6231 at LCCOMB_X12_Y8_N2
A1L570 = A1L569 & A1L568 # !A1L569 & (register[8]);


--TX_wait[0] is TX_wait[0] at LCFF_X12_Y5_N1
TX_wait[0] = DFFEAS(A1L649, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--A1L897 is rx_avail[4]~62 at LCCOMB_X13_Y8_N26
A1L897 = !A1L890 & AD_state[2] & !A1L889;


--A1L571 is Select~6232 at LCCOMB_X13_Y8_N8
A1L571 = AD_state[1] & register[8] # !AD_state[1] & (A1L897 & (TX_wait[0]) # !A1L897 & register[8]);


--A1L572 is Select~6233 at LCCOMB_X12_Y6_N24
A1L572 = AD_state[2] & (register[8]) # !AD_state[2] & (AD_state[1] & (register[8]) # !AD_state[1] & q[8]);


--F1_clean_pb is debounce:de_PTT|clean_pb at LCFF_X21_Y8_N11
F1_clean_pb = DFFEAS(F1L3, GLOBAL(A1L43),  ,  ,  ,  ,  ,  ,  );


--Rx_control_4[0] is Rx_control_4[0] at LCFF_X13_Y8_N25
Rx_control_4[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[8],  ,  , VCC);


--A1L573 is Select~6234 at LCCOMB_X13_Y8_N24
A1L573 = AD_state[2] & (AD_state[1] & (!Rx_control_4[0]) # !AD_state[1] & F1_clean_pb) # !AD_state[2] & (AD_state[1]);


--A1L574 is Select~6235 at LCCOMB_X13_Y8_N18
A1L574 = A1L890 # A1L889;


--A1L575 is Select~6236 at LCCOMB_X13_Y8_N22
A1L575 = A1L574 & (register[8]) # !A1L574 & (AD_state[2] & !A1L573 # !AD_state[2] & (A1L573 # register[8]));


--A1L576 is Select~6237 at LCCOMB_X13_Y8_N6
A1L576 = AD_state[4] & (A1L572 # AD_state[0]) # !AD_state[4] & A1L575 & (!AD_state[0]);


--A1L577 is Select~6238 at LCCOMB_X13_Y8_N20
A1L577 = A1L576 & (register[8] # !AD_state[0]) # !A1L576 & (A1L571 & AD_state[0]);


--A1L578 is Select~6239 at LCCOMB_X12_Y8_N16
A1L578 = AD_state[3] & (AD_state[5]) # !AD_state[3] & (AD_state[5] & (A1L570) # !AD_state[5] & A1L577);


--A1L579 is Select~6240 at LCCOMB_X12_Y8_N24
A1L579 = AD_state[3] & (A1L578 & register[8] # !A1L578 & (A1L567)) # !AD_state[3] & (A1L578);


--TX_wait[1] is TX_wait[1] at LCFF_X12_Y5_N3
TX_wait[1] = DFFEAS(A1L652, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--A1L852 is register[9]~3068 at LCCOMB_X12_Y7_N10
A1L852 = AD_state[0] # AD_state[3] # !AD_state[5] & AD_state[4];


--Tx_data[9] is Tx_data[9] at LCFF_X14_Y7_N17
Tx_data[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L31, Tx_q[9],  ,  , VCC);


--A1L853 is register[9]~3069 at LCCOMB_X14_Y8_N16
A1L853 = AD_state[3] # AD_state[0] & (AD_state[1]) # !AD_state[0] & !A1L894;


--Rx_control_4[1] is Rx_control_4[1] at LCFF_X13_Y6_N3
Rx_control_4[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[9],  ,  , VCC);


--A1L580 is Select~6241 at LCCOMB_X13_Y6_N2
A1L580 = AD_state[1] & (Rx_control_4[1] # !AD_state[2]);


--A1L581 is Select~6242 at LCCOMB_X14_Y7_N16
A1L581 = A1L853 & (Tx_data[9] # A1L852) # !A1L853 & A1L580 & (!A1L852);


--q[9] is q[9] at LCFF_X12_Y6_N31
q[9] = DFFEAS(A1L818, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L582 is Select~6243 at LCCOMB_X12_Y6_N16
A1L582 = A1L852 & (A1L581 & q[9] # !A1L581 & (TX_wait[1])) # !A1L852 & (A1L581);


--A1L854 is register[9]~3070 at LCCOMB_X13_Y5_N14
A1L854 = AD_state[1] & (AD_state[2] # !AD_state[5] # !AD_state[4]) # !AD_state[1] & (AD_state[4]);


--A1L583 is Select~6244 at LCCOMB_X13_Y6_N14
A1L583 = !AD_state[2] & !AD_state[1];


--A1L855 is register[9]~3071 at LCCOMB_X13_Y5_N26
A1L855 = AD_state[4] & !AD_state[5];


--A1L7 is AD_state[2]~1560 at LCCOMB_X13_Y5_N24
A1L7 = !AD_state[6] & (A1L583 & A1L855 # !AD_state[3]);


--A1L856 is register[9]~3072 at LCCOMB_X13_Y5_N4
A1L856 = AD_state[0] & (A1L854 # AD_state[3]) # !A1L7;


--A1L857 is register[9]~3073 at LCCOMB_X13_Y5_N20
A1L857 = AD_state[1] & (AD_state[4] # !AD_state[2] & AD_state[5]) # !AD_state[1] & !AD_state[2] & (AD_state[5]);


--A1L858 is register[9]~3074 at LCCOMB_X13_Y5_N16
A1L858 = A1L857 & (A1L855 & AD_state[2] # !AD_state[0]) # !A1L857 & A1L855 & AD_state[2];


--A1L859 is register[9]~3075 at LCCOMB_X13_Y5_N0
A1L859 = !A1L856 & (AD_state[3] # !A1L858 & !A1L860);


--Tx_data[10] is Tx_data[10] at LCFF_X13_Y7_N5
Tx_data[10] = DFFEAS(A1L692, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--TX_wait[2] is TX_wait[2] at LCFF_X12_Y5_N5
TX_wait[2] = DFFEAS(A1L655, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--Rx_control_4[2] is Rx_control_4[2] at LCFF_X13_Y6_N5
Rx_control_4[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[10],  ,  , VCC);


--A1L584 is Select~6245 at LCCOMB_X13_Y6_N4
A1L584 = AD_state[1] & (Rx_control_4[2] # !AD_state[2]);


--A1L585 is Select~6246 at LCCOMB_X13_Y6_N12
A1L585 = A1L852 & (TX_wait[2] # A1L853) # !A1L852 & (A1L584 & !A1L853);


--q[10] is q[10] at LCFF_X12_Y6_N11
q[10] = DFFEAS(A1L820, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L586 is Select~6247 at LCCOMB_X13_Y6_N22
A1L586 = A1L585 & (q[10] # !A1L853) # !A1L585 & A1L853 & Tx_data[10];


--TX_wait[3] is TX_wait[3] at LCFF_X12_Y5_N7
TX_wait[3] = DFFEAS(A1L658, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--Tx_data[11] is Tx_data[11] at LCFF_X14_Y7_N11
Tx_data[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L31, Tx_q[11],  ,  , VCC);


--Rx_control_4[3] is Rx_control_4[3] at LCFF_X13_Y6_N31
Rx_control_4[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[11],  ,  , VCC);


--A1L587 is Select~6248 at LCCOMB_X13_Y6_N30
A1L587 = AD_state[1] & (Rx_control_4[3] # !AD_state[2]);


--A1L588 is Select~6249 at LCCOMB_X14_Y7_N10
A1L588 = A1L853 & (Tx_data[11] # A1L852) # !A1L853 & A1L587 & (!A1L852);


--q[11] is q[11] at LCFF_X12_Y6_N9
q[11] = DFFEAS(A1L822, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L589 is Select~6250 at LCCOMB_X12_Y6_N12
A1L589 = A1L852 & (A1L588 & q[11] # !A1L588 & (TX_wait[3])) # !A1L852 & (A1L588);


--Tx_data[12] is Tx_data[12] at LCFF_X14_Y7_N21
Tx_data[12] = DFFEAS(A1L695, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--TX_wait[4] is TX_wait[4] at LCFF_X12_Y5_N9
TX_wait[4] = DFFEAS(A1L661, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--Rx_control_4[4] is Rx_control_4[4] at LCFF_X13_Y6_N11
Rx_control_4[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[12],  ,  , VCC);


--A1L590 is Select~6251 at LCCOMB_X13_Y6_N10
A1L590 = AD_state[1] & (Rx_control_4[4] # !AD_state[2]);


--A1L591 is Select~6252 at LCCOMB_X13_Y6_N24
A1L591 = A1L853 & (A1L852) # !A1L853 & (A1L852 & (TX_wait[4]) # !A1L852 & A1L590);


--q[12] is q[12] at LCFF_X12_Y6_N29
q[12] = DFFEAS(A1L824, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L592 is Select~6253 at LCCOMB_X13_Y6_N0
A1L592 = A1L591 & (q[12] # !A1L853) # !A1L591 & A1L853 & Tx_data[12];


--TX_wait[5] is TX_wait[5] at LCFF_X12_Y5_N11
TX_wait[5] = DFFEAS(A1L664, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--Tx_data[13] is Tx_data[13] at LCFF_X13_Y7_N19
Tx_data[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L31, Tx_q[13],  ,  , VCC);


--Rx_control_4[5] is Rx_control_4[5] at LCFF_X13_Y6_N9
Rx_control_4[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[13],  ,  , VCC);


--A1L593 is Select~6254 at LCCOMB_X13_Y6_N8
A1L593 = AD_state[1] & (Rx_control_4[5] # !AD_state[2]);


--A1L594 is Select~6255 at LCCOMB_X13_Y7_N18
A1L594 = A1L853 & (Tx_data[13] # A1L852) # !A1L853 & A1L593 & (!A1L852);


--q[13] is q[13] at LCFF_X12_Y6_N23
q[13] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[12],  ,  , VCC);


--A1L595 is Select~6256 at LCCOMB_X12_Y6_N18
A1L595 = A1L852 & (A1L594 & q[13] # !A1L594 & (TX_wait[5])) # !A1L852 & (A1L594);


--Tx_data[14] is Tx_data[14] at LCFF_X13_Y7_N7
Tx_data[14] = DFFEAS(A1L698, GLOBAL(LB1L33),  ,  , A1L31,  ,  ,  ,  );


--TX_wait[6] is TX_wait[6] at LCFF_X12_Y5_N13
TX_wait[6] = DFFEAS(A1L667, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--Rx_control_4[6] is Rx_control_4[6] at LCFF_X13_Y6_N21
Rx_control_4[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[14],  ,  , VCC);


--A1L596 is Select~6257 at LCCOMB_X13_Y6_N20
A1L596 = AD_state[1] & (Rx_control_4[6] # !AD_state[2]);


--A1L597 is Select~6258 at LCCOMB_X13_Y6_N16
A1L597 = A1L853 & (A1L852) # !A1L853 & (A1L852 & (TX_wait[6]) # !A1L852 & A1L596);


--q[14] is q[14] at LCFF_X12_Y6_N1
q[14] = DFFEAS(A1L827, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L598 is Select~6259 at LCCOMB_X13_Y6_N26
A1L598 = A1L853 & (A1L597 & q[14] # !A1L597 & (Tx_data[14])) # !A1L853 & (A1L597);


--q[15] is q[15] at LCFF_X12_Y6_N5
q[15] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[14],  ,  , VCC);


--A1L599 is Select~6260 at LCCOMB_X12_Y8_N10
A1L599 = A1L566 & q[15] # !A1L566 & (register[15]);


--Tx_data[15] is Tx_data[15] at LCFF_X13_Y7_N31
Tx_data[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L31, Tx_q[15],  ,  , VCC);


--A1L600 is Select~6261 at LCCOMB_X13_Y7_N30
A1L600 = AD_state[2] & (Tx_data[15]) # !AD_state[2] & q[15];


--A1L601 is Select~6262 at LCCOMB_X12_Y8_N26
A1L601 = A1L569 & (A1L600) # !A1L569 & register[15];


--A1L602 is Select~6263 at LCCOMB_X12_Y6_N4
A1L602 = AD_state[2] & (register[15]) # !AD_state[2] & (AD_state[1] & (register[15]) # !AD_state[1] & q[15]);


--TX_wait[7] is TX_wait[7] at LCFF_X12_Y5_N15
TX_wait[7] = DFFEAS(A1L670, GLOBAL(A1L78),  ,  , A1L546,  ,  ,  ,  );


--A1L603 is Select~6264 at LCCOMB_X13_Y8_N2
A1L603 = AD_state[1] & (register[15]) # !AD_state[1] & (A1L897 & TX_wait[7] # !A1L897 & (register[15]));


--A1L604 is Select~6265 at LCCOMB_X13_Y8_N12
A1L604 = register[15] & (A1L583 # A1L890 # A1L889);


--Rx_control_4[7] is Rx_control_4[7] at LCFF_X13_Y8_N17
Rx_control_4[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[15],  ,  , VCC);


--A1L605 is Select~6266 at LCCOMB_X13_Y8_N16
A1L605 = A1L604 # AD_state[1] & Rx_control_4[7] & A1L897;


--A1L606 is Select~6267 at LCCOMB_X13_Y8_N4
A1L606 = AD_state[4] & AD_state[0] # !AD_state[4] & (AD_state[0] & (A1L603) # !AD_state[0] & A1L605);


--A1L607 is Select~6268 at LCCOMB_X13_Y8_N14
A1L607 = AD_state[4] & (A1L606 & register[15] # !A1L606 & (A1L602)) # !AD_state[4] & (A1L606);


--A1L608 is Select~6269 at LCCOMB_X13_Y8_N30
A1L608 = AD_state[5] & (AD_state[3] # A1L601) # !AD_state[5] & !AD_state[3] & A1L607;


--A1L609 is Select~6270 at LCCOMB_X13_Y8_N10
A1L609 = A1L608 & (register[15] # !AD_state[3]) # !A1L608 & A1L599 & AD_state[3];


--A1L610 is Select~6271 at LCCOMB_X15_Y6_N8
A1L610 = AD_state[1] & !AD_state[2] & AD_state[0] # !AD_state[1] & (!AD_state[0] & AD_state[4]);


--A1L611 is Select~6272 at LCCOMB_X15_Y6_N30
A1L611 = AD_state[1] & (!AD_state[0] & !AD_state[4]) # !AD_state[1] & (AD_state[2] & (!AD_state[4]) # !AD_state[2] & !AD_state[0] & AD_state[4]);


--A1L612 is Select~6273 at LCCOMB_X15_Y6_N22
A1L612 = A1L611 $ (AD_state[5] & A1L610);


--A1L613 is Select~6274 at LCCOMB_X15_Y6_N26
A1L613 = A1L612 & A1L896 & (A1L551 # A1L610);


--V1_delayed_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4] at LCFF_X19_Y11_N3
V1_delayed_wrptr_g[4] = DFFEAS(V1L10, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2] at LCFF_X17_Y10_N7
V1_delayed_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_wrptr_g[2],  ,  , VCC);


--V1_delayed_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8] at LCFF_X18_Y10_N7
V1_delayed_wrptr_g[8] = DFFEAS(V1L15, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0] at LCFF_X19_Y12_N7
V1_delayed_wrptr_g[0] = DFFEAS(V1L3, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9] at LCFF_X13_Y9_N1
V1_delayed_wrptr_g[9] = DFFEAS(V1L17, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7] at LCFF_X17_Y12_N7
V1_delayed_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_wrptr_g[7],  ,  , VCC);


--V1_delayed_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[6] at LCFF_X14_Y11_N23
V1_delayed_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_wrptr_g[6],  ,  , VCC);


--V1_delayed_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1] at LCFF_X20_Y11_N7
V1_delayed_wrptr_g[1] = DFFEAS(V1L5, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3] at LCFF_X14_Y11_N13
V1_delayed_wrptr_g[3] = DFFEAS(V1L8, GLOBAL(A1L780),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5] at LCFF_X18_Y12_N7
V1_delayed_wrptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L780),  ,  ,  , V1_wrptr_g[5],  ,  , VCC);


--Tx_q[0] is Tx_q[0] at LCFF_X12_Y7_N17
Tx_q[0] = DFFEAS(A1L702, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[1] is TX_state[1] at LCFF_X14_Y7_N27
TX_state[1] = DFFEAS(A1L640, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[4] is TX_state[4] at LCFF_X14_Y7_N31
TX_state[4] = DFFEAS(A1L644, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[3] is TX_state[3] at LCFF_X14_Y7_N15
TX_state[3] = DFFEAS(A1L645, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[2] is TX_state[2] at LCFF_X14_Y7_N1
TX_state[2] = DFFEAS(A1L646, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L30 is Decoder~616 at LCCOMB_X14_Y7_N24
A1L30 = !TX_state[2] & !TX_state[3] & TX_state[4];


--TX_state[0] is TX_state[0] at LCFF_X14_Y7_N13
TX_state[0] = DFFEAS(A1L638, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L31 is Decoder~617 at LCCOMB_X14_Y7_N28
A1L31 = !TX_state[0] & A1L30 & TX_state[1];


--sync_Rx_used[4] is sync_Rx_used[4] at LCFF_X24_Y7_N15
sync_Rx_used[4] = DFFEAS(A1L974, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L893 is rx_avail[4]~7 at LCCOMB_X14_Y6_N10
A1L893 = A1L897 & A1L896 & A1L895 & A1L894;


--A1L614 is Select~6275 at LCCOMB_X14_Y6_N16
A1L614 = AD_state[5] & (!AD_state[3]) # !AD_state[5] & AD_state[4];


--A1L734 is add~1059 at LCCOMB_X15_Y5_N14
A1L734 = AD_state[0] $ VCC;

--A1L735 is add~1060 at LCCOMB_X15_Y5_N14
A1L735 = CARRY(AD_state[0]);


--A1L615 is Select~6276 at LCCOMB_X14_Y8_N24
A1L615 = AD_state[6] & (A1L734 # AD_state[3]) # !AD_state[6] & (LRCLK);


--A1L616 is Select~6277 at LCCOMB_X14_Y6_N12
A1L616 = AD_state[3] & (A1L614 & !A1L615 # !AD_state[0]) # !AD_state[3] & !A1L614 & (A1L615);


--A1L617 is Select~6278 at LCCOMB_X14_Y8_N2
A1L617 = A1L583 & (A1L616 # !AD_state[0] & !A1L894) # !A1L583 & !AD_state[0];


--A1L737 is add~1062 at LCCOMB_X15_Y5_N16
A1L737 = CARRY(!A1L735 # !AD_state[1]);


--A1L738 is add~1063 at LCCOMB_X15_Y5_N18
A1L738 = AD_state[2] & (A1L737 $ GND) # !AD_state[2] & !A1L737 & VCC;

--A1L739 is add~1064 at LCCOMB_X15_Y5_N18
A1L739 = CARRY(AD_state[2] & !A1L737);


--A1L8 is AD_state[2]~1561 at LCCOMB_X13_Y5_N28
A1L8 = !AD_state[3] & A1L10 # !A1L7;


--A1L618 is Select~6279 at LCCOMB_X15_Y5_N6
A1L618 = AD_state[0] & (AD_state[1] # !AD_state[4] & AD_state[2]) # !AD_state[0] & (AD_state[2] # AD_state[4] & AD_state[1]);


--A1L619 is Select~6280 at LCCOMB_X15_Y5_N10
A1L619 = A1L618 # !AD_state[4] & AD_state[5];


--A1L620 is Select~6281 at LCCOMB_X15_Y5_N2
A1L620 = A1L8 & (A1L738) # !A1L8 & A1L619 & !AD_state[3];


--A1L400 is RX_wait[0]~80 at LCCOMB_X17_Y7_N14
A1L400 = RX_wait[0] $ VCC;

--A1L401 is RX_wait[0]~81 at LCCOMB_X17_Y7_N14
A1L401 = CARRY(RX_wait[0]);


--A1L621 is Select~6282 at LCCOMB_X10_Y7_N2
A1L621 = state_FX.0010 & !FLAGA;


--A1L740 is add~1065 at LCCOMB_X15_Y5_N20
A1L740 = AD_state[3] & !A1L739 # !AD_state[3] & (A1L739 # GND);

--A1L741 is add~1066 at LCCOMB_X15_Y5_N20
A1L741 = CARRY(!A1L739 # !AD_state[3]);


--A1L742 is add~1067 at LCCOMB_X15_Y5_N22
A1L742 = AD_state[4] & (A1L741 $ GND) # !AD_state[4] & !A1L741 & VCC;

--A1L743 is add~1068 at LCCOMB_X15_Y5_N22
A1L743 = CARRY(AD_state[4] & !A1L741);


--A1L744 is add~1069 at LCCOMB_X15_Y5_N24
A1L744 = AD_state[5] & !A1L743 # !AD_state[5] & (A1L743 # GND);

--A1L745 is add~1070 at LCCOMB_X15_Y5_N24
A1L745 = CARRY(!A1L743 # !AD_state[5]);


--A1L622 is Select~6283 at LCCOMB_X15_Y5_N12
A1L622 = AD_state[4] & (AD_state[1] # !A1L835) # !AD_state[4] & (AD_state[5]);


--A1L623 is Select~6284 at LCCOMB_X15_Y5_N30
A1L623 = A1L8 & (A1L744) # !A1L8 & !AD_state[3] & (A1L622);


--A1L624 is Select~6285 at LCCOMB_X15_Y5_N28
A1L624 = AD_state[4] & (AD_state[1] # !AD_state[0]);


--A1L625 is Select~6286 at LCCOMB_X15_Y5_N0
A1L625 = A1L8 & A1L742 # !A1L8 & (AD_state[3] # A1L624);


--A1L626 is Select~6287 at LCCOMB_X14_Y8_N6
A1L626 = AD_state[4] & AD_state[2] & AD_state[5] & !AD_state[3];


--A1L627 is Select~6288 at LCCOMB_X14_Y8_N18
A1L627 = AD_state[4] & !LRCLK & AD_state[3] # !AD_state[4] & LRCLK & !AD_state[3];


--A1L628 is Select~6289 at LCCOMB_X14_Y8_N4
A1L628 = A1L626 # !AD_state[2] & !AD_state[5] & A1L627;


--A1L629 is Select~6290 at LCCOMB_X14_Y6_N6
A1L629 = AD_state[0] & !AD_state[1] & (AD_state[6] # !A1L628) # !AD_state[0] & (AD_state[1]);


--A1L784 is loop_counter[0]~254 at LCCOMB_X14_Y6_N18
A1L784 = loop_counter[0] $ VCC;

--A1L785 is loop_counter[0]~255 at LCCOMB_X14_Y6_N18
A1L785 = CARRY(loop_counter[0]);


--A1L32 is Decoder~618 at LCCOMB_X14_Y8_N30
A1L32 = AD_state[6] # AD_state[1] # !A1L626 # !AD_state[0];


--A1L786 is loop_counter[0]~256 at LCCOMB_X14_Y6_N0
A1L786 = !loop_counter[2] # !loop_counter[3] # !loop_counter[0] # !loop_counter[1];


--A1L787 is loop_counter[0]~257 at LCCOMB_X14_Y8_N22
A1L787 = loop_counter[6] # !loop_counter[5];


--A1L788 is loop_counter[0]~258 at LCCOMB_X14_Y8_N26
A1L788 = !A1L786 & loop_counter[4] & !A1L787 # !A1L32;


--A1L790 is loop_counter[1]~259 at LCCOMB_X14_Y6_N20
A1L790 = loop_counter[1] & !A1L785 # !loop_counter[1] & (A1L785 # GND);

--A1L791 is loop_counter[1]~260 at LCCOMB_X14_Y6_N20
A1L791 = CARRY(!A1L785 # !loop_counter[1]);


--A1L793 is loop_counter[2]~261 at LCCOMB_X14_Y6_N22
A1L793 = loop_counter[2] & (A1L791 $ GND) # !loop_counter[2] & !A1L791 & VCC;

--A1L794 is loop_counter[2]~262 at LCCOMB_X14_Y6_N22
A1L794 = CARRY(loop_counter[2] & !A1L791);


--A1L796 is loop_counter[3]~263 at LCCOMB_X14_Y6_N24
A1L796 = loop_counter[3] & !A1L794 # !loop_counter[3] & (A1L794 # GND);

--A1L797 is loop_counter[3]~264 at LCCOMB_X14_Y6_N24
A1L797 = CARRY(!A1L794 # !loop_counter[3]);


--A1L799 is loop_counter[4]~265 at LCCOMB_X14_Y6_N26
A1L799 = loop_counter[4] & (A1L797 $ GND) # !loop_counter[4] & !A1L797 & VCC;

--A1L800 is loop_counter[4]~266 at LCCOMB_X14_Y6_N26
A1L800 = CARRY(loop_counter[4] & !A1L797);


--A1L802 is loop_counter[5]~267 at LCCOMB_X14_Y6_N28
A1L802 = loop_counter[5] & !A1L800 # !loop_counter[5] & (A1L800 # GND);

--A1L803 is loop_counter[5]~268 at LCCOMB_X14_Y6_N28
A1L803 = CARRY(!A1L800 # !loop_counter[5]);


--A1L805 is loop_counter[6]~269 at LCCOMB_X14_Y6_N30
A1L805 = loop_counter[6] $ !A1L803;


--A1L746 is add~1071 at LCCOMB_X15_Y5_N26
A1L746 = A1L745 $ !AD_state[6];


--A1L830 is reduce_or~265 at LCCOMB_X13_Y5_N30
A1L830 = AD_state[2] & (AD_state[4] # AD_state[1] & AD_state[0]) # !AD_state[2] & AD_state[4] & (AD_state[1] # AD_state[0]);


--A1L19 is AD_state~1562 at LCCOMB_X13_Y5_N12
A1L19 = !AD_state[5] & !AD_state[3] & A1L830 # !A1L7;


--A1L831 is reduce_or~266 at LCCOMB_X13_Y5_N10
A1L831 = AD_state[2] & AD_state[4] & !AD_state[1] # !AD_state[2] & (AD_state[1] & AD_state[0]);


--A1L20 is AD_state~1563 at LCCOMB_X13_Y5_N18
A1L20 = A1L746 & (A1L19 # AD_state[5] & !A1L831);


--Tx_q[1] is Tx_q[1] at LCFF_X12_Y7_N23
Tx_q[1] = DFFEAS(A1L704, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[5] is sync_Rx_used[5] at LCFF_X24_Y7_N17
sync_Rx_used[5] = DFFEAS(A1L977, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L403 is RX_wait[1]~82 at LCCOMB_X17_Y7_N16
A1L403 = RX_wait[1] & !A1L401 # !RX_wait[1] & (A1L401 # GND);

--A1L404 is RX_wait[1]~83 at LCCOMB_X17_Y7_N16
A1L404 = CARRY(!A1L401 # !RX_wait[1]);


--Tx_q[2] is Tx_q[2] at LCFF_X12_Y7_N25
Tx_q[2] = DFFEAS(A1L706, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[6] is sync_Rx_used[6] at LCFF_X24_Y7_N19
sync_Rx_used[6] = DFFEAS(A1L980, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L406 is RX_wait[2]~84 at LCCOMB_X17_Y7_N18
A1L406 = RX_wait[2] & (A1L404 $ GND) # !RX_wait[2] & !A1L404 & VCC;

--A1L407 is RX_wait[2]~85 at LCCOMB_X17_Y7_N18
A1L407 = CARRY(RX_wait[2] & !A1L404);


--Tx_q[3] is Tx_q[3] at LCFF_X12_Y7_N29
Tx_q[3] = DFFEAS(A1L708, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[7] is sync_Rx_used[7] at LCFF_X24_Y7_N21
sync_Rx_used[7] = DFFEAS(A1L983, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L409 is RX_wait[3]~86 at LCCOMB_X17_Y7_N20
A1L409 = RX_wait[3] & !A1L407 # !RX_wait[3] & (A1L407 # GND);

--A1L410 is RX_wait[3]~87 at LCCOMB_X17_Y7_N20
A1L410 = CARRY(!A1L407 # !RX_wait[3]);


--Tx_q[4] is Tx_q[4] at LCFF_X12_Y7_N19
Tx_q[4] = DFFEAS(A1L710, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[8] is sync_Rx_used[8] at LCFF_X24_Y7_N23
sync_Rx_used[8] = DFFEAS(A1L986, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L412 is RX_wait[4]~88 at LCCOMB_X17_Y7_N22
A1L412 = RX_wait[4] & (A1L410 $ GND) # !RX_wait[4] & !A1L410 & VCC;

--A1L413 is RX_wait[4]~89 at LCCOMB_X17_Y7_N22
A1L413 = CARRY(RX_wait[4] & !A1L410);


--Tx_q[5] is Tx_q[5] at LCFF_X13_Y7_N1
Tx_q[5] = DFFEAS(A1L712, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[9] is sync_Rx_used[9] at LCFF_X24_Y7_N25
sync_Rx_used[9] = DFFEAS(A1L989, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L415 is RX_wait[5]~90 at LCCOMB_X17_Y7_N24
A1L415 = RX_wait[5] & !A1L413 # !RX_wait[5] & (A1L413 # GND);

--A1L416 is RX_wait[5]~91 at LCCOMB_X17_Y7_N24
A1L416 = CARRY(!A1L413 # !RX_wait[5]);


--Tx_q[6] is Tx_q[6] at LCFF_X13_Y7_N11
Tx_q[6] = DFFEAS(A1L714, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[10] is sync_Rx_used[10] at LCFF_X24_Y7_N27
sync_Rx_used[10] = DFFEAS(A1L992, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L418 is RX_wait[6]~92 at LCCOMB_X17_Y7_N26
A1L418 = RX_wait[6] & (A1L416 $ GND) # !RX_wait[6] & !A1L416 & VCC;

--A1L419 is RX_wait[6]~93 at LCCOMB_X17_Y7_N26
A1L419 = CARRY(RX_wait[6] & !A1L416);


--Tx_q[7] is Tx_q[7] at LCFF_X13_Y7_N15
Tx_q[7] = DFFEAS(A1L716, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[11] is sync_Rx_used[11] at LCFF_X24_Y7_N29
sync_Rx_used[11] = DFFEAS(A1L995, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L421 is RX_wait[7]~94 at LCCOMB_X17_Y7_N28
A1L421 = RX_wait[7] $ A1L419;


--Tx_q[8] is Tx_q[8] at LCFF_X12_Y7_N5
Tx_q[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  ,  , Tx_q[7],  ,  , VCC);


--A1L649 is TX_wait[0]~80 at LCCOMB_X12_Y5_N0
A1L649 = TX_wait[0] $ VCC;

--A1L650 is TX_wait[0]~81 at LCCOMB_X12_Y5_N0
A1L650 = CARRY(TX_wait[0]);


--F1_pb_history[3] is debounce:de_PTT|pb_history[3] at LCFF_X21_Y8_N7
F1_pb_history[3] = DFFEAS(F1L68, GLOBAL(A1L43),  ,  ,  ,  ,  ,  ,  );


--F1_pb_history[2] is debounce:de_PTT|pb_history[2] at LCFF_X21_Y8_N1
F1_pb_history[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L43),  ,  ,  , F1_pb_history[1],  ,  , VCC);


--F1_count[18] is debounce:de_PTT|count[18] at LCFF_X22_Y8_N19
F1_count[18] = DFFEAS(F1L60, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1L3 is debounce:de_PTT|clean_pb~106 at LCCOMB_X21_Y8_N10
F1L3 = F1_pb_history[3] & (F1_clean_pb # F1_count[18] & F1_pb_history[2]) # !F1_pb_history[3] & F1_clean_pb & (F1_pb_history[2] # !F1_count[18]);


--A1L652 is TX_wait[1]~82 at LCCOMB_X12_Y5_N2
A1L652 = TX_wait[1] & !A1L650 # !TX_wait[1] & (A1L650 # GND);

--A1L653 is TX_wait[1]~83 at LCCOMB_X12_Y5_N2
A1L653 = CARRY(!A1L650 # !TX_wait[1]);


--Tx_q[9] is Tx_q[9] at LCFF_X12_Y7_N21
Tx_q[9] = DFFEAS(A1L719, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[10] is Tx_q[10] at LCFF_X12_Y7_N27
Tx_q[10] = DFFEAS(A1L721, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L655 is TX_wait[2]~84 at LCCOMB_X12_Y5_N4
A1L655 = TX_wait[2] & (A1L653 $ GND) # !TX_wait[2] & !A1L653 & VCC;

--A1L656 is TX_wait[2]~85 at LCCOMB_X12_Y5_N4
A1L656 = CARRY(TX_wait[2] & !A1L653);


--A1L658 is TX_wait[3]~86 at LCCOMB_X12_Y5_N6
A1L658 = TX_wait[3] & !A1L656 # !TX_wait[3] & (A1L656 # GND);

--A1L659 is TX_wait[3]~87 at LCCOMB_X12_Y5_N6
A1L659 = CARRY(!A1L656 # !TX_wait[3]);


--Tx_q[11] is Tx_q[11] at LCFF_X12_Y7_N9
Tx_q[11] = DFFEAS(A1L723, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[12] is Tx_q[12] at LCFF_X12_Y7_N15
Tx_q[12] = DFFEAS(A1L725, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L661 is TX_wait[4]~88 at LCCOMB_X12_Y5_N8
A1L661 = TX_wait[4] & (A1L659 $ GND) # !TX_wait[4] & !A1L659 & VCC;

--A1L662 is TX_wait[4]~89 at LCCOMB_X12_Y5_N8
A1L662 = CARRY(TX_wait[4] & !A1L659);


--A1L664 is TX_wait[5]~90 at LCCOMB_X12_Y5_N10
A1L664 = TX_wait[5] & !A1L662 # !TX_wait[5] & (A1L662 # GND);

--A1L665 is TX_wait[5]~91 at LCCOMB_X12_Y5_N10
A1L665 = CARRY(!A1L662 # !TX_wait[5]);


--Tx_q[13] is Tx_q[13] at LCFF_X12_Y7_N31
Tx_q[13] = DFFEAS(A1L727, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[14] is Tx_q[14] at LCFF_X12_Y7_N13
Tx_q[14] = DFFEAS(A1L729, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L667 is TX_wait[6]~92 at LCCOMB_X12_Y5_N12
A1L667 = TX_wait[6] & (A1L665 $ GND) # !TX_wait[6] & !A1L665 & VCC;

--A1L668 is TX_wait[6]~93 at LCCOMB_X12_Y5_N12
A1L668 = CARRY(TX_wait[6] & !A1L665);


--Tx_q[15] is Tx_q[15] at LCFF_X12_Y7_N7
Tx_q[15] = DFFEAS(A1L731, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L670 is TX_wait[7]~94 at LCCOMB_X12_Y5_N14
A1L670 = TX_wait[7] $ A1L668;


--A1L748 is add~1073 at LCCOMB_X14_Y7_N2
A1L748 = TX_state[0] & (TX_state[1] $ VCC) # !TX_state[0] & TX_state[1] & VCC;

--A1L749 is add~1074 at LCCOMB_X14_Y7_N2
A1L749 = CARRY(TX_state[0] & TX_state[1]);


--A1L630 is Select~6291 at LCCOMB_X15_Y7_N6
A1L630 = !LB1_safe_q[8] & !TX_state[1];


--A1L33 is Decoder~619 at LCCOMB_X15_Y7_N18
A1L33 = !TX_state[2] & !TX_state[3];


--A1L631 is Select~6292 at LCCOMB_X15_Y7_N4
A1L631 = A1L748 & (!A1L630 & !TX_state[4] # !A1L33);


--A1L632 is Select~6293 at LCCOMB_X14_Y7_N22
A1L632 = A1L631 # A1L30 & !TX_state[1] & TX_state[0];


--A1L750 is add~1075 at LCCOMB_X14_Y7_N4
A1L750 = TX_state[2] & !A1L749 # !TX_state[2] & (A1L749 # GND);

--A1L751 is add~1076 at LCCOMB_X14_Y7_N4
A1L751 = CARRY(!A1L749 # !TX_state[2]);


--A1L752 is add~1077 at LCCOMB_X14_Y7_N6
A1L752 = TX_state[3] & (A1L751 $ GND) # !TX_state[3] & !A1L751 & VCC;

--A1L753 is add~1078 at LCCOMB_X14_Y7_N6
A1L753 = CARRY(TX_state[3] & !A1L751);


--A1L754 is add~1079 at LCCOMB_X14_Y7_N8
A1L754 = A1L753 $ TX_state[4];


--A1L832 is reduce_or~267 at LCCOMB_X14_Y7_N18
A1L832 = TX_state[2] # TX_state[1] & (TX_state[0] # !TX_state[4]) # !TX_state[1] & (TX_state[4]);


--A1L644 is TX_state~114 at LCCOMB_X14_Y7_N30
A1L644 = A1L754 & (A1L832 # TX_state[3]);


--A1L645 is TX_state~115 at LCCOMB_X14_Y7_N14
A1L645 = A1L752 & (A1L832 # TX_state[3]);


--A1L646 is TX_state~116 at LCCOMB_X14_Y7_N0
A1L646 = A1L750 & (A1L832 # TX_state[3]);


--A1L633 is Select~6294 at LCCOMB_X15_Y7_N28
A1L633 = TX_state[1] & (!TX_state[4]) # !TX_state[1] & (TX_state[4] # !LB1_safe_q[8]) # !A1L33;


--A1L634 is Select~6295 at LCCOMB_X15_Y7_N20
A1L634 = !LB1_safe_q[8] & !TX_state[1] & !TX_state[2] & !TX_state[3];


--A1L635 is Select~6296 at LCCOMB_X15_Y7_N0
A1L635 = TX_state[4] & !TX_state[0] & (A1L633) # !TX_state[4] & (A1L634 # !TX_state[0] & A1L633);


--N2_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4] at LCFF_X20_Y6_N9
N2_dffe5a[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor4,  ,  , VCC);


--N1_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4] at LCFF_X18_Y6_N23
N1_dffe5a[4] = DFFEAS(N1L9, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3] at LCFF_X20_Y6_N31
N2_dffe5a[3] = DFFEAS(L2_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3] at LCFF_X20_Y6_N7
N1_dffe5a[3] = DFFEAS(L1_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2] at LCFF_X24_Y7_N31
N2_dffe5a[2] = DFFEAS(N2L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2] at LCFF_X20_Y6_N29
N1_dffe5a[2] = DFFEAS(N1L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1] at LCFF_X27_Y4_N27
N2_dffe5a[1] = DFFEAS(N2L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1] at LCFF_X18_Y6_N17
N1_dffe5a[1] = DFFEAS(N1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0] at LCFF_X20_Y6_N23
N2_dffe5a[0] = DFFEAS(L2_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0] at LCFF_X18_Y6_N5
N1_dffe5a[0] = DFFEAS(L1_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L967 is sync_Rx_used[4]~95 at LCCOMB_X24_Y7_N6
A1L967 = CARRY(N2_dffe5a[0] # !N1_dffe5a[0]);


--A1L969 is sync_Rx_used[4]~97 at LCCOMB_X24_Y7_N8
A1L969 = CARRY(N1_dffe5a[1] & (!A1L967 # !N2_dffe5a[1]) # !N1_dffe5a[1] & !N2_dffe5a[1] & !A1L967);


--A1L971 is sync_Rx_used[4]~99 at LCCOMB_X24_Y7_N10
A1L971 = CARRY(N1_dffe5a[2] & N2_dffe5a[2] & !A1L969 # !N1_dffe5a[2] & (N2_dffe5a[2] # !A1L969));


--A1L973 is sync_Rx_used[4]~101 at LCCOMB_X24_Y7_N12
A1L973 = CARRY(N2_dffe5a[3] & N1_dffe5a[3] & !A1L971 # !N2_dffe5a[3] & (N1_dffe5a[3] # !A1L971));


--A1L974 is sync_Rx_used[4]~102 at LCCOMB_X24_Y7_N14
A1L974 = (N1_dffe5a[4] $ N2_dffe5a[4] $ A1L973) # GND;

--A1L975 is sync_Rx_used[4]~103 at LCCOMB_X24_Y7_N14
A1L975 = CARRY(N1_dffe5a[4] & N2_dffe5a[4] & !A1L973 # !N1_dffe5a[4] & (N2_dffe5a[4] # !A1L973));


--N2_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5] at LCFF_X20_Y6_N1
N2_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor5,  ,  , VCC);


--N1_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5] at LCFF_X20_Y6_N5
N1_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L1_xor5,  ,  , VCC);


--A1L977 is sync_Rx_used[5]~104 at LCCOMB_X24_Y7_N16
A1L977 = N1_dffe5a[5] & (N2_dffe5a[5] & !A1L975 # !N2_dffe5a[5] & (A1L975 # GND)) # !N1_dffe5a[5] & (N2_dffe5a[5] & A1L975 & VCC # !N2_dffe5a[5] & !A1L975);

--A1L978 is sync_Rx_used[5]~105 at LCCOMB_X24_Y7_N16
A1L978 = CARRY(N1_dffe5a[5] & (!A1L975 # !N2_dffe5a[5]) # !N1_dffe5a[5] & !N2_dffe5a[5] & !A1L975);


--N2_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6] at LCFF_X20_Y6_N25
N2_dffe5a[6] = DFFEAS(L2_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] at LCFF_X21_Y6_N29
N1_dffe5a[6] = DFFEAS(L1_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L980 is sync_Rx_used[6]~106 at LCCOMB_X24_Y7_N18
A1L980 = (N2_dffe5a[6] $ N1_dffe5a[6] $ A1L978) # GND;

--A1L981 is sync_Rx_used[6]~107 at LCCOMB_X24_Y7_N18
A1L981 = CARRY(N2_dffe5a[6] & (!A1L978 # !N1_dffe5a[6]) # !N2_dffe5a[6] & !N1_dffe5a[6] & !A1L978);


--N2_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7] at LCFF_X27_Y4_N11
N2_dffe5a[7] = DFFEAS(N2L12, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7] at LCFF_X20_Y6_N27
N1_dffe5a[7] = DFFEAS(N1L13, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L983 is sync_Rx_used[7]~108 at LCCOMB_X24_Y7_N20
A1L983 = N1_dffe5a[7] & (N2_dffe5a[7] & !A1L981 # !N2_dffe5a[7] & (A1L981 # GND)) # !N1_dffe5a[7] & (N2_dffe5a[7] & A1L981 & VCC # !N2_dffe5a[7] & !A1L981);

--A1L984 is sync_Rx_used[7]~109 at LCCOMB_X24_Y7_N20
A1L984 = CARRY(N1_dffe5a[7] & (!A1L981 # !N2_dffe5a[7]) # !N1_dffe5a[7] & !N2_dffe5a[7] & !A1L981);


--N2_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8] at LCFF_X19_Y6_N13
N2_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor8,  ,  , VCC);


--N1_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8] at LCFF_X20_Y6_N19
N1_dffe5a[8] = DFFEAS(N1L15, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L986 is sync_Rx_used[8]~110 at LCCOMB_X24_Y7_N22
A1L986 = (N2_dffe5a[8] $ N1_dffe5a[8] $ A1L984) # GND;

--A1L987 is sync_Rx_used[8]~111 at LCCOMB_X24_Y7_N22
A1L987 = CARRY(N2_dffe5a[8] & (!A1L984 # !N1_dffe5a[8]) # !N2_dffe5a[8] & !N1_dffe5a[8] & !A1L984);


--N2_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9] at LCFF_X27_Y4_N5
N2_dffe5a[9] = DFFEAS(N2L15, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9] at LCFF_X27_Y3_N1
N1_dffe5a[9] = DFFEAS(N1L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L989 is sync_Rx_used[9]~112 at LCCOMB_X24_Y7_N24
A1L989 = N1_dffe5a[9] & (N2_dffe5a[9] & !A1L987 # !N2_dffe5a[9] & (A1L987 # GND)) # !N1_dffe5a[9] & (N2_dffe5a[9] & A1L987 & VCC # !N2_dffe5a[9] & !A1L987);

--A1L990 is sync_Rx_used[9]~113 at LCCOMB_X24_Y7_N24
A1L990 = CARRY(N1_dffe5a[9] & (!A1L987 # !N2_dffe5a[9]) # !N1_dffe5a[9] & !N2_dffe5a[9] & !A1L987);


--N2_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] at LCFF_X27_Y4_N23
N2_dffe5a[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor10,  ,  , VCC);


--N1_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] at LCFF_X27_Y4_N9
N1_dffe5a[10] = DFFEAS(N1L19, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L992 is sync_Rx_used[10]~114 at LCCOMB_X24_Y7_N26
A1L992 = (N1_dffe5a[10] $ N2_dffe5a[10] $ A1L990) # GND;

--A1L993 is sync_Rx_used[10]~115 at LCCOMB_X24_Y7_N26
A1L993 = CARRY(N1_dffe5a[10] & N2_dffe5a[10] & !A1L990 # !N1_dffe5a[10] & (N2_dffe5a[10] # !A1L990));


--N2_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] at LCFF_X27_Y4_N21
N2_dffe5a[11] = DFFEAS(N2L18, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] at LCFF_X21_Y6_N25
N1_dffe5a[11] = DFFEAS(N1L21, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L995 is sync_Rx_used[11]~116 at LCCOMB_X24_Y7_N28
A1L995 = N1_dffe5a[11] $ A1L993 $ !N2_dffe5a[11];


--F1_pb_history[1] is debounce:de_PTT|pb_history[1] at LCFF_X21_Y8_N17
F1_pb_history[1] = DFFEAS(F1L65, GLOBAL(A1L43),  ,  ,  ,  ,  ,  ,  );


--F1_count[17] is debounce:de_PTT|count[17] at LCFF_X22_Y8_N17
F1_count[17] = DFFEAS(F1L57, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[16] is debounce:de_PTT|count[16] at LCFF_X22_Y8_N15
F1_count[16] = DFFEAS(F1L54, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[15] is debounce:de_PTT|count[15] at LCFF_X22_Y8_N13
F1_count[15] = DFFEAS(F1L51, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[14] is debounce:de_PTT|count[14] at LCFF_X22_Y8_N11
F1_count[14] = DFFEAS(F1L48, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[13] is debounce:de_PTT|count[13] at LCFF_X22_Y8_N9
F1_count[13] = DFFEAS(F1L45, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[12] is debounce:de_PTT|count[12] at LCFF_X22_Y8_N7
F1_count[12] = DFFEAS(F1L42, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[11] is debounce:de_PTT|count[11] at LCFF_X22_Y8_N5
F1_count[11] = DFFEAS(F1L39, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[10] is debounce:de_PTT|count[10] at LCFF_X22_Y8_N3
F1_count[10] = DFFEAS(F1L36, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[9] is debounce:de_PTT|count[9] at LCFF_X22_Y8_N1
F1_count[9] = DFFEAS(F1L33, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[8] is debounce:de_PTT|count[8] at LCFF_X22_Y9_N31
F1_count[8] = DFFEAS(F1L30, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[7] is debounce:de_PTT|count[7] at LCFF_X22_Y9_N29
F1_count[7] = DFFEAS(F1L27, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[6] is debounce:de_PTT|count[6] at LCFF_X22_Y9_N27
F1_count[6] = DFFEAS(F1L24, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[5] is debounce:de_PTT|count[5] at LCFF_X22_Y9_N25
F1_count[5] = DFFEAS(F1L21, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[4] is debounce:de_PTT|count[4] at LCFF_X22_Y9_N23
F1_count[4] = DFFEAS(F1L18, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[3] is debounce:de_PTT|count[3] at LCFF_X22_Y9_N21
F1_count[3] = DFFEAS(F1L15, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[2] is debounce:de_PTT|count[2] at LCFF_X22_Y9_N19
F1_count[2] = DFFEAS(F1L12, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[1] is debounce:de_PTT|count[1] at LCFF_X22_Y9_N17
F1_count[1] = DFFEAS(F1L9, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1_count[0] is debounce:de_PTT|count[0] at LCFF_X22_Y9_N15
F1_count[0] = DFFEAS(F1L6, GLOBAL(A1L43),  ,  ,  ,  ,  , F1L1,  );


--F1L6 is debounce:de_PTT|count[0]~253 at LCCOMB_X22_Y9_N14
F1L6 = F1_count[18] & F1_count[0] & VCC # !F1_count[18] & (F1_count[0] $ VCC);

--F1L7 is debounce:de_PTT|count[0]~254 at LCCOMB_X22_Y9_N14
F1L7 = CARRY(!F1_count[18] & F1_count[0]);


--F1L9 is debounce:de_PTT|count[1]~255 at LCCOMB_X22_Y9_N16
F1L9 = F1_count[1] & !F1L7 # !F1_count[1] & (F1L7 # GND);

--F1L10 is debounce:de_PTT|count[1]~256 at LCCOMB_X22_Y9_N16
F1L10 = CARRY(!F1L7 # !F1_count[1]);


--F1L12 is debounce:de_PTT|count[2]~257 at LCCOMB_X22_Y9_N18
F1L12 = F1_count[2] & (F1L10 $ GND) # !F1_count[2] & !F1L10 & VCC;

--F1L13 is debounce:de_PTT|count[2]~258 at LCCOMB_X22_Y9_N18
F1L13 = CARRY(F1_count[2] & !F1L10);


--F1L15 is debounce:de_PTT|count[3]~259 at LCCOMB_X22_Y9_N20
F1L15 = F1_count[3] & !F1L13 # !F1_count[3] & (F1L13 # GND);

--F1L16 is debounce:de_PTT|count[3]~260 at LCCOMB_X22_Y9_N20
F1L16 = CARRY(!F1L13 # !F1_count[3]);


--F1L18 is debounce:de_PTT|count[4]~261 at LCCOMB_X22_Y9_N22
F1L18 = F1_count[4] & (F1L16 $ GND) # !F1_count[4] & !F1L16 & VCC;

--F1L19 is debounce:de_PTT|count[4]~262 at LCCOMB_X22_Y9_N22
F1L19 = CARRY(F1_count[4] & !F1L16);


--F1L21 is debounce:de_PTT|count[5]~263 at LCCOMB_X22_Y9_N24
F1L21 = F1_count[5] & !F1L19 # !F1_count[5] & (F1L19 # GND);

--F1L22 is debounce:de_PTT|count[5]~264 at LCCOMB_X22_Y9_N24
F1L22 = CARRY(!F1L19 # !F1_count[5]);


--F1L24 is debounce:de_PTT|count[6]~265 at LCCOMB_X22_Y9_N26
F1L24 = F1_count[6] & (F1L22 $ GND) # !F1_count[6] & !F1L22 & VCC;

--F1L25 is debounce:de_PTT|count[6]~266 at LCCOMB_X22_Y9_N26
F1L25 = CARRY(F1_count[6] & !F1L22);


--F1L27 is debounce:de_PTT|count[7]~267 at LCCOMB_X22_Y9_N28
F1L27 = F1_count[7] & !F1L25 # !F1_count[7] & (F1L25 # GND);

--F1L28 is debounce:de_PTT|count[7]~268 at LCCOMB_X22_Y9_N28
F1L28 = CARRY(!F1L25 # !F1_count[7]);


--F1L30 is debounce:de_PTT|count[8]~269 at LCCOMB_X22_Y9_N30
F1L30 = F1_count[8] & (F1L28 $ GND) # !F1_count[8] & !F1L28 & VCC;

--F1L31 is debounce:de_PTT|count[8]~270 at LCCOMB_X22_Y9_N30
F1L31 = CARRY(F1_count[8] & !F1L28);


--F1L33 is debounce:de_PTT|count[9]~271 at LCCOMB_X22_Y8_N0
F1L33 = F1_count[9] & !F1L31 # !F1_count[9] & (F1L31 # GND);

--F1L34 is debounce:de_PTT|count[9]~272 at LCCOMB_X22_Y8_N0
F1L34 = CARRY(!F1L31 # !F1_count[9]);


--F1L36 is debounce:de_PTT|count[10]~273 at LCCOMB_X22_Y8_N2
F1L36 = F1_count[10] & (F1L34 $ GND) # !F1_count[10] & !F1L34 & VCC;

--F1L37 is debounce:de_PTT|count[10]~274 at LCCOMB_X22_Y8_N2
F1L37 = CARRY(F1_count[10] & !F1L34);


--F1L39 is debounce:de_PTT|count[11]~275 at LCCOMB_X22_Y8_N4
F1L39 = F1_count[11] & !F1L37 # !F1_count[11] & (F1L37 # GND);

--F1L40 is debounce:de_PTT|count[11]~276 at LCCOMB_X22_Y8_N4
F1L40 = CARRY(!F1L37 # !F1_count[11]);


--F1L42 is debounce:de_PTT|count[12]~277 at LCCOMB_X22_Y8_N6
F1L42 = F1_count[12] & (F1L40 $ GND) # !F1_count[12] & !F1L40 & VCC;

--F1L43 is debounce:de_PTT|count[12]~278 at LCCOMB_X22_Y8_N6
F1L43 = CARRY(F1_count[12] & !F1L40);


--F1L45 is debounce:de_PTT|count[13]~279 at LCCOMB_X22_Y8_N8
F1L45 = F1_count[13] & !F1L43 # !F1_count[13] & (F1L43 # GND);

--F1L46 is debounce:de_PTT|count[13]~280 at LCCOMB_X22_Y8_N8
F1L46 = CARRY(!F1L43 # !F1_count[13]);


--F1L48 is debounce:de_PTT|count[14]~281 at LCCOMB_X22_Y8_N10
F1L48 = F1_count[14] & (F1L46 $ GND) # !F1_count[14] & !F1L46 & VCC;

--F1L49 is debounce:de_PTT|count[14]~282 at LCCOMB_X22_Y8_N10
F1L49 = CARRY(F1_count[14] & !F1L46);


--F1L51 is debounce:de_PTT|count[15]~283 at LCCOMB_X22_Y8_N12
F1L51 = F1_count[15] & !F1L49 # !F1_count[15] & (F1L49 # GND);

--F1L52 is debounce:de_PTT|count[15]~284 at LCCOMB_X22_Y8_N12
F1L52 = CARRY(!F1L49 # !F1_count[15]);


--F1L54 is debounce:de_PTT|count[16]~285 at LCCOMB_X22_Y8_N14
F1L54 = F1_count[16] & (F1L52 $ GND) # !F1_count[16] & !F1L52 & VCC;

--F1L55 is debounce:de_PTT|count[16]~286 at LCCOMB_X22_Y8_N14
F1L55 = CARRY(F1_count[16] & !F1L52);


--F1L57 is debounce:de_PTT|count[17]~287 at LCCOMB_X22_Y8_N16
F1L57 = F1_count[17] & !F1L55 # !F1_count[17] & (F1L55 # GND);

--F1L58 is debounce:de_PTT|count[17]~288 at LCCOMB_X22_Y8_N16
F1L58 = CARRY(!F1L55 # !F1_count[17]);


--F1L60 is debounce:de_PTT|count[18]~289 at LCCOMB_X22_Y8_N18
F1L60 = F1L58 $ !F1_count[18];


--F1L1 is debounce:de_PTT|always0~0 at LCCOMB_X21_Y8_N0
F1L1 = F1_pb_history[2] $ F1_pb_history[3];


--L2_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor8 at LCCOMB_X19_Y7_N4
L2_xor8 = T1_dffe6a[11] $ T1_dffe6a[9] $ T1_dffe6a[8] $ T1_dffe6a[10];


--L2_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor5 at LCCOMB_X20_Y7_N12
L2_xor5 = T1_dffe6a[6] $ T1_dffe6a[7] $ L2_xor8 $ T1_dffe6a[5];


--L2_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor4 at LCCOMB_X20_Y7_N16
L2_xor4 = T1_dffe6a[4] $ L2_xor5;


--L1_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor8 at LCCOMB_X18_Y6_N14
L1_xor8 = H1_rdptr_g[8] $ H1_rdptr_g[9] $ H1_rdptr_g[11] $ H1_rdptr_g[10];


--L1_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor5 at LCCOMB_X19_Y6_N30
L1_xor5 = H1_rdptr_g[5] $ H1_rdptr_g[6] $ H1_rdptr_g[7] $ L1_xor8;


--L1_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor4 at LCCOMB_X18_Y6_N2
L1_xor4 = H1_rdptr_g[4] $ L1_xor5;


--L2_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor3 at LCCOMB_X20_Y6_N30
L2_xor3 = L2_xor5 $ T1_dffe6a[3] $ T1_dffe6a[4];


--L1_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor3 at LCCOMB_X20_Y6_N6
L1_xor3 = L1_xor5 $ H1_rdptr_g[4] $ H1_rdptr_g[3];


--L2_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor2 at LCCOMB_X20_Y6_N16
L2_xor2 = L2_xor5 $ T1_dffe6a[2] $ T1_dffe6a[3] $ T1_dffe6a[4];


--L1_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor2 at LCCOMB_X18_Y6_N18
L1_xor2 = H1_rdptr_g[2] $ L1_xor5 $ H1_rdptr_g[4] $ H1_rdptr_g[3];


--L2_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor1 at LCCOMB_X19_Y6_N18
L2_xor1 = L2_xor2 $ T1_dffe6a[1];


--L1_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor1 at LCCOMB_X18_Y6_N6
L1_xor1 = H1_rdptr_g[1] $ L1_xor2;


--L2_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor0 at LCCOMB_X20_Y6_N22
L2_xor0 = T1_dffe6a[1] $ L2_xor2 $ T1_dffe6a[0];


--L1_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor0 at LCCOMB_X18_Y6_N4
L1_xor0 = H1_rdptr_g[1] $ H1_rdptr_g[0] $ L1_xor2;


--L2_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor6 at LCCOMB_X20_Y6_N24
L2_xor6 = T1_dffe6a[7] $ T1_dffe6a[6] $ L2_xor8;


--L1_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor6 at LCCOMB_X21_Y6_N28
L1_xor6 = H1_rdptr_g[6] $ H1_rdptr_g[7] $ L1_xor8;


--L2_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor7 at LCCOMB_X20_Y7_N0
L2_xor7 = T1_dffe6a[7] $ L2_xor8;


--L1_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor7 at LCCOMB_X19_Y6_N2
L1_xor7 = H1_rdptr_g[7] $ L1_xor8;


--L2_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor9 at LCCOMB_X19_Y7_N14
L2_xor9 = T1_dffe6a[10] $ T1_dffe6a[9] $ T1_dffe6a[11];


--L1_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor9 at LCCOMB_X18_Y6_N28
L1_xor9 = H1_rdptr_g[9] $ H1_rdptr_g[11] $ H1_rdptr_g[10];


--L2_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor10 at LCCOMB_X19_Y7_N16
L2_xor10 = T1_dffe6a[11] $ T1_dffe6a[10];


--L1_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor10 at LCCOMB_X18_Y4_N26
L1_xor10 = H1_rdptr_g[11] $ H1_rdptr_g[10];


--F1_pb_history[0] is debounce:de_PTT|pb_history[0] at LCFF_X21_Y8_N31
F1_pb_history[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L43),  ,  ,  , PTT,  ,  , VCC);


--A1L962 is state_PWM~125 at LCCOMB_X22_Y4_N30
A1L962 = !A1L884 & !state_PWM.00000 & (synced_Rx_used[10] # synced_Rx_used[11]);


--A1L1026 is sync_count[8]~262 at LCCOMB_X21_Y4_N10
A1L1026 = A1L543 # !state_PWM.00000 & (synced_Rx_used[10] # synced_Rx_used[11]);


--A1L839 is register[0]~3076 at LCCOMB_X15_Y6_N28
A1L839 = AD_state[2] & (AD_state[0]) # !AD_state[2] & (AD_state[4] # AD_state[5]);


--A1L860 is register[9]~3077 at LCCOMB_X14_Y8_N20
A1L860 = !AD_state[4] & (!AD_state[2] & !AD_state[1] # !A1L551);


--A1L13 is AD_state[3]~1564 at LCCOMB_X13_Y5_N2
A1L13 = A1L7 & (AD_state[3] # A1L740 & A1L10) # !A1L7 & A1L740;


--A1L9 is AD_state[2]~1565 at LCCOMB_X13_Y5_N6
A1L9 = AD_state[1] & (AD_state[2] & (AD_state[5] # AD_state[0]) # !AD_state[2] & (!AD_state[0] # !AD_state[5])) # !AD_state[1] & !AD_state[2] & (AD_state[5] # AD_state[0]);


--A1L10 is AD_state[2]~1566 at LCCOMB_X13_Y5_N22
A1L10 = AD_state[2] & (A1L9 # AD_state[5] $ AD_state[4]) # !AD_state[2] & A1L9 & (AD_state[5] # AD_state[4]);


--A1L840 is register[0]~3078 at LCCOMB_X14_Y8_N0
A1L840 = AD_state[1] & (A1L889 # A1L890 # AD_state[4]) # !AD_state[1] & (!AD_state[4]);


--A1L841 is register[0]~3079 at LCCOMB_X14_Y8_N8
A1L841 = AD_state[0] & (!AD_state[5] & A1L840 # !AD_state[1]) # !AD_state[0] & (AD_state[5] # A1L840);


--A1L133 is I_Data_in[15]~32 at LCCOMB_X27_Y5_N16
A1L133 = !I_Data[15];


--A1L319 is Q_Data_in[15]~32 at LCCOMB_X27_Y5_N4
A1L319 = !Q_Data[15];


--B1L37 is I2SAudioOut:I2SAO|bit_count[0]~35 at LCCOMB_X21_Y3_N18
B1L37 = !B1_bit_count[0];


--A1L922 is state_FX.0001~6 at LCCOMB_X10_Y7_N18
A1L922 = !state_FX.0000;


--H1L69 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~24 at LCCOMB_X17_Y4_N6
H1L69 = !Q1_counter_ffa[0];


--V1L60 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~22 at LCCOMB_X14_Y12_N10
V1L60 = !AB1_counter_ffa[0];


--A1L898 is rx_avail[4]~63 at LCCOMB_X24_Y7_N4
A1L898 = !sync_Rx_used[4];


--A1L900 is rx_avail[5]~64 at LCCOMB_X24_Y7_N0
A1L900 = !sync_Rx_used[5];


--A1L903 is rx_avail[6]~65 at LCCOMB_X24_Y7_N2
A1L903 = !sync_Rx_used[6];


--A1L906 is rx_avail[7]~66 at LCCOMB_X17_Y6_N10
A1L906 = !sync_Rx_used[7];


--A1L909 is rx_avail[8]~67 at LCCOMB_X17_Y6_N26
A1L909 = !sync_Rx_used[8];


--A1L912 is rx_avail[9]~68 at LCCOMB_X15_Y7_N10
A1L912 = !sync_Rx_used[9];


--A1L915 is rx_avail[10]~69 at LCCOMB_X18_Y6_N30
A1L915 = !sync_Rx_used[10];


--A1L918 is rx_avail[11]~70 at LCCOMB_X15_Y6_N6
A1L918 = !sync_Rx_used[11];


--FLAGB is FLAGB at PIN_197
--operation mode is input

FLAGB = INPUT();


--FLAGC is FLAGC at PIN_5
--operation mode is input

FLAGC = INPUT();


--FLAGA is FLAGA at PIN_198
--operation mode is input

FLAGA = INPUT();


--CLK_24MHZ is CLK_24MHZ at PIN_120
--operation mode is input

CLK_24MHZ = INPUT();


--IFCLK is IFCLK at PIN_24
--operation mode is input

IFCLK = INPUT();


--BCLK is BCLK at PIN_127
--operation mode is input

BCLK = INPUT();


--LRCLK is LRCLK at PIN_133
--operation mode is input

LRCLK = INPUT();


--DOUT is DOUT at PIN_128
--operation mode is input

DOUT = INPUT();


--FX2_CLK is FX2_CLK at PIN_23
--operation mode is input

FX2_CLK = INPUT();


--CDOUT is CDOUT at PIN_117
--operation mode is input

CDOUT = INPUT();


--PTT is PTT at PIN_137
--operation mode is input

PTT = INPUT();


--SLWR is SLWR at PIN_31
--operation mode is output

SLWR = OUTPUT(A1L519Q);


--SLRD is SLRD at PIN_30
--operation mode is output

SLRD = OUTPUT(A1L515Q);


--SLOE is SLOE at PIN_13
--operation mode is output

SLOE = OUTPUT(A1L512Q);


--PKEND is PKEND at PIN_8
--operation mode is output

PKEND = OUTPUT(VCC);


--FIFO_ADR[0] is FIFO_ADR[0] at PIN_11
--operation mode is output

FIFO_ADR[0] = OUTPUT(GND);


--FIFO_ADR[1] is FIFO_ADR[1] at PIN_10
--operation mode is output

FIFO_ADR[1] = OUTPUT(A1L37Q);


--LED[0] is LED[0] at PIN_67
--operation mode is output

LED[0] = OUTPUT(H1L58);


--LED[1] is LED[1] at PIN_68
--operation mode is output

LED[1] = OUTPUT(!FLAGC);


--LED[2] is LED[2] at PIN_69
--operation mode is output

LED[2] = OUTPUT(!LED_sync);


--LED[3] is LED[3] at PIN_70
--operation mode is output

LED[3] = OUTPUT(!FLAGA);


--LED[4] is LED[4] at PIN_72
--operation mode is output

LED[4] = OUTPUT(VCC);


--LED[5] is LED[5] at PIN_74
--operation mode is output

LED[5] = OUTPUT(LB1_safe_q[8]);


--LED[6] is LED[6] at PIN_75
--operation mode is output

LED[6] = OUTPUT(LB1_safe_q[2]);


--LED[7] is LED[7] at PIN_76
--operation mode is output

LED[7] = OUTPUT(CLK_24MHZ);


--I_PWM_out is I_PWM_out at PIN_144
--operation mode is output

I_PWM_out = OUTPUT(I_PWM_accumulator[16]);


--Q_PWM_out is Q_PWM_out at PIN_113
--operation mode is output

Q_PWM_out = OUTPUT(Q_PWM_accumulator[16]);


--CBCLK is CBCLK at PIN_139
--operation mode is output

CBCLK = OUTPUT(LB1_safe_q[2]);


--CLRCLK is CLRCLK at PIN_141
--operation mode is output

CLRCLK = OUTPUT(LB1_safe_q[8]);


--CDIN is CDIN at PIN_116
--operation mode is output

CDIN = OUTPUT(B1_outbit_o);


--S0 is S0 at PIN_134
--operation mode is output

S0 = OUTPUT(DFS0);


--S1 is S1 at PIN_118
--operation mode is output

S1 = OUTPUT(DFS1);


--A1L46 is FX2_FD[0]~15 at PIN_56
--operation mode is bidir

A1L46 = FX2_FD[0];

--FX2_FD[0] is FX2_FD[0] at PIN_56
--operation mode is bidir

FX2_FD[0]_tri_out = TRI(FB1_q_a[0], SLEN);
FX2_FD[0] = BIDIR(FX2_FD[0]_tri_out);


--A1L48 is FX2_FD[1]~14 at PIN_57
--operation mode is bidir

A1L48 = FX2_FD[1];

--FX2_FD[1] is FX2_FD[1] at PIN_57
--operation mode is bidir

FX2_FD[1]_tri_out = TRI(FB1_q_a[1], SLEN);
FX2_FD[1] = BIDIR(FX2_FD[1]_tri_out);


--A1L50 is FX2_FD[2]~13 at PIN_58
--operation mode is bidir

A1L50 = FX2_FD[2];

--FX2_FD[2] is FX2_FD[2] at PIN_58
--operation mode is bidir

FX2_FD[2]_tri_out = TRI(FB1_q_a[2], SLEN);
FX2_FD[2] = BIDIR(FX2_FD[2]_tri_out);


--A1L52 is FX2_FD[3]~12 at PIN_59
--operation mode is bidir

A1L52 = FX2_FD[3];

--FX2_FD[3] is FX2_FD[3] at PIN_59
--operation mode is bidir

FX2_FD[3]_tri_out = TRI(FB1_q_a[3], SLEN);
FX2_FD[3] = BIDIR(FX2_FD[3]_tri_out);


--A1L54 is FX2_FD[4]~11 at PIN_60
--operation mode is bidir

A1L54 = FX2_FD[4];

--FX2_FD[4] is FX2_FD[4] at PIN_60
--operation mode is bidir

FX2_FD[4]_tri_out = TRI(FB1_q_a[4], SLEN);
FX2_FD[4] = BIDIR(FX2_FD[4]_tri_out);


--A1L56 is FX2_FD[5]~10 at PIN_61
--operation mode is bidir

A1L56 = FX2_FD[5];

--FX2_FD[5] is FX2_FD[5] at PIN_61
--operation mode is bidir

FX2_FD[5]_tri_out = TRI(FB1_q_a[5], SLEN);
FX2_FD[5] = BIDIR(FX2_FD[5]_tri_out);


--A1L58 is FX2_FD[6]~9 at PIN_63
--operation mode is bidir

A1L58 = FX2_FD[6];

--FX2_FD[6] is FX2_FD[6] at PIN_63
--operation mode is bidir

FX2_FD[6]_tri_out = TRI(FB1_q_a[6], SLEN);
FX2_FD[6] = BIDIR(FX2_FD[6]_tri_out);


--A1L60 is FX2_FD[7]~8 at PIN_64
--operation mode is bidir

A1L60 = FX2_FD[7];

--FX2_FD[7] is FX2_FD[7] at PIN_64
--operation mode is bidir

FX2_FD[7]_tri_out = TRI(FB1_q_a[7], SLEN);
FX2_FD[7] = BIDIR(FX2_FD[7]_tri_out);


--A1L62 is FX2_FD[8]~7 at PIN_208
--operation mode is bidir

A1L62 = FX2_FD[8];

--FX2_FD[8] is FX2_FD[8] at PIN_208
--operation mode is bidir

FX2_FD[8]_tri_out = TRI(FB1_q_a[8], SLEN);
FX2_FD[8] = BIDIR(FX2_FD[8]_tri_out);


--A1L64 is FX2_FD[9]~6 at PIN_207
--operation mode is bidir

A1L64 = FX2_FD[9];

--FX2_FD[9] is FX2_FD[9] at PIN_207
--operation mode is bidir

FX2_FD[9]_tri_out = TRI(FB1_q_a[9], SLEN);
FX2_FD[9] = BIDIR(FX2_FD[9]_tri_out);


--A1L66 is FX2_FD[10]~5 at PIN_206
--operation mode is bidir

A1L66 = FX2_FD[10];

--FX2_FD[10] is FX2_FD[10] at PIN_206
--operation mode is bidir

FX2_FD[10]_tri_out = TRI(FB1_q_a[10], SLEN);
FX2_FD[10] = BIDIR(FX2_FD[10]_tri_out);


--A1L68 is FX2_FD[11]~4 at PIN_205
--operation mode is bidir

A1L68 = FX2_FD[11];

--FX2_FD[11] is FX2_FD[11] at PIN_205
--operation mode is bidir

FX2_FD[11]_tri_out = TRI(FB1_q_a[11], SLEN);
FX2_FD[11] = BIDIR(FX2_FD[11]_tri_out);


--A1L70 is FX2_FD[12]~3 at PIN_203
--operation mode is bidir

A1L70 = FX2_FD[12];

--FX2_FD[12] is FX2_FD[12] at PIN_203
--operation mode is bidir

FX2_FD[12]_tri_out = TRI(FB1_q_a[12], SLEN);
FX2_FD[12] = BIDIR(FX2_FD[12]_tri_out);


--A1L72 is FX2_FD[13]~2 at PIN_201
--operation mode is bidir

A1L72 = FX2_FD[13];

--FX2_FD[13] is FX2_FD[13] at PIN_201
--operation mode is bidir

FX2_FD[13]_tri_out = TRI(FB1_q_a[13], SLEN);
FX2_FD[13] = BIDIR(FX2_FD[13]_tri_out);


--A1L74 is FX2_FD[14]~1 at PIN_200
--operation mode is bidir

A1L74 = FX2_FD[14];

--FX2_FD[14] is FX2_FD[14] at PIN_200
--operation mode is bidir

FX2_FD[14]_tri_out = TRI(FB1_q_a[14], SLEN);
FX2_FD[14] = BIDIR(FX2_FD[14]_tri_out);


--A1L76 is FX2_FD[15]~0 at PIN_199
--operation mode is bidir

A1L76 = FX2_FD[15];

--FX2_FD[15] is FX2_FD[15] at PIN_199
--operation mode is bidir

FX2_FD[15]_tri_out = TRI(FB1_q_a[15], SLEN);
FX2_FD[15] = BIDIR(FX2_FD[15]_tri_out);


--H1L66 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 at LCCOMB_X17_Y3_N28
H1L66 = !H1L58;






--A1L780 is data_flag~clkctrl at CLKCTRL_G5
A1L780 = cycloneii_clkctrl(.INCLK[0] = data_flag) WITH (clock_type = "Global Clock");


--A1L516 is SLRD~reg0clkctrl at CLKCTRL_G3
A1L516 = cycloneii_clkctrl(.INCLK[0] = A1L515Q) WITH (clock_type = "Global Clock");


--A1L43 is FX2_CLK~clkctrl at CLKCTRL_G0
A1L43 = cycloneii_clkctrl(.INCLK[0] = FX2_CLK) WITH (clock_type = "Global Clock");


--A1L78 is IFCLK~clkctrl at CLKCTRL_G2
A1L78 = cycloneii_clkctrl(.INCLK[0] = IFCLK) WITH (clock_type = "Global Clock");


--H1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~clkctrl at CLKCTRL_G7
H1L27 = cycloneii_clkctrl(.INCLK[0] = H1_rdaclr) WITH (clock_type = "Global Clock");


--LB1L40 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]~clkctrl at CLKCTRL_G6
LB1L40 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[8]) WITH (clock_type = "Global Clock");


--A1L733 is Tx_read_clock~clkctrl at CLKCTRL_G1
A1L733 = cycloneii_clkctrl(.INCLK[0] = Tx_read_clock) WITH (clock_type = "Global Clock");


--LB1L33 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl at CLKCTRL_G4
LB1L33 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[2]) WITH (clock_type = "Global Clock");


--A1L479 is Rx_register[0]~feeder at LCCOMB_X10_Y5_N12
A1L479 = A1L46;


--A1L481 is Rx_register[1]~feeder at LCCOMB_X10_Y6_N16
A1L481 = A1L48;


--A1L483 is Rx_register[2]~feeder at LCCOMB_X10_Y7_N22
A1L483 = A1L50;


--A1L485 is Rx_register[3]~feeder at LCCOMB_X10_Y5_N8
A1L485 = A1L52;


--A1L488 is Rx_register[5]~feeder at LCCOMB_X10_Y5_N16
A1L488 = A1L56;


--A1L490 is Rx_register[6]~feeder at LCCOMB_X10_Y5_N20
A1L490 = A1L58;


--A1L492 is Rx_register[7]~feeder at LCCOMB_X10_Y5_N0
A1L492 = A1L60;


--A1L494 is Rx_register[8]~feeder at LCCOMB_X10_Y7_N14
A1L494 = A1L62;


--A1L496 is Rx_register[9]~feeder at LCCOMB_X10_Y6_N30
A1L496 = A1L64;


--A1L498 is Rx_register[10]~feeder at LCCOMB_X10_Y5_N14
A1L498 = A1L66;


--A1L500 is Rx_register[11]~feeder at LCCOMB_X10_Y5_N30
A1L500 = A1L68;


--A1L502 is Rx_register[12]~feeder at LCCOMB_X10_Y7_N30
A1L502 = A1L70;


--A1L504 is Rx_register[13]~feeder at LCCOMB_X10_Y6_N14
A1L504 = A1L72;


--A1L506 is Rx_register[14]~feeder at LCCOMB_X10_Y7_N10
A1L506 = A1L74;


--N3L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11]~feeder at LCCOMB_X18_Y4_N28
N3L18 = U1_dffe8a[11];


--H1L81 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]~feeder at LCCOMB_X18_Y3_N0
H1L81 = Q1_power_modified_counter_values[6];


--H1L90 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]~feeder at LCCOMB_X18_Y3_N10
H1L90 = Q1_power_modified_counter_values[11];


--H1L86 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]~feeder at LCCOMB_X18_Y3_N16
H1L86 = Q1_power_modified_counter_values[9];


--H1L79 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]~feeder at LCCOMB_X18_Y3_N26
H1L79 = Q1_power_modified_counter_values[5];


--H1L83 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]~feeder at LCCOMB_X17_Y3_N30
H1L83 = Q1_power_modified_counter_values[7];


--H1L75 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]~feeder at LCCOMB_X18_Y3_N4
H1L75 = Q1_power_modified_counter_values[3];


--H1L77 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]~feeder at LCCOMB_X18_Y3_N22
H1L77 = Q1_power_modified_counter_values[4];


--H1L88 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]~feeder at LCCOMB_X17_Y4_N0
H1L88 = Q1_power_modified_counter_values[10];


--H1L73 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2]~feeder at LCCOMB_X17_Y2_N2
H1L73 = Q1_power_modified_counter_values[2];


--A1L936 is state_FX.1100~feeder at LCCOMB_X7_Y6_N30
A1L936 = A1L520;


--A1L938 is state_FX.1101~feeder at LCCOMB_X7_Y6_N28
A1L938 = state_FX.1100;


--A1L927 is state_FX.0101~feeder at LCCOMB_X10_Y7_N24
A1L927 = state_FX.0011;


--A1L517 is SLRD~reg0feeder at LCCOMB_X1_Y6_N16
A1L517 = A1L524;


--A1L513 is SLOE~reg0feeder at LCCOMB_X10_Y7_N20
A1L513 = A1L526;


--A1L38 is FIFO_ADR[1]~reg0feeder at LCCOMB_X7_Y6_N22
A1L38 = A1L527;


--N1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]~feeder at LCCOMB_X21_Y6_N24
N1L21 = H1_rdptr_g[11];


--Q1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff~feeder at LCCOMB_X15_Y3_N12
Q1L40 = Q1_parity;


--U1L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]~feeder at LCCOMB_X19_Y5_N22
U1L10 = H1_rdptr_g[5];


--U1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]~feeder at LCCOMB_X18_Y5_N22
U1L4 = H1_rdptr_g[1];


--U1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]~feeder at LCCOMB_X18_Y4_N8
U1L8 = H1_rdptr_g[4];


--A1L145 is I_PWM[5]~feeder at LCCOMB_X25_Y4_N18
A1L145 = S1_q_a[5];


--A1L237 is Left_PWM[5]~feeder at LCCOMB_X27_Y7_N4
A1L237 = S1_q_a[5];


--A1L434 is Right_PWM[5]~feeder at LCCOMB_X27_Y2_N4
A1L434 = S1_q_a[5];


--A1L235 is Left_PWM[4]~feeder at LCCOMB_X27_Y7_N0
A1L235 = S1_q_a[4];


--A1L432 is Right_PWM[4]~feeder at LCCOMB_X27_Y2_N10
A1L432 = S1_q_a[4];


--A1L147 is I_PWM[6]~feeder at LCCOMB_X26_Y7_N20
A1L147 = S1_q_a[6];


--A1L330 is Q_PWM[6]~feeder at LCCOMB_X24_Y5_N4
A1L330 = S1_q_a[6];


--A1L239 is Left_PWM[6]~feeder at LCCOMB_X27_Y7_N8
A1L239 = S1_q_a[6];


--A1L437 is Right_PWM[7]~feeder at LCCOMB_X27_Y2_N2
A1L437 = S1_q_a[7];


--A1L149 is I_PWM[7]~feeder at LCCOMB_X27_Y7_N12
A1L149 = S1_q_a[7];


--A1L241 is Left_PWM[7]~feeder at LCCOMB_X27_Y7_N14
A1L241 = S1_q_a[7];


--A1L142 is I_PWM[3]~feeder at LCCOMB_X24_Y4_N0
A1L142 = S1_q_a[3];


--A1L233 is Left_PWM[3]~feeder at LCCOMB_X27_Y7_N18
A1L233 = S1_q_a[3];


--A1L140 is I_PWM[2]~feeder at LCCOMB_X26_Y7_N22
A1L140 = S1_q_a[2];


--A1L325 is Q_PWM[2]~feeder at LCCOMB_X24_Y6_N28
A1L325 = S1_q_a[2];


--A1L429 is Right_PWM[2]~feeder at LCCOMB_X27_Y2_N12
A1L429 = S1_q_a[2];


--A1L427 is Right_PWM[1]~feeder at LCCOMB_X27_Y2_N18
A1L427 = S1_q_a[1];


--A1L138 is I_PWM[1]~feeder at LCCOMB_X26_Y7_N8
A1L138 = S1_q_a[1];


--A1L467 is Rx_control_1[1]~feeder at LCCOMB_X26_Y6_N0
A1L467 = S1_q_a[1];


--A1L322 is Q_PWM[0]~feeder at LCCOMB_X27_Y3_N8
A1L322 = S1_q_a[0];


--A1L425 is Right_PWM[0]~feeder at LCCOMB_X27_Y2_N6
A1L425 = S1_q_a[0];


--A1L136 is I_PWM[0]~feeder at LCCOMB_X26_Y7_N4
A1L136 = S1_q_a[0];


--B1L92 is I2SAudioOut:I2SAO|outbit_o~feeder at LCCOMB_X20_Y3_N2
B1L92 = B1L21;


--GB1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]~feeder at LCCOMB_X15_Y11_N4
GB1L23 = V1_delayed_wrptr_g[10];


--H1L56 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]~feeder at LCCOMB_X21_Y6_N22
H1L56 = K1_power_modified_counter_values[11];


--N2L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]~feeder at LCCOMB_X27_Y4_N20
N2L18 = T1_dffe6a[11];


--H1L49 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]~feeder at LCCOMB_X21_Y6_N6
H1L49 = K1_power_modified_counter_values[6];


--H1L41 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]~feeder at LCCOMB_X18_Y6_N24
H1L41 = K1_power_modified_counter_values[1];


--H1L46 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4]~feeder at LCCOMB_X21_Y6_N0
H1L46 = K1_power_modified_counter_values[4];


--H1L39 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0]~feeder at LCCOMB_X18_Y6_N0
H1L39 = K1_power_modified_counter_values[0];


--H1L43 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2]~feeder at LCCOMB_X20_Y6_N10
H1L43 = K1_power_modified_counter_values[2];


--H1L52 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8]~feeder at LCCOMB_X20_Y6_N12
H1L52 = K1_power_modified_counter_values[8];


--A1L451 is Right_PWM[15]~feeder at LCCOMB_X27_Y2_N8
A1L451 = S1_q_a[15];


--A1L344 is Q_PWM[15]~feeder at LCCOMB_X24_Y6_N22
A1L344 = S1_q_a[15];


--A1L449 is Right_PWM[14]~feeder at LCCOMB_X27_Y2_N28
A1L449 = S1_q_a[14];


--A1L342 is Q_PWM[14]~feeder at LCCOMB_X24_Y6_N26
A1L342 = S1_q_a[14];


--A1L162 is I_PWM[14]~feeder at LCCOMB_X25_Y4_N24
A1L162 = S1_q_a[14];


--A1L253 is Left_PWM[14]~feeder at LCCOMB_X24_Y3_N8
A1L253 = S1_q_a[14];


--A1L340 is Q_PWM[13]~feeder at LCCOMB_X24_Y5_N26
A1L340 = S1_q_a[13];


--A1L160 is I_PWM[13]~feeder at LCCOMB_X26_Y7_N30
A1L160 = S1_q_a[13];


--A1L460 is Rx_control_0[5]~feeder at LCCOMB_X22_Y4_N24
A1L460 = S1_q_a[13];


--A1L158 is I_PWM[12]~feeder at LCCOMB_X25_Y4_N22
A1L158 = S1_q_a[12];


--A1L446 is Right_PWM[12]~feeder at LCCOMB_X27_Y2_N16
A1L446 = S1_q_a[12];


--A1L250 is Left_PWM[12]~feeder at LCCOMB_X27_Y7_N16
A1L250 = S1_q_a[12];


--A1L444 is Right_PWM[11]~feeder at LCCOMB_X25_Y4_N16
A1L444 = S1_q_a[11];


--A1L457 is Rx_control_0[3]~feeder at LCCOMB_X21_Y5_N2
A1L457 = S1_q_a[11];


--A1L248 is Left_PWM[11]~feeder at LCCOMB_X27_Y7_N26
A1L248 = S1_q_a[11];


--A1L442 is Right_PWM[10]~feeder at LCCOMB_X27_Y2_N0
A1L442 = S1_q_a[10];


--A1L155 is I_PWM[10]~feeder at LCCOMB_X25_Y4_N12
A1L155 = S1_q_a[10];


--A1L336 is Q_PWM[10]~feeder at LCCOMB_X24_Y6_N24
A1L336 = S1_q_a[10];


--A1L455 is Rx_control_0[2]~feeder at LCCOMB_X21_Y5_N6
A1L455 = S1_q_a[10];


--A1L334 is Q_PWM[9]~feeder at LCCOMB_X24_Y6_N2
A1L334 = S1_q_a[9];


--A1L440 is Right_PWM[9]~feeder at LCCOMB_X25_Y4_N4
A1L440 = S1_q_a[9];


--A1L153 is I_PWM[9]~feeder at LCCOMB_X25_Y4_N20
A1L153 = S1_q_a[9];


--A1L245 is Left_PWM[9]~feeder at LCCOMB_X27_Y7_N30
A1L245 = S1_q_a[9];


--A1L243 is Left_PWM[8]~feeder at LCCOMB_X27_Y7_N6
A1L243 = S1_q_a[8];


--A1L151 is I_PWM[8]~feeder at LCCOMB_X25_Y4_N10
A1L151 = S1_q_a[8];


--H1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X21_Y5_N22
H1L4 = H1_wrptr_g[1];


--H1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X20_Y7_N8
H1L6 = H1_wrptr_g[2];


--H1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X21_Y7_N22
H1L8 = H1_wrptr_g[3];


--H1L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X21_Y7_N8
H1L11 = H1_wrptr_g[5];


--H1L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X21_Y5_N26
H1L13 = H1_wrptr_g[6];


--H1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X21_Y7_N24
H1L15 = H1_wrptr_g[7];


--H1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X20_Y7_N26
H1L17 = H1_wrptr_g[8];


--H1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9]~feeder at LCCOMB_X21_Y5_N12
H1L19 = H1_wrptr_g[9];


--H1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10]~feeder at LCCOMB_X19_Y6_N14
H1L21 = H1_wrptr_g[10];


--H1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11]~feeder at LCCOMB_X19_Y4_N30
H1L23 = H1_wrptr_g[11];


--A1L131 is I_Data_in[14]~feeder at LCCOMB_X26_Y4_N28
A1L131 = I_Data[14];


--A1L129 is I_Data_in[13]~feeder at LCCOMB_X26_Y4_N22
A1L129 = I_Data[13];


--A1L126 is I_Data_in[11]~feeder at LCCOMB_X26_Y4_N18
A1L126 = I_Data[11];


--A1L124 is I_Data_in[10]~feeder at LCCOMB_X26_Y4_N24
A1L124 = I_Data[10];


--A1L122 is I_Data_in[9]~feeder at LCCOMB_X26_Y4_N26
A1L122 = I_Data[9];


--A1L120 is I_Data_in[8]~feeder at LCCOMB_X26_Y4_N30
A1L120 = I_Data[8];


--A1L118 is I_Data_in[7]~feeder at LCCOMB_X26_Y5_N12
A1L118 = I_Data[7];


--A1L116 is I_Data_in[6]~feeder at LCCOMB_X26_Y5_N2
A1L116 = I_Data[6];


--A1L114 is I_Data_in[5]~feeder at LCCOMB_X26_Y5_N4
A1L114 = I_Data[5];


--A1L108 is I_Data_in[0]~feeder at LCCOMB_X26_Y5_N8
A1L108 = I_Data[0];


--A1L317 is Q_Data_in[14]~feeder at LCCOMB_X25_Y5_N28
A1L317 = Q_Data[14];


--A1L314 is Q_Data_in[12]~feeder at LCCOMB_X25_Y5_N20
A1L314 = Q_Data[12];


--A1L312 is Q_Data_in[11]~feeder at LCCOMB_X25_Y5_N18
A1L312 = Q_Data[11];


--A1L310 is Q_Data_in[10]~feeder at LCCOMB_X25_Y5_N24
A1L310 = Q_Data[10];


--A1L307 is Q_Data_in[8]~feeder at LCCOMB_X25_Y5_N30
A1L307 = Q_Data[8];


--A1L305 is Q_Data_in[7]~feeder at LCCOMB_X25_Y6_N6
A1L305 = Q_Data[7];


--A1L303 is Q_Data_in[6]~feeder at LCCOMB_X25_Y6_N0
A1L303 = Q_Data[6];


--A1L300 is Q_Data_in[4]~feeder at LCCOMB_X25_Y6_N8
A1L300 = Q_Data[4];


--A1L297 is Q_Data_in[2]~feeder at LCCOMB_X25_Y6_N2
A1L297 = Q_Data[2];


--A1L295 is Q_Data_in[1]~feeder at LCCOMB_X25_Y6_N4
A1L295 = Q_Data[1];


--A1L293 is Q_Data_in[0]~feeder at LCCOMB_X25_Y6_N14
A1L293 = Q_Data[0];


--B1L52 is I2SAudioOut:I2SAO|local_left_sample[6]~feeder at LCCOMB_X21_Y3_N30
B1L52 = Left_PWM[6];


--B1L39 is I2SAudioOut:I2SAO|bit_count[1]~feeder at LCCOMB_X21_Y3_N0
B1L39 = B1L32;


--B1L41 is I2SAudioOut:I2SAO|bit_count[2]~feeder at LCCOMB_X20_Y3_N6
B1L41 = B1L33;


--B1L58 is I2SAudioOut:I2SAO|local_left_sample[10]~feeder at LCCOMB_X21_Y3_N16
B1L58 = Left_PWM[10];


--B1L55 is I2SAudioOut:I2SAO|local_left_sample[8]~feeder at LCCOMB_X21_Y3_N20
B1L55 = Left_PWM[8];


--B1L48 is I2SAudioOut:I2SAO|local_left_sample[3]~feeder at LCCOMB_X19_Y3_N30
B1L48 = Left_PWM[3];


--B1L64 is I2SAudioOut:I2SAO|local_left_sample[14]~feeder at LCCOMB_X21_Y3_N24
B1L64 = Left_PWM[14];


--B1L61 is I2SAudioOut:I2SAO|local_left_sample[12]~feeder at LCCOMB_X21_Y3_N12
B1L61 = Left_PWM[12];


--B1L83 is I2SAudioOut:I2SAO|local_right_sample[10]~feeder at LCCOMB_X19_Y3_N16
B1L83 = Right_PWM[10];


--B1L71 is I2SAudioOut:I2SAO|local_right_sample[2]~feeder at LCCOMB_X19_Y3_N6
B1L71 = Right_PWM[2];


--B1L81 is I2SAudioOut:I2SAO|local_right_sample[9]~feeder at LCCOMB_X20_Y3_N0
B1L81 = Right_PWM[9];


--B1L88 is I2SAudioOut:I2SAO|local_right_sample[13]~feeder at LCCOMB_X19_Y3_N24
B1L88 = Right_PWM[13];


--B1L79 is I2SAudioOut:I2SAO|local_right_sample[8]~feeder at LCCOMB_X19_Y3_N8
B1L79 = Right_PWM[8];


--B1L85 is I2SAudioOut:I2SAO|local_right_sample[11]~feeder at LCCOMB_X19_Y3_N12
B1L85 = Right_PWM[11];


--B1L77 is I2SAudioOut:I2SAO|local_right_sample[7]~feeder at LCCOMB_X19_Y3_N20
B1L77 = Right_PWM[7];


--A1L950 is state_PWM.00110~feeder at LCCOMB_X27_Y8_N4
A1L950 = state_PWM.00101;


--A1L940 is state_FX.1110~feeder at LCCOMB_X7_Y6_N6
A1L940 = state_FX.1101;


--DB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]~feeder at LCCOMB_X12_Y10_N14
DB1L22 = JB1_dffe13a[10];


--V1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10]~feeder at LCCOMB_X12_Y10_N8
V1L19 = V1_wrptr_g[10];


--V1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9]~feeder at LCCOMB_X13_Y9_N0
V1L17 = V1_wrptr_g[9];


--DB2L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]~feeder at LCCOMB_X12_Y10_N2
DB2L19 = BB1_xor9;


--DB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]~feeder at LCCOMB_X12_Y10_N22
DB1L20 = BB2_xor9;


--V1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X18_Y10_N6
V1L15 = V1_wrptr_g[8];


--DB2L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]~feeder at LCCOMB_X12_Y10_N16
DB2L17 = BB1_xor8;


--DB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]~feeder at LCCOMB_X13_Y10_N8
DB1L18 = BB2_xor8;


--DB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7]~feeder at LCCOMB_X13_Y10_N22
DB1L16 = BB2_xor7;


--DB2L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]~feeder at LCCOMB_X12_Y10_N0
DB2L14 = BB1_xor6;


--DB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6]~feeder at LCCOMB_X13_Y10_N10
DB1L14 = BB2_xor6;


--DB2L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]~feeder at LCCOMB_X13_Y11_N16
DB2L12 = BB1_xor5;


--DB1L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]~feeder at LCCOMB_X13_Y10_N0
DB1L12 = BB2_xor5;


--V1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X19_Y11_N2
V1L10 = V1_wrptr_g[4];


--DB2L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4]~feeder at LCCOMB_X13_Y11_N0
DB2L10 = BB1_xor4;


--DB1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4]~feeder at LCCOMB_X12_Y11_N2
DB1L10 = BB2_xor4;


--V1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X14_Y11_N12
V1L8 = V1_wrptr_g[3];


--DB2L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]~feeder at LCCOMB_X13_Y11_N20
DB2L8 = BB1_xor3;


--DB1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3]~feeder at LCCOMB_X14_Y11_N28
DB1L8 = BB2_xor3;


--DB2L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]~feeder at LCCOMB_X13_Y11_N26
DB2L6 = BB1_xor2;


--DB1L6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]~feeder at LCCOMB_X14_Y11_N0
DB1L6 = BB2_xor2;


--V1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X20_Y11_N6
V1L5 = V1_wrptr_g[1];


--V1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X19_Y12_N6
V1L3 = V1_wrptr_g[0];


--DB2L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~feeder at LCCOMB_X13_Y11_N14
DB2L3 = BB1_xor0;


--DB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~feeder at LCCOMB_X12_Y11_N28
DB1L3 = BB2_xor0;


--A1L953 is state_PWM.01000~feeder at LCCOMB_X27_Y2_N22
A1L953 = state_PWM.00111;


--T1L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5]~feeder at LCCOMB_X21_Y6_N20
T1L11 = H1_delayed_wrptr_g[5];


--T1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1]~feeder at LCCOMB_X21_Y6_N2
T1L4 = H1_delayed_wrptr_g[1];


--T1L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4]~feeder at LCCOMB_X27_Y4_N14
T1L9 = H1_delayed_wrptr_g[4];


--T1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10]~feeder at LCCOMB_X20_Y6_N14
T1L17 = H1_delayed_wrptr_g[10];


--T1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[2]~feeder at LCCOMB_X20_Y6_N2
T1L6 = H1_delayed_wrptr_g[2];


--A1L105 is I_Data[15]~feeder at LCCOMB_X27_Y5_N26
A1L105 = I_PWM[15];


--A1L101 is I_Data[12]~feeder at LCCOMB_X27_Y4_N12
A1L101 = I_PWM[12];


--A1L99 is I_Data[11]~feeder at LCCOMB_X27_Y6_N18
A1L99 = I_PWM[11];


--A1L96 is I_Data[9]~feeder at LCCOMB_X27_Y4_N28
A1L96 = I_PWM[9];


--A1L94 is I_Data[8]~feeder at LCCOMB_X27_Y4_N24
A1L94 = I_PWM[8];


--A1L92 is I_Data[7]~feeder at LCCOMB_X27_Y5_N30
A1L92 = I_PWM[7];


--A1L89 is I_Data[5]~feeder at LCCOMB_X27_Y5_N22
A1L89 = I_PWM[5];


--A1L87 is I_Data[4]~feeder at LCCOMB_X27_Y5_N0
A1L87 = I_PWM[4];


--A1L83 is I_Data[1]~feeder at LCCOMB_X27_Y6_N14
A1L83 = I_PWM[1];


--A1L81 is I_Data[0]~feeder at LCCOMB_X27_Y6_N10
A1L81 = I_PWM[0];


--A1L290 is Q_Data[15]~feeder at LCCOMB_X24_Y6_N16
A1L290 = Q_PWM[15];


--A1L288 is Q_Data[14]~feeder at LCCOMB_X24_Y6_N10
A1L288 = Q_PWM[14];


--A1L286 is Q_Data[13]~feeder at LCCOMB_X27_Y6_N16
A1L286 = Q_PWM[13];


--A1L283 is Q_Data[11]~feeder at LCCOMB_X24_Y6_N8
A1L283 = Q_PWM[11];


--A1L281 is Q_Data[10]~feeder at LCCOMB_X24_Y5_N14
A1L281 = Q_PWM[10];


--A1L279 is Q_Data[9]~feeder at LCCOMB_X27_Y6_N30
A1L279 = Q_PWM[9];


--A1L277 is Q_Data[8]~feeder at LCCOMB_X27_Y6_N0
A1L277 = Q_PWM[8];


--A1L275 is Q_Data[7]~feeder at LCCOMB_X24_Y6_N14
A1L275 = Q_PWM[7];


--A1L273 is Q_Data[6]~feeder at LCCOMB_X27_Y6_N12
A1L273 = Q_PWM[6];


--A1L271 is Q_Data[5]~feeder at LCCOMB_X24_Y6_N20
A1L271 = Q_PWM[5];


--A1L269 is Q_Data[4]~feeder at LCCOMB_X27_Y6_N28
A1L269 = Q_PWM[4];


--A1L267 is Q_Data[3]~feeder at LCCOMB_X24_Y6_N30
A1L267 = Q_PWM[3];


--A1L265 is Q_Data[2]~feeder at LCCOMB_X27_Y6_N6
A1L265 = Q_PWM[2];


--A1L263 is Q_Data[1]~feeder at LCCOMB_X27_Y6_N24
A1L263 = Q_PWM[1];


--A1L261 is Q_Data[0]~feeder at LCCOMB_X27_Y6_N22
A1L261 = Q_PWM[0];


--B1L27 is I2SAudioOut:I2SAO|TLV_state.000~feeder at LCCOMB_X20_Y5_N30
B1L27 = B1L24;


--A1L955 is state_PWM.01001~feeder at LCCOMB_X27_Y2_N24
A1L955 = state_PWM.01000;


--JB1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]~feeder at LCCOMB_X15_Y10_N22
JB1L10 = V1_rdptr_g[4];


--JB1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]~feeder at LCCOMB_X14_Y11_N26
JB1L19 = V1_rdptr_g[10];


--JB1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]~feeder at LCCOMB_X15_Y10_N28
JB1L17 = V1_rdptr_g[9];


--JB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]~feeder at LCCOMB_X15_Y10_N26
JB1L3 = V1_rdptr_g[0];


--JB1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]~feeder at LCCOMB_X13_Y10_N20
JB1L13 = V1_rdptr_g[6];


--JB1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]~feeder at LCCOMB_X14_Y11_N4
JB1L8 = V1_rdptr_g[3];


--JB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]~feeder at LCCOMB_X14_Y11_N8
JB1L5 = V1_rdptr_g[1];


--V1L65 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]~feeder at LCCOMB_X13_Y11_N24
V1L65 = AB1_power_modified_counter_values[2];


--V1L68 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]~feeder at LCCOMB_X12_Y10_N20
V1L68 = AB1_power_modified_counter_values[4];


--V1L78 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]~feeder at LCCOMB_X12_Y10_N18
V1L78 = AB1_power_modified_counter_values[10];


--V1L76 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]~feeder at LCCOMB_X12_Y10_N6
V1L76 = AB1_power_modified_counter_values[9];


--V1L72 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]~feeder at LCCOMB_X12_Y10_N10
V1L72 = AB1_power_modified_counter_values[6];


--V1L63 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]~feeder at LCCOMB_X13_Y11_N8
V1L63 = AB1_power_modified_counter_values[1];


--V1L70 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]~feeder at LCCOMB_X13_Y11_N22
V1L70 = AB1_power_modified_counter_values[5];


--V1L34 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]~feeder at LCCOMB_X15_Y10_N10
V1L34 = X1_power_modified_counter_values[0];


--V1L36 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]~feeder at LCCOMB_X15_Y11_N2
V1L36 = X1_power_modified_counter_values[1];


--V1L39 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]~feeder at LCCOMB_X15_Y11_N22
V1L39 = X1_power_modified_counter_values[3];


--V1L41 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]~feeder at LCCOMB_X15_Y10_N12
V1L41 = X1_power_modified_counter_values[4];


--V1L43 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5]~feeder at LCCOMB_X15_Y11_N10
V1L43 = X1_power_modified_counter_values[5];


--V1L46 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]~feeder at LCCOMB_X15_Y10_N24
V1L46 = X1_power_modified_counter_values[7];


--V1L50 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]~feeder at LCCOMB_X15_Y11_N30
V1L50 = X1_power_modified_counter_values[10];


--A1L932 is state_FX.1001~feeder at LCCOMB_X7_Y6_N14
A1L932 = state_FX.1000;


--JB1L36 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]~feeder at LCCOMB_X13_Y10_N18
JB1L36 = JB1_dffe12a[10];


--JB1L34 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]~feeder at LCCOMB_X15_Y10_N20
JB1L34 = JB1_dffe12a[9];


--JB1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]~feeder at LCCOMB_X13_Y10_N2
JB1L31 = JB1_dffe12a[7];


--JB1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]~feeder at LCCOMB_X15_Y10_N30
JB1L27 = JB1_dffe12a[4];


--JB1L25 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]~feeder at LCCOMB_X14_Y11_N20
JB1L25 = JB1_dffe12a[3];


--N4L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10]~feeder at LCCOMB_X18_Y5_N16
N4L19 = L3_xor10;


--N4L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]~feeder at LCCOMB_X18_Y4_N4
N4L17 = L3_xor9;


--N3L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8]~feeder at LCCOMB_X18_Y4_N24
N3L14 = L4_xor8;


--N4L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7]~feeder at LCCOMB_X19_Y3_N26
N4L14 = L3_xor7;


--N3L12 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7]~feeder at LCCOMB_X17_Y4_N20
N3L12 = L4_xor7;


--N4L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5]~feeder at LCCOMB_X19_Y3_N4
N4L11 = L3_xor5;


--N3L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5]~feeder at LCCOMB_X18_Y4_N30
N3L9 = L4_xor5;


--N4L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4]~feeder at LCCOMB_X19_Y2_N4
N4L9 = L3_xor4;


--N4L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2]~feeder at LCCOMB_X19_Y2_N2
N4L6 = L3_xor2;


--N4L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1]~feeder at LCCOMB_X19_Y2_N20
N4L4 = L3_xor1;


--N3L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1]~feeder at LCCOMB_X17_Y4_N2
N3L4 = L4_xor1;


--A1L957 is state_PWM.01010~feeder at LCCOMB_X24_Y4_N8
A1L957 = state_PWM.01001;


--GB1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]~feeder at LCCOMB_X19_Y11_N6
GB1L31 = GB1_dffe7a[4];


--GB1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3]~feeder at LCCOMB_X14_Y11_N14
GB1L29 = GB1_dffe7a[3];


--A1L818 is q[9]~feeder at LCCOMB_X12_Y6_N30
A1L818 = q[8];


--A1L850 is register[8]~feeder at LCCOMB_X13_Y8_N0
A1L850 = A1L579;


--A1L820 is q[10]~feeder at LCCOMB_X12_Y6_N10
A1L820 = q[9];


--A1L822 is q[11]~feeder at LCCOMB_X12_Y6_N8
A1L822 = q[10];


--A1L862 is register[10]~feeder at LCCOMB_X13_Y6_N28
A1L862 = A1L586;


--A1L824 is q[12]~feeder at LCCOMB_X12_Y6_N28
A1L824 = q[11];


--A1L864 is register[11]~feeder at LCCOMB_X12_Y6_N6
A1L864 = A1L589;


--A1L866 is register[12]~feeder at LCCOMB_X13_Y6_N6
A1L866 = A1L592;


--A1L827 is q[14]~feeder at LCCOMB_X12_Y6_N0
A1L827 = q[13];


--A1L868 is register[13]~feeder at LCCOMB_X12_Y6_N26
A1L868 = A1L595;


--A1L870 is register[14]~feeder at LCCOMB_X13_Y6_N18
A1L870 = A1L598;


--A1L872 is register[15]~feeder at LCCOMB_X13_Y8_N28
A1L872 = A1L609;


--GB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]~feeder at LCCOMB_X19_Y11_N10
GB1L11 = V1_delayed_wrptr_g[4];


--GB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]~feeder at LCCOMB_X17_Y10_N0
GB1L7 = V1_delayed_wrptr_g[2];


--GB1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]~feeder at LCCOMB_X18_Y10_N0
GB1L19 = V1_delayed_wrptr_g[8];


--GB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]~feeder at LCCOMB_X19_Y12_N16
GB1L3 = V1_delayed_wrptr_g[0];


--GB1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9]~feeder at LCCOMB_X13_Y9_N4
GB1L21 = V1_delayed_wrptr_g[9];


--GB1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]~feeder at LCCOMB_X17_Y12_N16
GB1L17 = V1_delayed_wrptr_g[7];


--GB1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]~feeder at LCCOMB_X14_Y11_N30
GB1L15 = V1_delayed_wrptr_g[6];


--GB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]~feeder at LCCOMB_X20_Y11_N18
GB1L5 = V1_delayed_wrptr_g[1];


--GB1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]~feeder at LCCOMB_X14_Y11_N10
GB1L9 = V1_delayed_wrptr_g[3];


--GB1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5]~feeder at LCCOMB_X18_Y12_N16
GB1L13 = V1_delayed_wrptr_g[5];


--A1L704 is Tx_q[1]~feeder at LCCOMB_X12_Y7_N22
A1L704 = Tx_q[0];


--A1L674 is Tx_data[0]~feeder at LCCOMB_X13_Y7_N22
A1L674 = Tx_q[0];


--A1L3 is AD_state[0]~feeder at LCCOMB_X14_Y6_N4
A1L3 = A1L617;


--A1L11 is AD_state[2]~feeder at LCCOMB_X15_Y6_N18
A1L11 = A1L620;


--A1L16 is AD_state[5]~feeder at LCCOMB_X15_Y5_N8
A1L16 = A1L623;


--A1L5 is AD_state[1]~feeder at LCCOMB_X14_Y6_N2
A1L5 = A1L629;


--A1L18 is AD_state[6]~feeder at LCCOMB_X13_Y5_N8
A1L18 = A1L20;


--A1L706 is Tx_q[2]~feeder at LCCOMB_X12_Y7_N24
A1L706 = Tx_q[1];


--A1L676 is Tx_data[1]~feeder at LCCOMB_X13_Y7_N24
A1L676 = Tx_q[1];


--A1L708 is Tx_q[3]~feeder at LCCOMB_X12_Y7_N28
A1L708 = Tx_q[2];


--A1L678 is Tx_data[2]~feeder at LCCOMB_X13_Y7_N16
A1L678 = Tx_q[2];


--A1L710 is Tx_q[4]~feeder at LCCOMB_X12_Y7_N18
A1L710 = Tx_q[3];


--A1L680 is Tx_data[3]~feeder at LCCOMB_X13_Y7_N28
A1L680 = Tx_q[3];


--A1L682 is Tx_data[4]~feeder at LCCOMB_X13_Y7_N26
A1L682 = Tx_q[4];


--A1L712 is Tx_q[5]~feeder at LCCOMB_X13_Y7_N0
A1L712 = Tx_q[4];


--A1L684 is Tx_data[5]~feeder at LCCOMB_X13_Y7_N20
A1L684 = Tx_q[5];


--A1L714 is Tx_q[6]~feeder at LCCOMB_X13_Y7_N10
A1L714 = Tx_q[5];


--A1L686 is Tx_data[6]~feeder at LCCOMB_X13_Y7_N2
A1L686 = Tx_q[6];


--A1L716 is Tx_q[7]~feeder at LCCOMB_X13_Y7_N14
A1L716 = Tx_q[6];


--A1L688 is Tx_data[7]~feeder at LCCOMB_X13_Y7_N12
A1L688 = Tx_q[7];


--A1L719 is Tx_q[9]~feeder at LCCOMB_X12_Y7_N20
A1L719 = Tx_q[8];


--F1L68 is debounce:de_PTT|pb_history[3]~feeder at LCCOMB_X21_Y8_N6
F1L68 = F1_pb_history[2];


--A1L721 is Tx_q[10]~feeder at LCCOMB_X12_Y7_N26
A1L721 = Tx_q[9];


--A1L723 is Tx_q[11]~feeder at LCCOMB_X12_Y7_N8
A1L723 = Tx_q[10];


--A1L692 is Tx_data[10]~feeder at LCCOMB_X13_Y7_N4
A1L692 = Tx_q[10];


--A1L725 is Tx_q[12]~feeder at LCCOMB_X12_Y7_N14
A1L725 = Tx_q[11];


--A1L727 is Tx_q[13]~feeder at LCCOMB_X12_Y7_N30
A1L727 = Tx_q[12];


--A1L695 is Tx_data[12]~feeder at LCCOMB_X14_Y7_N20
A1L695 = Tx_q[12];


--A1L729 is Tx_q[14]~feeder at LCCOMB_X12_Y7_N12
A1L729 = Tx_q[13];


--A1L731 is Tx_q[15]~feeder at LCCOMB_X12_Y7_N6
A1L731 = Tx_q[14];


--A1L698 is Tx_data[14]~feeder at LCCOMB_X13_Y7_N6
A1L698 = Tx_q[14];


--A1L702 is Tx_q[0]~feeder at LCCOMB_X12_Y7_N16
A1L702 = CDOUT;


--A1L640 is TX_state[1]~feeder at LCCOMB_X14_Y7_N26
A1L640 = A1L632;


--A1L638 is TX_state[0]~feeder at LCCOMB_X14_Y7_N12
A1L638 = A1L635;


--N1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8]~feeder at LCCOMB_X20_Y6_N18
N1L15 = L1_xor8;


--N1L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]~feeder at LCCOMB_X18_Y6_N22
N1L9 = L1_xor4;


--N2L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]~feeder at LCCOMB_X24_Y7_N30
N2L6 = L2_xor2;


--N1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]~feeder at LCCOMB_X20_Y6_N28
N1L6 = L1_xor2;


--N2L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1]~feeder at LCCOMB_X27_Y4_N26
N2L4 = L2_xor1;


--N1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]~feeder at LCCOMB_X18_Y6_N16
N1L4 = L1_xor1;


--N2L12 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]~feeder at LCCOMB_X27_Y4_N10
N2L12 = L2_xor7;


--N1L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]~feeder at LCCOMB_X20_Y6_N26
N1L13 = L1_xor7;


--N2L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9]~feeder at LCCOMB_X27_Y4_N4
N2L15 = L2_xor9;


--N1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]~feeder at LCCOMB_X27_Y3_N0
N1L17 = L1_xor9;


--N1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]~feeder at LCCOMB_X27_Y4_N8
N1L19 = L1_xor10;


--F1L65 is debounce:de_PTT|pb_history[1]~feeder at LCCOMB_X21_Y8_N16
F1L65 = F1_pb_history[0];


--A1L923 is state_FX.0001~feeder at LCCOMB_X10_Y7_N8
A1L923 = A1L922;


--H1L70 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~feeder at LCCOMB_X17_Y4_N8
H1L70 = H1L69;


--V1L61 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~feeder at LCCOMB_X14_Y12_N16
V1L61 = V1L60;


--A1L901 is rx_avail[5]~feeder at LCCOMB_X17_Y6_N12
A1L901 = A1L900;


--A1L904 is rx_avail[6]~feeder at LCCOMB_X17_Y6_N20
A1L904 = A1L903;


--A1L907 is rx_avail[7]~feeder at LCCOMB_X17_Y6_N16
A1L907 = A1L906;


--A1L910 is rx_avail[8]~feeder at LCCOMB_X17_Y6_N22
A1L910 = A1L909;


--A1L913 is rx_avail[9]~feeder at LCCOMB_X17_Y6_N24
A1L913 = A1L912;


--A1L916 is rx_avail[10]~feeder at LCCOMB_X17_Y6_N4
A1L916 = A1L915;


--A1L919 is rx_avail[11]~feeder at LCCOMB_X15_Y6_N10
A1L919 = A1L918;


--H1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr~feeder at LCCOMB_X27_Y4_N16
H1L25 = VCC;


--H1L28 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~feeder at LCCOMB_X27_Y6_N2
H1L28 = VCC;


--V1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr~feeder at LCCOMB_X18_Y11_N6
V1L21 = VCC;


--V1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr~feeder at LCCOMB_X18_Y11_N2
V1L23 = VCC;


