<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Pipeline.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Pipeline.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Pipeline.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Pipeline.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pipeline.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pipeline.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Pipeline.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Pipeline.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pipeline_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pipeline_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Pipeline_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_CaseManager_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_CaseManager_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_FirstStageTOP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_FirstStageTOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_FirstStageTOP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_FirstStageTOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1684917956" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1684917956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684918453" xil_pn:in_ck="-5136945071091502766" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1684918453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CaseManager.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="FirstStageTOP.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="Normalizer.vhd"/>
      <outfile xil_pn:name="OpPicker.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="SecondStageTOP.vhd"/>
      <outfile xil_pn:name="ShifterL.vhd"/>
      <outfile xil_pn:name="ShifterR.vhd"/>
      <outfile xil_pn:name="SpecialOutput.vhd"/>
      <outfile xil_pn:name="TB_CaseManager.vhd"/>
      <outfile xil_pn:name="TB_Comparator.vhd"/>
      <outfile xil_pn:name="TB_FirstStageTOP.vhd"/>
      <outfile xil_pn:name="TB_Normalizer.vhd"/>
      <outfile xil_pn:name="ThirdStageTOP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1684918453" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="641377803317213210" xil_pn:start_ts="1684918453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684918453" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8595432441981091688" xil_pn:start_ts="1684918453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684917956" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8802210316638458921" xil_pn:start_ts="1684917956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684918453" xil_pn:in_ck="-5136945071091502766" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1684918453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CaseManager.vhd"/>
      <outfile xil_pn:name="Comparator.vhd"/>
      <outfile xil_pn:name="EightBitComparator.vhd"/>
      <outfile xil_pn:name="FirstStageTOP.vhd"/>
      <outfile xil_pn:name="FourBitComparator.vhd"/>
      <outfile xil_pn:name="FullAdder.vhd"/>
      <outfile xil_pn:name="MantissaComparator.vhd"/>
      <outfile xil_pn:name="Normalizer.vhd"/>
      <outfile xil_pn:name="OpPicker.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="ReversePriorityEncoder.vhd"/>
      <outfile xil_pn:name="SecondStageTOP.vhd"/>
      <outfile xil_pn:name="ShifterL.vhd"/>
      <outfile xil_pn:name="ShifterR.vhd"/>
      <outfile xil_pn:name="SpecialOutput.vhd"/>
      <outfile xil_pn:name="TB_CaseManager.vhd"/>
      <outfile xil_pn:name="TB_Comparator.vhd"/>
      <outfile xil_pn:name="TB_FirstStageTOP.vhd"/>
      <outfile xil_pn:name="TB_Normalizer.vhd"/>
      <outfile xil_pn:name="ThirdStageTOP.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1684940513" xil_pn:in_ck="-5136945071091502766" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2295965700058951276" xil_pn:start_ts="1684940510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_FirstStageTOP_beh.prj"/>
      <outfile xil_pn:name="TB_FirstStageTOP_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1684940513" xil_pn:in_ck="4949549396152033966" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1204101766865162145" xil_pn:start_ts="1684940513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_FirstStageTOP_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2581106074004351828" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8802210316638458921" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8761345901945397138" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684340333" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7129093844182149217" xil_pn:start_ts="1684340333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1684753595" xil_pn:in_ck="-1590660469828673283" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6250450539846377616" xil_pn:start_ts="1684753583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Pipeline.lso"/>
      <outfile xil_pn:name="Pipeline.ngc"/>
      <outfile xil_pn:name="Pipeline.ngr"/>
      <outfile xil_pn:name="Pipeline.prj"/>
      <outfile xil_pn:name="Pipeline.stx"/>
      <outfile xil_pn:name="Pipeline.syr"/>
      <outfile xil_pn:name="Pipeline.xst"/>
      <outfile xil_pn:name="Pipeline_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
