#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
#OS: Linux 
#Hostname: rochor-Swift-SF315-51G

# Thu Mar 26 14:26:51 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v" (library work)
@I::"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v" (library work)
Verilog syntax check successful!
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v":1:7:1:13|Synthesizing module instRom in library work.
Running optimization stage 1 on instRom .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":1:7:1:9|Synthesizing module cpu in library work.
@W: CG532 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":46:2:46:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":45:10:45:11|Object ha is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on cpu .......
@N: CG364 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[7] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[6] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[5] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[4] is always 0.
@N: CL189 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Register bit cpu_din[3] is always 0.
@W: CL279 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":21:2:21:7|Pruning register bits 7 to 3 of cpu_din[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on top .......
@N: CL159 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/top.v":4:10:4:16|Input buttonB is unused.
Running optimization stage 2 on cpu .......
@N: CL159 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":3:10:3:12|Input rst is unused.
Running optimization stage 2 on instRom .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 176MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Mar 26 14:26:54 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 14:26:54 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 55MB peak: 55MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Mar 26 14:26:54 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:31:06

@N|Running in 64-bit mode
File /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 26 14:26:56 2020

###########################################################]
# Thu Mar 26 14:26:56 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@A: MF827 |No constraint file specified.
@L: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt 
Printing clock  summary report in "/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 244MB peak: 244MB)

@N: FX493 |Applying initial value "1" on instance led_B.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance led_G.
@N: FX493 |Applying initial value "1" on instance led_R.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance read (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)



Clock Summary
******************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       top|clk     84.3 MHz      11.859        inferred     Autoconstr_clkgroup_0     159  
==============================================================================================



Clock Load Summary
***********************

            Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example        Seq Example       Comb Example 
--------------------------------------------------------------------------------------
top|clk     159       clk(port)     cpu_din[2:0].C     -                 -            
======================================================================================

@W: MT529 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Found inferred clock top|clk which controls 159 sequential elements including cpu_instance.ir_addr[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 159 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   159        led_R          
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/Test_CPU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 327MB peak: 327MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 26 14:26:58 2020

###########################################################]
# Thu Mar 26 14:26:58 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/SynplifyPro
OS: Linux Mint 19.3
Hostname: rochor-Swift-SF315-51G
max virtual memory: unlimited (bytes)
max user processes: 31116
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:27:53


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 219MB peak: 219MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 220MB peak: 220MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 241MB peak: 241MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[15][7:0] because it is equivalent to instance cpu_instance.rf_wdata[14][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[14][7:0] because it is equivalent to instance cpu_instance.rf_wdata[13][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[13][7:0] because it is equivalent to instance cpu_instance.rf_wdata[12][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[12][7:0] because it is equivalent to instance cpu_instance.rf_wdata[11][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[11][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[9][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata[8][7:0] because it is equivalent to instance cpu_instance.rf_wdata[10][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[3] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[4] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[5] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[6] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance dout[7] (in view: work.cpu(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][0] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][1] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][2] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][3] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][4] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][5] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][6] (in view: work.cpu(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance rf_wdata\[10\][7] (in view: work.cpu(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 324MB peak: 324MB)

@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][0] because it is equivalent to instance cpu_instance.rf_wdata[5][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][0] because it is equivalent to instance cpu_instance.rf_wdata[5][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][1] because it is equivalent to instance cpu_instance.rf_wdata[5][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][1] because it is equivalent to instance cpu_instance.rf_wdata[5][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][2] because it is equivalent to instance cpu_instance.rf_wdata[5][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][2] because it is equivalent to instance cpu_instance.rf_wdata[5][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][3] because it is equivalent to instance cpu_instance.rf_wdata[5][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][3] because it is equivalent to instance cpu_instance.rf_wdata[5][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][4] because it is equivalent to instance cpu_instance.rf_wdata[5][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][4] because it is equivalent to instance cpu_instance.rf_wdata[5][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][5] because it is equivalent to instance cpu_instance.rf_wdata[6][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][5] because it is equivalent to instance cpu_instance.rf_wdata[5][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][6] because it is equivalent to instance cpu_instance.rf_wdata[6][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][6] because it is equivalent to instance cpu_instance.rf_wdata[5][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[7][7] because it is equivalent to instance cpu_instance.rf_wdata[6][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing instance cpu_instance.rf_wdata[6][7] because it is equivalent to instance cpu_instance.rf_wdata[5][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[5\][2] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 325MB peak: 325MB)

@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[1\][5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Removing sequential instance cpu_instance.rf_wdata\[3\][5] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 329MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 335MB peak: 335MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 335MB peak: 335MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 335MB peak: 335MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 350MB peak: 350MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -6.15ns		 294 /        64
   2		0h:00m:02s		    -6.15ns		 289 /        64
   3		0h:00m:02s		    -4.97ns		 290 /        64
   4		0h:00m:02s		    -5.23ns		 291 /        64
   5		0h:00m:02s		    -4.97ns		 291 /        64
   6		0h:00m:02s		    -4.99ns		 290 /        64
   7		0h:00m:02s		    -4.99ns		 290 /        64
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/instRom.v":36:6:36:6|Replicating instance cpu_instance.iR.un1_m2_e (in view: work.top(verilog)) with 34 loads 1 time to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[3] (in view: work.top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[1] (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[0] (in view: work.top(verilog)) with 23 loads 2 times to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[2] (in view: work.top(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[7] (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[3] (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[6] (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[4] (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.g0 (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[5] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":78:4:78:7|Replicating instance cpu_instance.rf_wdata\[10\]_26_11[0] (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 20 LUTs via timing driven replication

   8		0h:00m:03s		    -3.76ns		 322 /        69
   9		0h:00m:03s		    -4.31ns		 321 /        69
  10		0h:00m:03s		    -3.93ns		 322 /        69
  11		0h:00m:03s		    -4.19ns		 323 /        69
  12		0h:00m:03s		    -3.96ns		 323 /        69

@N: FX271 :"/home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/src/cpu.v":67:2:67:7|Replicating instance cpu_instance.ir_addr[6] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  13		0h:00m:03s		    -3.12ns		 335 /        70
  14		0h:00m:04s		    -3.81ns		 335 /        70
  15		0h:00m:04s		    -3.50ns		 336 /        70
  16		0h:00m:04s		    -3.59ns		 336 /        70
  17		0h:00m:04s		    -3.59ns		 336 /        70

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 350MB peak: 350MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 350MB peak: 350MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 350MB peak: 350MB)

Writing Analyst data base /home/rochor/APPLICATIONS/Gowin_V1.9.2.02Beta/FPGA_Projects/Test_CPU/impl/synthesize/rev_1/synwork/Test_CPU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 350MB peak: 350MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 350MB peak: 350MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 350MB peak: 350MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 350MB peak: 350MB)

@W: MT420 |Found inferred clock top|clk with period 17.62ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Mar 26 14:27:04 2020
#


Top view:               top
Requested Frequency:    56.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.110

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk            56.7 MHz      48.2 MHz      17.623        20.733        -3.110     inferred     Autoconstr_clkgroup_0
System             100.0 MHz     NA            10.000        NA            16.469     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    top|clk  |  17.623      16.469  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   System   |  17.623      16.235  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk   top|clk  |  17.623      -3.110  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                           Arrival           
Instance                         Reference     Type     Pin     Net                 Time        Slack 
                                 Clock                                                                
------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]          top|clk       DFF      Q       ir_addr[7]          0.367       -3.110
cpu_instance.ir_addr[5]          top|clk       DFF      Q       ir_addr[5]          0.367       -3.043
cpu_instance.ir_addr_fast[1]     top|clk       DFF      Q       ir_addr_fast[1]     0.367       -2.833
cpu_instance.ir_addr_fast[6]     top|clk       DFF      Q       ir_addr_fast[6]     0.367       -2.637
cpu_instance.ir_addr_fast[3]     top|clk       DFF      Q       ir_addr_fast[3]     0.367       -2.509
cpu_instance.ir_addr[6]          top|clk       DFF      Q       ir_addr[6]          0.367       -2.498
cpu_instance.ir_addr_fast[0]     top|clk       DFF      Q       ir_addr_fast[0]     0.367       -2.498
cpu_instance.ir_addr[4]          top|clk       DFF      Q       ir_addr[4]          0.367       -2.397
cpu_instance.ir_addr_fast[2]     top|clk       DFF      Q       ir_addr_fast[2]     0.367       -2.288
cpu_instance.ir_addr_0_rep1      top|clk       DFF      Q       ir_addr_0_rep1      0.367       -1.707
======================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                   Required           
Instance                          Reference     Type     Pin     Net                         Time         Slack 
                                  Clock                                                                         
----------------------------------------------------------------------------------------------------------------
cpu_instance.rf_wdata\[1\][6]     top|clk       DFFE     D       rf_wdata\[1\]_26_6_rep1     17.490       -3.110
cpu_instance.rf_wdata\[2\][6]     top|clk       DFFE     D       rf_wdata\[1\]_26_6_rep2     17.490       -3.110
cpu_instance.rf_wdata\[3\][6]     top|clk       DFFE     D       rf_wdata\[1\]_26_6_rep3     17.490       -3.110
cpu_instance.rf_wdata\[4\][6]     top|clk       DFFE     D       rf_wdata\[10\]_26_11[6]     17.490       -3.110
cpu_instance.rf_wdata\[1\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26_7_rep1     17.490       -2.890
cpu_instance.rf_wdata\[2\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26_7_rep2     17.490       -2.890
cpu_instance.rf_wdata\[3\][7]     top|clk       DFFE     D       rf_wdata\[1\]_26_7_rep3     17.490       -2.890
cpu_instance.rf_wdata\[4\][7]     top|clk       DFFE     D       rf_wdata\[10\]_26_11[7]     17.490       -2.890
cpu_instance.rf_wdata\[1\][0]     top|clk       DFFE     D       rf_wdata\[1\]_26_0_rep1     17.490       -2.635
cpu_instance.rf_wdata\[2\][0]     top|clk       DFFE     D       rf_wdata\[1\]_26_0_rep2     17.490       -2.635
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      20.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.110

    Number of logic level(s):                12
    Starting point:                          cpu_instance.ir_addr[7] / Q
    Ending point:                            cpu_instance.rf_wdata\[4\][6] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]                      DFF      Q        Out     0.367     0.367       -         
ir_addr[7]                                   Net      -        -       1.021     -           10        
cpu_instance.iR.N_134_i_sx_1                 LUT4     I1       In      -         1.388       -         
cpu_instance.iR.N_134_i_sx_1                 LUT4     F        Out     1.099     2.487       -         
N_134_i_sx_1                                 Net      -        -       0.766     -           1         
cpu_instance.iR.N_134_i                      LUT4     I0       In      -         3.253       -         
cpu_instance.iR.N_134_i                      LUT4     F        Out     1.032     4.285       -         
N_134_i                                      Net      -        -       1.082     -           20        
cpu_instance.un4_address_1[4]                LUT4     I0       In      -         5.367       -         
cpu_instance.un4_address_1[4]                LUT4     F        Out     1.032     6.399       -         
N_330                                        Net      -        -       0.766     -           1         
cpu_instance.un4_address_3[4]                LUT4     I0       In      -         7.164       -         
cpu_instance.un4_address_3[4]                LUT4     F        Out     1.032     8.196       -         
N_346                                        Net      -        -       1.021     -           4         
cpu_instance.N_34_i                          LUT4     I1       In      -         9.217       -         
cpu_instance.N_34_i                          LUT4     F        Out     1.099     10.316      -         
N_34_i                                       Net      -        -       1.021     -           4         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     I0       In      -         11.337      -         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     F        Out     1.032     12.369      -         
un285_rf_wdata_axb_4_lofx                    Net      -        -       1.021     -           1         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      I0       In      -         13.390      -         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      COUT     Out     0.958     14.348      -         
un285_rf_wdata_cry_4                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      CIN      In      -         14.348      -         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      COUT     Out     0.057     14.405      -         
un285_rf_wdata_cry_5                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      CIN      In      -         14.405      -         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      SUM      Out     0.563     14.968      -         
un285_rf_wdata_cry_6_0_SUM                   Net      -        -       1.021     -           1         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     I1       In      -         15.989      -         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     F        Out     1.099     17.088      -         
rf_wdata\[10\]_26_11_d_d[6]                  Net      -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     I1       In      -         17.854      -         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     F        Out     1.099     18.953      -         
rf_wdata\[10\]_26_11_1[6]                    Net      -        -       1.021     -           4         
cpu_instance.rf_wdata\[10\]_26_11[6]         LUT4     I3       In      -         19.974      -         
cpu_instance.rf_wdata\[10\]_26_11[6]         LUT4     F        Out     0.626     20.600      -         
rf_wdata\[10\]_26_11[6]                      Net      -        -       0.000     -           1         
cpu_instance.rf_wdata\[4\][6]                DFFE     D        In      -         20.600      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.733 is 11.228(54.2%) logic and 9.505(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      20.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.110

    Number of logic level(s):                12
    Starting point:                          cpu_instance.ir_addr[7] / Q
    Ending point:                            cpu_instance.rf_wdata\[3\][6] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]                      DFF      Q        Out     0.367     0.367       -         
ir_addr[7]                                   Net      -        -       1.021     -           10        
cpu_instance.iR.N_134_i_sx_1                 LUT4     I1       In      -         1.388       -         
cpu_instance.iR.N_134_i_sx_1                 LUT4     F        Out     1.099     2.487       -         
N_134_i_sx_1                                 Net      -        -       0.766     -           1         
cpu_instance.iR.N_134_i                      LUT4     I0       In      -         3.253       -         
cpu_instance.iR.N_134_i                      LUT4     F        Out     1.032     4.285       -         
N_134_i                                      Net      -        -       1.082     -           20        
cpu_instance.un4_address_1[4]                LUT4     I0       In      -         5.367       -         
cpu_instance.un4_address_1[4]                LUT4     F        Out     1.032     6.399       -         
N_330                                        Net      -        -       0.766     -           1         
cpu_instance.un4_address_3[4]                LUT4     I0       In      -         7.164       -         
cpu_instance.un4_address_3[4]                LUT4     F        Out     1.032     8.196       -         
N_346                                        Net      -        -       1.021     -           4         
cpu_instance.N_34_i                          LUT4     I1       In      -         9.217       -         
cpu_instance.N_34_i                          LUT4     F        Out     1.099     10.316      -         
N_34_i                                       Net      -        -       1.021     -           4         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     I0       In      -         11.337      -         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     F        Out     1.032     12.369      -         
un285_rf_wdata_axb_4_lofx                    Net      -        -       1.021     -           1         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      I0       In      -         13.390      -         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      COUT     Out     0.958     14.348      -         
un285_rf_wdata_cry_4                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      CIN      In      -         14.348      -         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      COUT     Out     0.057     14.405      -         
un285_rf_wdata_cry_5                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      CIN      In      -         14.405      -         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      SUM      Out     0.563     14.968      -         
un285_rf_wdata_cry_6_0_SUM                   Net      -        -       1.021     -           1         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     I1       In      -         15.989      -         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     F        Out     1.099     17.088      -         
rf_wdata\[10\]_26_11_d_d[6]                  Net      -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     I1       In      -         17.854      -         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     F        Out     1.099     18.953      -         
rf_wdata\[10\]_26_11_1[6]                    Net      -        -       1.021     -           4         
cpu_instance.rf_wdata\[10\]_26_11_6_rep3     LUT4     I3       In      -         19.974      -         
cpu_instance.rf_wdata\[10\]_26_11_6_rep3     LUT4     F        Out     0.626     20.600      -         
rf_wdata\[1\]_26_6_rep3                      Net      -        -       0.000     -           1         
cpu_instance.rf_wdata\[3\][6]                DFFE     D        In      -         20.600      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.733 is 11.228(54.2%) logic and 9.505(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      20.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.110

    Number of logic level(s):                12
    Starting point:                          cpu_instance.ir_addr[7] / Q
    Ending point:                            cpu_instance.rf_wdata\[2\][6] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]                      DFF      Q        Out     0.367     0.367       -         
ir_addr[7]                                   Net      -        -       1.021     -           10        
cpu_instance.iR.N_134_i_sx_1                 LUT4     I1       In      -         1.388       -         
cpu_instance.iR.N_134_i_sx_1                 LUT4     F        Out     1.099     2.487       -         
N_134_i_sx_1                                 Net      -        -       0.766     -           1         
cpu_instance.iR.N_134_i                      LUT4     I0       In      -         3.253       -         
cpu_instance.iR.N_134_i                      LUT4     F        Out     1.032     4.285       -         
N_134_i                                      Net      -        -       1.082     -           20        
cpu_instance.un4_address_1[4]                LUT4     I0       In      -         5.367       -         
cpu_instance.un4_address_1[4]                LUT4     F        Out     1.032     6.399       -         
N_330                                        Net      -        -       0.766     -           1         
cpu_instance.un4_address_3[4]                LUT4     I0       In      -         7.164       -         
cpu_instance.un4_address_3[4]                LUT4     F        Out     1.032     8.196       -         
N_346                                        Net      -        -       1.021     -           4         
cpu_instance.N_34_i                          LUT4     I1       In      -         9.217       -         
cpu_instance.N_34_i                          LUT4     F        Out     1.099     10.316      -         
N_34_i                                       Net      -        -       1.021     -           4         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     I0       In      -         11.337      -         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     F        Out     1.032     12.369      -         
un285_rf_wdata_axb_4_lofx                    Net      -        -       1.021     -           1         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      I0       In      -         13.390      -         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      COUT     Out     0.958     14.348      -         
un285_rf_wdata_cry_4                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      CIN      In      -         14.348      -         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      COUT     Out     0.057     14.405      -         
un285_rf_wdata_cry_5                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      CIN      In      -         14.405      -         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      SUM      Out     0.563     14.968      -         
un285_rf_wdata_cry_6_0_SUM                   Net      -        -       1.021     -           1         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     I1       In      -         15.989      -         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     F        Out     1.099     17.088      -         
rf_wdata\[10\]_26_11_d_d[6]                  Net      -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     I1       In      -         17.854      -         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     F        Out     1.099     18.953      -         
rf_wdata\[10\]_26_11_1[6]                    Net      -        -       1.021     -           4         
cpu_instance.rf_wdata\[10\]_26_11_6_rep2     LUT4     I3       In      -         19.974      -         
cpu_instance.rf_wdata\[10\]_26_11_6_rep2     LUT4     F        Out     0.626     20.600      -         
rf_wdata\[1\]_26_6_rep2                      Net      -        -       0.000     -           1         
cpu_instance.rf_wdata\[2\][6]                DFFE     D        In      -         20.600      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.733 is 11.228(54.2%) logic and 9.505(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      20.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.110

    Number of logic level(s):                12
    Starting point:                          cpu_instance.ir_addr[7] / Q
    Ending point:                            cpu_instance.rf_wdata\[1\][6] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[7]                      DFF      Q        Out     0.367     0.367       -         
ir_addr[7]                                   Net      -        -       1.021     -           10        
cpu_instance.iR.N_134_i_sx_1                 LUT4     I1       In      -         1.388       -         
cpu_instance.iR.N_134_i_sx_1                 LUT4     F        Out     1.099     2.487       -         
N_134_i_sx_1                                 Net      -        -       0.766     -           1         
cpu_instance.iR.N_134_i                      LUT4     I0       In      -         3.253       -         
cpu_instance.iR.N_134_i                      LUT4     F        Out     1.032     4.285       -         
N_134_i                                      Net      -        -       1.082     -           20        
cpu_instance.un4_address_1[4]                LUT4     I0       In      -         5.367       -         
cpu_instance.un4_address_1[4]                LUT4     F        Out     1.032     6.399       -         
N_330                                        Net      -        -       0.766     -           1         
cpu_instance.un4_address_3[4]                LUT4     I0       In      -         7.164       -         
cpu_instance.un4_address_3[4]                LUT4     F        Out     1.032     8.196       -         
N_346                                        Net      -        -       1.021     -           4         
cpu_instance.N_34_i                          LUT4     I1       In      -         9.217       -         
cpu_instance.N_34_i                          LUT4     F        Out     1.099     10.316      -         
N_34_i                                       Net      -        -       1.021     -           4         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     I0       In      -         11.337      -         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     F        Out     1.032     12.369      -         
un285_rf_wdata_axb_4_lofx                    Net      -        -       1.021     -           1         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      I0       In      -         13.390      -         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      COUT     Out     0.958     14.348      -         
un285_rf_wdata_cry_4                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      CIN      In      -         14.348      -         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      COUT     Out     0.057     14.405      -         
un285_rf_wdata_cry_5                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      CIN      In      -         14.405      -         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      SUM      Out     0.563     14.968      -         
un285_rf_wdata_cry_6_0_SUM                   Net      -        -       1.021     -           1         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     I1       In      -         15.989      -         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     F        Out     1.099     17.088      -         
rf_wdata\[10\]_26_11_d_d[6]                  Net      -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     I1       In      -         17.854      -         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     F        Out     1.099     18.953      -         
rf_wdata\[10\]_26_11_1[6]                    Net      -        -       1.021     -           4         
cpu_instance.rf_wdata\[10\]_26_11_6_rep1     LUT4     I3       In      -         19.974      -         
cpu_instance.rf_wdata\[10\]_26_11_6_rep1     LUT4     F        Out     0.626     20.600      -         
rf_wdata\[1\]_26_6_rep1                      Net      -        -       0.000     -           1         
cpu_instance.rf_wdata\[1\][6]                DFFE     D        In      -         20.600      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.733 is 11.228(54.2%) logic and 9.505(45.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      20.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.043

    Number of logic level(s):                12
    Starting point:                          cpu_instance.ir_addr[5] / Q
    Ending point:                            cpu_instance.rf_wdata\[4\][6] / D
    The start point is clocked by            top|clk [rising] on pin CLK
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
cpu_instance.ir_addr[5]                      DFF      Q        Out     0.367     0.367       -         
ir_addr[5]                                   Net      -        -       1.021     -           10        
cpu_instance.iR.N_134_i_sx_1                 LUT4     I0       In      -         1.388       -         
cpu_instance.iR.N_134_i_sx_1                 LUT4     F        Out     1.032     2.420       -         
N_134_i_sx_1                                 Net      -        -       0.766     -           1         
cpu_instance.iR.N_134_i                      LUT4     I0       In      -         3.186       -         
cpu_instance.iR.N_134_i                      LUT4     F        Out     1.032     4.218       -         
N_134_i                                      Net      -        -       1.082     -           20        
cpu_instance.un4_address_1[4]                LUT4     I0       In      -         5.300       -         
cpu_instance.un4_address_1[4]                LUT4     F        Out     1.032     6.331       -         
N_330                                        Net      -        -       0.766     -           1         
cpu_instance.un4_address_3[4]                LUT4     I0       In      -         7.097       -         
cpu_instance.un4_address_3[4]                LUT4     F        Out     1.032     8.129       -         
N_346                                        Net      -        -       1.021     -           4         
cpu_instance.N_34_i                          LUT4     I1       In      -         9.150       -         
cpu_instance.N_34_i                          LUT4     F        Out     1.099     10.249      -         
N_34_i                                       Net      -        -       1.021     -           4         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     I0       In      -         11.270      -         
cpu_instance.un285_rf_wdata_axb_4_lofx       LUT4     F        Out     1.032     12.302      -         
un285_rf_wdata_axb_4_lofx                    Net      -        -       1.021     -           1         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      I0       In      -         13.323      -         
cpu_instance.un285_rf_wdata_cry_4_0          ALU      COUT     Out     0.958     14.281      -         
un285_rf_wdata_cry_4                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      CIN      In      -         14.281      -         
cpu_instance.un285_rf_wdata_cry_5_0          ALU      COUT     Out     0.057     14.338      -         
un285_rf_wdata_cry_5                         Net      -        -       0.000     -           1         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      CIN      In      -         14.338      -         
cpu_instance.un285_rf_wdata_cry_6_0          ALU      SUM      Out     0.563     14.901      -         
un285_rf_wdata_cry_6_0_SUM                   Net      -        -       1.021     -           1         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     I1       In      -         15.922      -         
cpu_instance.rf_wdata\[10\]_26_11_d_d[6]     LUT4     F        Out     1.099     17.021      -         
rf_wdata\[10\]_26_11_d_d[6]                  Net      -        -       0.766     -           1         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     I1       In      -         17.787      -         
cpu_instance.rf_wdata\[10\]_26_11_1[6]       LUT4     F        Out     1.099     18.886      -         
rf_wdata\[10\]_26_11_1[6]                    Net      -        -       1.021     -           4         
cpu_instance.rf_wdata\[10\]_26_11[6]         LUT4     I3       In      -         19.907      -         
cpu_instance.rf_wdata\[10\]_26_11[6]         LUT4     F        Out     0.626     20.533      -         
rf_wdata\[10\]_26_11[6]                      Net      -        -       0.000     -           1         
cpu_instance.rf_wdata\[4\][6]                DFFE     D        In      -         20.533      -         
=======================================================================================================
Total path delay (propagation time + setup) of 20.666 is 11.161(54.0%) logic and 9.505(46.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                               Starting                                         Arrival           
Instance                       Reference     Type     Pin     Net               Time        Slack 
                               Clock                                                              
--------------------------------------------------------------------------------------------------
cpu_instance.cpu_dout_i[0]     System        INV      O       cpu_dout_i[0]     0.000       16.469
cpu_instance.cpu_dout_i[1]     System        INV      O       cpu_dout_i[1]     0.000       16.469
cpu_instance.cpu_dout_i[2]     System        INV      O       cpu_dout_i[2]     0.000       16.469
led_B_c_i                      System        INV      O       led_B_c_i         0.000       16.469
led_G_c_i                      System        INV      O       led_G_c_i         0.000       16.469
led_R_c_i                      System        INV      O       led_R_c_i         0.000       16.469
==================================================================================================


Ending Points with Worst Slack
******************************

               Starting                                          Required           
Instance       Reference     Type      Pin     Net               Time         Slack 
               Clock                                                                
------------------------------------------------------------------------------------
cpu_din[0]     System        DFF       D       led_B_c_i         17.490       16.469
cpu_din[1]     System        DFF       D       led_G_c_i         17.490       16.469
cpu_din[2]     System        DFF       D       led_R_c_i         17.490       16.469
led_B          System        DFFSE     D       cpu_dout_i[0]     17.490       16.469
led_G          System        DFFSE     D       cpu_dout_i[1]     17.490       16.469
led_R          System        DFFSE     D       cpu_dout_i[2]     17.490       16.469
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.623
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.490

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.469

    Number of logic level(s):                0
    Starting point:                          cpu_instance.cpu_dout_i[0] / O
    Ending point:                            led_B / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                           Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
cpu_instance.cpu_dout_i[0]     INV       O        Out     0.000     0.000       -         
cpu_dout_i[0]                  Net       -        -       1.021     -           1         
led_B                          DFFSE     D        In      -         1.021       -         
==========================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 350MB peak: 350MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 350MB peak: 350MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             40 uses
DFF             28 uses
DFFE            30 uses
DFFR            8 uses
DFFS            1 use
DFFSE           3 uses
GSR             1 use
INV             6 uses
MUX2_LUT5       31 uses
MUX2_LUT6       6 uses
LUT2            31 uses
LUT3            95 uses
LUT4            215 uses

I/O ports: 6
I/O primitives: 4
IBUF           1 use
OBUF           3 uses

I/O Register bits:                  0
Register bits not including I/Os:   70 of 864 (8%)
Total load per clock:
   top|clk: 70

@S |Mapping Summary:
Total  LUTs: 341 (29%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 350MB peak: 350MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Thu Mar 26 14:27:04 2020

###########################################################]
