$date
	Sun Oct 23 05:47:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#652498
b1 &
b1 %
1$
b1 !
1"
#652499
0"
#652502
1#
#652506
b0 &
b0 %
0#
0$
#1695268
b1100 !
1"
#1695270
b1100 &
b1100 %
1$
#1695271
0"
#1695274
b110 &
b110 %
#1695278
b11 &
b11 %
#1695282
b1010 &
b1010 %
#1695286
b101 &
b101 %
#1695290
b10000 &
b10000 %
#1695294
b1000 &
b1000 %
#1695298
b100 &
b100 %
#1695302
b10 &
b10 %
#1695306
b1 &
b1 %
1#
#1695310
b0 &
0#
b0 %
0$
#2651443
b1011 !
1"
#2651446
b1011 &
b1011 %
1$
#2651447
0"
#2651450
b100010 &
b100010 %
#2651454
b10001 &
b10001 %
#2651458
b110100 &
b110100 %
#2651462
b11010 &
b11010 %
#2651466
b1101 &
b1101 %
#2651470
b101000 &
b101000 %
#2651474
b10100 &
b10100 %
#2651478
b1010 &
b1010 %
#2651482
b101 &
b101 %
#2651486
b10000 &
b10000 %
#2651490
b1000 &
b1000 %
#2651494
b100 &
b100 %
#2651498
b10 &
b10 %
#2651502
b1 &
1#
b1 %
#2651506
b0 &
b0 %
0#
0$
#4500012
