
IO_Module_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee98  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  0800efd8  0800efd8  0001efd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f28c  0800f28c  0001f28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f294  0800f294  0001f294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f298  0800f298  0001f298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000034  20000008  0800f29c  00020008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002150  20000040  0800f2d0  00020040  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20002190  0800f2d0  00022190  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002f7fb  00000000  00000000  000200af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005cb5  00000000  00000000  0004f8aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002b18  00000000  00000000  00055560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002158  00000000  00000000  00058078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00028b7a  00000000  00000000  0005a1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002ec27  00000000  00000000  00082d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00101638  00000000  00000000  000b1971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000bb40  00000000  00000000  001b2fac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000090  00000000  00000000  001beaec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000040 	.word	0x20000040
 800015c:	00000000 	.word	0x00000000
 8000160:	0800efc0 	.word	0x0800efc0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000044 	.word	0x20000044
 800017c:	0800efc0 	.word	0x0800efc0

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b20:	f000 b970 	b.w	8000e04 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9e08      	ldr	r6, [sp, #32]
 8000b42:	460d      	mov	r5, r1
 8000b44:	4604      	mov	r4, r0
 8000b46:	460f      	mov	r7, r1
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d14a      	bne.n	8000be2 <__udivmoddi4+0xa6>
 8000b4c:	428a      	cmp	r2, r1
 8000b4e:	4694      	mov	ip, r2
 8000b50:	d965      	bls.n	8000c1e <__udivmoddi4+0xe2>
 8000b52:	fab2 f382 	clz	r3, r2
 8000b56:	b143      	cbz	r3, 8000b6a <__udivmoddi4+0x2e>
 8000b58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b5c:	f1c3 0220 	rsb	r2, r3, #32
 8000b60:	409f      	lsls	r7, r3
 8000b62:	fa20 f202 	lsr.w	r2, r0, r2
 8000b66:	4317      	orrs	r7, r2
 8000b68:	409c      	lsls	r4, r3
 8000b6a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b6e:	fa1f f58c 	uxth.w	r5, ip
 8000b72:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b76:	0c22      	lsrs	r2, r4, #16
 8000b78:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b7c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b80:	fb01 f005 	mul.w	r0, r1, r5
 8000b84:	4290      	cmp	r0, r2
 8000b86:	d90a      	bls.n	8000b9e <__udivmoddi4+0x62>
 8000b88:	eb1c 0202 	adds.w	r2, ip, r2
 8000b8c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b90:	f080 811c 	bcs.w	8000dcc <__udivmoddi4+0x290>
 8000b94:	4290      	cmp	r0, r2
 8000b96:	f240 8119 	bls.w	8000dcc <__udivmoddi4+0x290>
 8000b9a:	3902      	subs	r1, #2
 8000b9c:	4462      	add	r2, ip
 8000b9e:	1a12      	subs	r2, r2, r0
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ba6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000baa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bae:	fb00 f505 	mul.w	r5, r0, r5
 8000bb2:	42a5      	cmp	r5, r4
 8000bb4:	d90a      	bls.n	8000bcc <__udivmoddi4+0x90>
 8000bb6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bba:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbe:	f080 8107 	bcs.w	8000dd0 <__udivmoddi4+0x294>
 8000bc2:	42a5      	cmp	r5, r4
 8000bc4:	f240 8104 	bls.w	8000dd0 <__udivmoddi4+0x294>
 8000bc8:	4464      	add	r4, ip
 8000bca:	3802      	subs	r0, #2
 8000bcc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bd0:	1b64      	subs	r4, r4, r5
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	b11e      	cbz	r6, 8000bde <__udivmoddi4+0xa2>
 8000bd6:	40dc      	lsrs	r4, r3
 8000bd8:	2300      	movs	r3, #0
 8000bda:	e9c6 4300 	strd	r4, r3, [r6]
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0xbc>
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f000 80ed 	beq.w	8000dc6 <__udivmoddi4+0x28a>
 8000bec:	2100      	movs	r1, #0
 8000bee:	e9c6 0500 	strd	r0, r5, [r6]
 8000bf2:	4608      	mov	r0, r1
 8000bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf8:	fab3 f183 	clz	r1, r3
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	d149      	bne.n	8000c94 <__udivmoddi4+0x158>
 8000c00:	42ab      	cmp	r3, r5
 8000c02:	d302      	bcc.n	8000c0a <__udivmoddi4+0xce>
 8000c04:	4282      	cmp	r2, r0
 8000c06:	f200 80f8 	bhi.w	8000dfa <__udivmoddi4+0x2be>
 8000c0a:	1a84      	subs	r4, r0, r2
 8000c0c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c10:	2001      	movs	r0, #1
 8000c12:	4617      	mov	r7, r2
 8000c14:	2e00      	cmp	r6, #0
 8000c16:	d0e2      	beq.n	8000bde <__udivmoddi4+0xa2>
 8000c18:	e9c6 4700 	strd	r4, r7, [r6]
 8000c1c:	e7df      	b.n	8000bde <__udivmoddi4+0xa2>
 8000c1e:	b902      	cbnz	r2, 8000c22 <__udivmoddi4+0xe6>
 8000c20:	deff      	udf	#255	; 0xff
 8000c22:	fab2 f382 	clz	r3, r2
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f040 8090 	bne.w	8000d4c <__udivmoddi4+0x210>
 8000c2c:	1a8a      	subs	r2, r1, r2
 8000c2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c32:	fa1f fe8c 	uxth.w	lr, ip
 8000c36:	2101      	movs	r1, #1
 8000c38:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c3c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c40:	0c22      	lsrs	r2, r4, #16
 8000c42:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c46:	fb0e f005 	mul.w	r0, lr, r5
 8000c4a:	4290      	cmp	r0, r2
 8000c4c:	d908      	bls.n	8000c60 <__udivmoddi4+0x124>
 8000c4e:	eb1c 0202 	adds.w	r2, ip, r2
 8000c52:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c56:	d202      	bcs.n	8000c5e <__udivmoddi4+0x122>
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	f200 80cb 	bhi.w	8000df4 <__udivmoddi4+0x2b8>
 8000c5e:	4645      	mov	r5, r8
 8000c60:	1a12      	subs	r2, r2, r0
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c68:	fb07 2210 	mls	r2, r7, r0, r2
 8000c6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c70:	fb0e fe00 	mul.w	lr, lr, r0
 8000c74:	45a6      	cmp	lr, r4
 8000c76:	d908      	bls.n	8000c8a <__udivmoddi4+0x14e>
 8000c78:	eb1c 0404 	adds.w	r4, ip, r4
 8000c7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c80:	d202      	bcs.n	8000c88 <__udivmoddi4+0x14c>
 8000c82:	45a6      	cmp	lr, r4
 8000c84:	f200 80bb 	bhi.w	8000dfe <__udivmoddi4+0x2c2>
 8000c88:	4610      	mov	r0, r2
 8000c8a:	eba4 040e 	sub.w	r4, r4, lr
 8000c8e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c92:	e79f      	b.n	8000bd4 <__udivmoddi4+0x98>
 8000c94:	f1c1 0720 	rsb	r7, r1, #32
 8000c98:	408b      	lsls	r3, r1
 8000c9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ca2:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca6:	fa20 f307 	lsr.w	r3, r0, r7
 8000caa:	40fd      	lsrs	r5, r7
 8000cac:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cb0:	4323      	orrs	r3, r4
 8000cb2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cb6:	fa1f fe8c 	uxth.w	lr, ip
 8000cba:	fb09 5518 	mls	r5, r9, r8, r5
 8000cbe:	0c1c      	lsrs	r4, r3, #16
 8000cc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cc4:	fb08 f50e 	mul.w	r5, r8, lr
 8000cc8:	42a5      	cmp	r5, r4
 8000cca:	fa02 f201 	lsl.w	r2, r2, r1
 8000cce:	fa00 f001 	lsl.w	r0, r0, r1
 8000cd2:	d90b      	bls.n	8000cec <__udivmoddi4+0x1b0>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cdc:	f080 8088 	bcs.w	8000df0 <__udivmoddi4+0x2b4>
 8000ce0:	42a5      	cmp	r5, r4
 8000ce2:	f240 8085 	bls.w	8000df0 <__udivmoddi4+0x2b4>
 8000ce6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cea:	4464      	add	r4, ip
 8000cec:	1b64      	subs	r4, r4, r5
 8000cee:	b29d      	uxth	r5, r3
 8000cf0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cf4:	fb09 4413 	mls	r4, r9, r3, r4
 8000cf8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cfc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x1da>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d0c:	d26c      	bcs.n	8000de8 <__udivmoddi4+0x2ac>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	d96a      	bls.n	8000de8 <__udivmoddi4+0x2ac>
 8000d12:	3b02      	subs	r3, #2
 8000d14:	4464      	add	r4, ip
 8000d16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	42ac      	cmp	r4, r5
 8000d24:	46c8      	mov	r8, r9
 8000d26:	46ae      	mov	lr, r5
 8000d28:	d356      	bcc.n	8000dd8 <__udivmoddi4+0x29c>
 8000d2a:	d053      	beq.n	8000dd4 <__udivmoddi4+0x298>
 8000d2c:	b156      	cbz	r6, 8000d44 <__udivmoddi4+0x208>
 8000d2e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d32:	eb64 040e 	sbc.w	r4, r4, lr
 8000d36:	fa04 f707 	lsl.w	r7, r4, r7
 8000d3a:	40ca      	lsrs	r2, r1
 8000d3c:	40cc      	lsrs	r4, r1
 8000d3e:	4317      	orrs	r7, r2
 8000d40:	e9c6 7400 	strd	r7, r4, [r6]
 8000d44:	4618      	mov	r0, r3
 8000d46:	2100      	movs	r1, #0
 8000d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4c:	f1c3 0120 	rsb	r1, r3, #32
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	fa20 f201 	lsr.w	r2, r0, r1
 8000d58:	fa25 f101 	lsr.w	r1, r5, r1
 8000d5c:	409d      	lsls	r5, r3
 8000d5e:	432a      	orrs	r2, r5
 8000d60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d64:	fa1f fe8c 	uxth.w	lr, ip
 8000d68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d6c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d70:	0c11      	lsrs	r1, r2, #16
 8000d72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d76:	fb00 f50e 	mul.w	r5, r0, lr
 8000d7a:	428d      	cmp	r5, r1
 8000d7c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x258>
 8000d82:	eb1c 0101 	adds.w	r1, ip, r1
 8000d86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d8a:	d22f      	bcs.n	8000dec <__udivmoddi4+0x2b0>
 8000d8c:	428d      	cmp	r5, r1
 8000d8e:	d92d      	bls.n	8000dec <__udivmoddi4+0x2b0>
 8000d90:	3802      	subs	r0, #2
 8000d92:	4461      	add	r1, ip
 8000d94:	1b49      	subs	r1, r1, r5
 8000d96:	b292      	uxth	r2, r2
 8000d98:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d9c:	fb07 1115 	mls	r1, r7, r5, r1
 8000da0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000da4:	fb05 f10e 	mul.w	r1, r5, lr
 8000da8:	4291      	cmp	r1, r2
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x282>
 8000dac:	eb1c 0202 	adds.w	r2, ip, r2
 8000db0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000db4:	d216      	bcs.n	8000de4 <__udivmoddi4+0x2a8>
 8000db6:	4291      	cmp	r1, r2
 8000db8:	d914      	bls.n	8000de4 <__udivmoddi4+0x2a8>
 8000dba:	3d02      	subs	r5, #2
 8000dbc:	4462      	add	r2, ip
 8000dbe:	1a52      	subs	r2, r2, r1
 8000dc0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000dc4:	e738      	b.n	8000c38 <__udivmoddi4+0xfc>
 8000dc6:	4631      	mov	r1, r6
 8000dc8:	4630      	mov	r0, r6
 8000dca:	e708      	b.n	8000bde <__udivmoddi4+0xa2>
 8000dcc:	4639      	mov	r1, r7
 8000dce:	e6e6      	b.n	8000b9e <__udivmoddi4+0x62>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	e6fb      	b.n	8000bcc <__udivmoddi4+0x90>
 8000dd4:	4548      	cmp	r0, r9
 8000dd6:	d2a9      	bcs.n	8000d2c <__udivmoddi4+0x1f0>
 8000dd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ddc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000de0:	3b01      	subs	r3, #1
 8000de2:	e7a3      	b.n	8000d2c <__udivmoddi4+0x1f0>
 8000de4:	4645      	mov	r5, r8
 8000de6:	e7ea      	b.n	8000dbe <__udivmoddi4+0x282>
 8000de8:	462b      	mov	r3, r5
 8000dea:	e794      	b.n	8000d16 <__udivmoddi4+0x1da>
 8000dec:	4640      	mov	r0, r8
 8000dee:	e7d1      	b.n	8000d94 <__udivmoddi4+0x258>
 8000df0:	46d0      	mov	r8, sl
 8000df2:	e77b      	b.n	8000cec <__udivmoddi4+0x1b0>
 8000df4:	3d02      	subs	r5, #2
 8000df6:	4462      	add	r2, ip
 8000df8:	e732      	b.n	8000c60 <__udivmoddi4+0x124>
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e70a      	b.n	8000c14 <__udivmoddi4+0xd8>
 8000dfe:	4464      	add	r4, ip
 8000e00:	3802      	subs	r0, #2
 8000e02:	e742      	b.n	8000c8a <__udivmoddi4+0x14e>

08000e04 <__aeabi_idiv0>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <PID0_step>:


/* Model step function */
float rtb_Sum = 0;
real_T PID0_step(io_module_t *IO)
{
 8000e08:	b5b0      	push	{r4, r5, r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  real_T SetPoint = IO->u16regsHR[SET_POINT_TEMP] + 273.15;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	3312      	adds	r3, #18
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fb03 	bl	8000424 <__aeabi_i2d>
 8000e1e:	a362      	add	r3, pc, #392	; (adr r3, 8000fa8 <PID0_step+0x1a0>)
 8000e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e24:	f7ff f9b2 	bl	800018c <__adddf3>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	e9c7 2304 	strd	r2, r3, [r7, #16]

  real_T Input = SetPoint - (IO->TempRoom + 273.15);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000e36:	a35c      	add	r3, pc, #368	; (adr r3, 8000fa8 <PID0_step+0x1a0>)
 8000e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e3c:	f7ff f9a6 	bl	800018c <__adddf3>
 8000e40:	4602      	mov	r2, r0
 8000e42:	460b      	mov	r3, r1
 8000e44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000e48:	f7ff f99e 	bl	8000188 <__aeabi_dsub>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	460b      	mov	r3, r1
 8000e50:	e9c7 2302 	strd	r2, r3, [r7, #8]
  // Derivative gain 0.0
  rtb_FilterCoefficient = (kD * PID0_U.u - PID0_DW.Filter_DSTATE) * 100.0;
  */

  // Proportional gain 0.001
  rtb_Sum = (kP * Input + IO->PID_Param.Integrator_DSTATE);
 8000e54:	4b50      	ldr	r3, [pc, #320]	; (8000f98 <PID0_step+0x190>)
 8000e56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e5e:	f7ff fb4b 	bl	80004f8 <__aeabi_dmul>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	4610      	mov	r0, r2
 8000e68:	4619      	mov	r1, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000e70:	f7ff f98c 	bl	800018c <__adddf3>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	4610      	mov	r0, r2
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f7ff fdf6 	bl	8000a6c <__aeabi_d2f>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a46      	ldr	r2, [pc, #280]	; (8000f9c <PID0_step+0x194>)
 8000e84:	6013      	str	r3, [r2, #0]


  if (rtb_Sum > 0.9) {
 8000e86:	4b45      	ldr	r3, [pc, #276]	; (8000f9c <PID0_step+0x194>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fadc 	bl	8000448 <__aeabi_f2d>
 8000e90:	a33f      	add	r3, pc, #252	; (adr r3, 8000f90 <PID0_step+0x188>)
 8000e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e96:	f7ff fdbf 	bl	8000a18 <__aeabi_dcmpgt>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d006      	beq.n	8000eae <PID0_step+0xa6>
    PID0_Y.y = 0.9;
 8000ea0:	493f      	ldr	r1, [pc, #252]	; (8000fa0 <PID0_step+0x198>)
 8000ea2:	a33b      	add	r3, pc, #236	; (adr r3, 8000f90 <PID0_step+0x188>)
 8000ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea8:	e9c1 2300 	strd	r2, r3, [r1]
 8000eac:	e019      	b.n	8000ee2 <PID0_step+0xda>

  } else if (rtb_Sum < 0.0) {
 8000eae:	4b3b      	ldr	r3, [pc, #236]	; (8000f9c <PID0_step+0x194>)
 8000eb0:	edd3 7a00 	vldr	s15, [r3]
 8000eb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ebc:	d507      	bpl.n	8000ece <PID0_step+0xc6>
    PID0_Y.y = 0.0;
 8000ebe:	4938      	ldr	r1, [pc, #224]	; (8000fa0 <PID0_step+0x198>)
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	e9c1 2300 	strd	r2, r3, [r1]
 8000ecc:	e009      	b.n	8000ee2 <PID0_step+0xda>

  } else {
    PID0_Y.y = rtb_Sum;
 8000ece:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <PID0_step+0x194>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fab8 	bl	8000448 <__aeabi_f2d>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	460b      	mov	r3, r1
 8000edc:	4930      	ldr	r1, [pc, #192]	; (8000fa0 <PID0_step+0x198>)
 8000ede:	e9c1 2300 	strd	r2, r3, [r1]
  }

  // Integral gain 0.001
  IO->PID_Param.Integrator_DSTATE += ((Input + IO->PID_Param.Error) * kI);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8000eee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000ef2:	f7ff f94b 	bl	800018c <__adddf3>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	460b      	mov	r3, r1
 8000efa:	4610      	mov	r0, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	4b29      	ldr	r3, [pc, #164]	; (8000fa4 <PID0_step+0x19c>)
 8000f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f04:	f7ff faf8 	bl	80004f8 <__aeabi_dmul>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	4629      	mov	r1, r5
 8000f10:	f7ff f93c 	bl	800018c <__adddf3>
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	e9c1 2308 	strd	r2, r3, [r1, #32]

  if(IO->PID_Param.Integrator_DSTATE >= 0.9)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8000f24:	a31a      	add	r3, pc, #104	; (adr r3, 8000f90 <PID0_step+0x188>)
 8000f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2a:	f7ff fd6b 	bl	8000a04 <__aeabi_dcmpge>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d006      	beq.n	8000f42 <PID0_step+0x13a>
	  IO->PID_Param.Integrator_DSTATE = 0.9;
 8000f34:	6879      	ldr	r1, [r7, #4]
 8000f36:	a316      	add	r3, pc, #88	; (adr r3, 8000f90 <PID0_step+0x188>)
 8000f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3c:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8000f40:	e012      	b.n	8000f68 <PID0_step+0x160>

  else if(IO->PID_Param.Integrator_DSTATE < 0)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	f7ff fd44 	bl	80009dc <__aeabi_dcmplt>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d006      	beq.n	8000f68 <PID0_step+0x160>
	  IO->PID_Param.Integrator_DSTATE = 0;
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	e9c1 2308 	strd	r2, r3, [r1, #32]

  /*
  PID0_DW.Filter_DSTATE += 50.0 * rtb_FilterCoefficient;
  */

  IO->PID_Param.Error = Input;
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f6e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

  return PID0_Y.y;
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <PID0_step+0x198>)
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	ec43 2b17 	vmov	d7, r2, r3

}
 8000f7c:	eeb0 0a47 	vmov.f32	s0, s14
 8000f80:	eef0 0a67 	vmov.f32	s1, s15
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bdb0      	pop	{r4, r5, r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	f3af 8000 	nop.w
 8000f90:	cccccccd 	.word	0xcccccccd
 8000f94:	3feccccc 	.word	0x3feccccc
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	20000068 	.word	0x20000068
 8000fa0:	20000060 	.word	0x20000060
 8000fa4:	20000010 	.word	0x20000010
 8000fa8:	66666666 	.word	0x66666666
 8000fac:	40711266 	.word	0x40711266

08000fb0 <IO_Module_Init>:



//IO Module Configuration function
void IO_Module_Init(io_module_t * IO)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	bitWrite(IO,TEMP3_STATUS,PT1k_3);
	bitWrite(IO,TEMP4_STATUS,PT1k_4);
	*/

	// Initialize rooms
	for(int i = 0; i < N_ROOMS; i++)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60fb      	str	r3, [r7, #12]
 8000fbc:	e0b3      	b.n	8001126 <IO_Module_Init+0x176>
	{
		rooms[i].u16regsCoils = Holding_Coils_Database;
 8000fbe:	495f      	ldr	r1, [pc, #380]	; (800113c <IO_Module_Init+0x18c>)
 8000fc0:	68fa      	ldr	r2, [r7, #12]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	1a9b      	subs	r3, r3, r2
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	440b      	add	r3, r1
 8000fcc:	3308      	adds	r3, #8
 8000fce:	4a5c      	ldr	r2, [pc, #368]	; (8001140 <IO_Module_Init+0x190>)
 8000fd0:	601a      	str	r2, [r3, #0]
		rooms[i].u16regsCoilsRO = Input_Coils_Database;
 8000fd2:	495a      	ldr	r1, [pc, #360]	; (800113c <IO_Module_Init+0x18c>)
 8000fd4:	68fa      	ldr	r2, [r7, #12]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	1a9b      	subs	r3, r3, r2
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	440b      	add	r3, r1
 8000fe0:	330c      	adds	r3, #12
 8000fe2:	4a58      	ldr	r2, [pc, #352]	; (8001144 <IO_Module_Init+0x194>)
 8000fe4:	601a      	str	r2, [r3, #0]
		rooms[i].u16regsHR = Holding_Registers_Database;
 8000fe6:	4955      	ldr	r1, [pc, #340]	; (800113c <IO_Module_Init+0x18c>)
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	4613      	mov	r3, r2
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	1a9b      	subs	r3, r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	440b      	add	r3, r1
 8000ff4:	4a54      	ldr	r2, [pc, #336]	; (8001148 <IO_Module_Init+0x198>)
 8000ff6:	601a      	str	r2, [r3, #0]
		rooms[i].u16regsRO = Input_Registers_Database;
 8000ff8:	4950      	ldr	r1, [pc, #320]	; (800113c <IO_Module_Init+0x18c>)
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	00db      	lsls	r3, r3, #3
 8001000:	1a9b      	subs	r3, r3, r2
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	440b      	add	r3, r1
 8001006:	3304      	adds	r3, #4
 8001008:	4a50      	ldr	r2, [pc, #320]	; (800114c <IO_Module_Init+0x19c>)
 800100a:	601a      	str	r2, [r3, #0]
		rooms[i].Pt = i;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	b2d8      	uxtb	r0, r3
 8001010:	494a      	ldr	r1, [pc, #296]	; (800113c <IO_Module_Init+0x18c>)
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	4613      	mov	r3, r2
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	1a9b      	subs	r3, r3, r2
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	440b      	add	r3, r1
 800101e:	3318      	adds	r3, #24
 8001020:	4602      	mov	r2, r0
 8001022:	701a      	strb	r2, [r3, #0]
		rooms[i].PID_Param.Error = 0;
 8001024:	4945      	ldr	r1, [pc, #276]	; (800113c <IO_Module_Init+0x18c>)
 8001026:	68fa      	ldr	r2, [r7, #12]
 8001028:	4613      	mov	r3, r2
 800102a:	00db      	lsls	r3, r3, #3
 800102c:	1a9b      	subs	r3, r3, r2
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	440b      	add	r3, r1
 8001032:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	e9c1 2300 	strd	r2, r3, [r1]

		switch (rooms[i].Pt) {
 8001042:	493e      	ldr	r1, [pc, #248]	; (800113c <IO_Module_Init+0x18c>)
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	4613      	mov	r3, r2
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	1a9b      	subs	r3, r3, r2
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	440b      	add	r3, r1
 8001050:	3318      	adds	r3, #24
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b03      	cmp	r3, #3
 8001056:	d863      	bhi.n	8001120 <IO_Module_Init+0x170>
 8001058:	a201      	add	r2, pc, #4	; (adr r2, 8001060 <IO_Module_Init+0xb0>)
 800105a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105e:	bf00      	nop
 8001060:	08001071 	.word	0x08001071
 8001064:	0800109d 	.word	0x0800109d
 8001068:	080010c9 	.word	0x080010c9
 800106c:	080010f5 	.word	0x080010f5
			case 0:
				rooms[i].Twa = TWA2_Pin;
 8001070:	4932      	ldr	r1, [pc, #200]	; (800113c <IO_Module_Init+0x18c>)
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	4613      	mov	r3, r2
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	1a9b      	subs	r3, r3, r2
 800107a:	00db      	lsls	r3, r3, #3
 800107c:	440b      	add	r3, r1
 800107e:	331a      	adds	r3, #26
 8001080:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001084:	801a      	strh	r2, [r3, #0]
				rooms[i].CoilNR = TWA1_EN;
 8001086:	492d      	ldr	r1, [pc, #180]	; (800113c <IO_Module_Init+0x18c>)
 8001088:	68fa      	ldr	r2, [r7, #12]
 800108a:	4613      	mov	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	1a9b      	subs	r3, r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	440b      	add	r3, r1
 8001094:	331c      	adds	r3, #28
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
				break;
 800109a:	e041      	b.n	8001120 <IO_Module_Init+0x170>
			case 1:
				rooms[i].Twa = TWA1_Pin;
 800109c:	4927      	ldr	r1, [pc, #156]	; (800113c <IO_Module_Init+0x18c>)
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	4613      	mov	r3, r2
 80010a2:	00db      	lsls	r3, r3, #3
 80010a4:	1a9b      	subs	r3, r3, r2
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	440b      	add	r3, r1
 80010aa:	331a      	adds	r3, #26
 80010ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b0:	801a      	strh	r2, [r3, #0]
				rooms[i].CoilNR = TWA2_EN;
 80010b2:	4922      	ldr	r1, [pc, #136]	; (800113c <IO_Module_Init+0x18c>)
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4613      	mov	r3, r2
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	1a9b      	subs	r3, r3, r2
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	440b      	add	r3, r1
 80010c0:	331c      	adds	r3, #28
 80010c2:	2203      	movs	r2, #3
 80010c4:	701a      	strb	r2, [r3, #0]
				break;
 80010c6:	e02b      	b.n	8001120 <IO_Module_Init+0x170>
			case 2:
				rooms[i].Twa = TWA3_Pin;
 80010c8:	491c      	ldr	r1, [pc, #112]	; (800113c <IO_Module_Init+0x18c>)
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4613      	mov	r3, r2
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	1a9b      	subs	r3, r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	440b      	add	r3, r1
 80010d6:	331a      	adds	r3, #26
 80010d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80010dc:	801a      	strh	r2, [r3, #0]
				rooms[i].CoilNR = TWA3_EN;
 80010de:	4917      	ldr	r1, [pc, #92]	; (800113c <IO_Module_Init+0x18c>)
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	4613      	mov	r3, r2
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	1a9b      	subs	r3, r3, r2
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	440b      	add	r3, r1
 80010ec:	331c      	adds	r3, #28
 80010ee:	2205      	movs	r2, #5
 80010f0:	701a      	strb	r2, [r3, #0]
				break;
 80010f2:	e015      	b.n	8001120 <IO_Module_Init+0x170>
			case 3:
				rooms[i].Twa = TWA4_Pin;
 80010f4:	4911      	ldr	r1, [pc, #68]	; (800113c <IO_Module_Init+0x18c>)
 80010f6:	68fa      	ldr	r2, [r7, #12]
 80010f8:	4613      	mov	r3, r2
 80010fa:	00db      	lsls	r3, r3, #3
 80010fc:	1a9b      	subs	r3, r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	440b      	add	r3, r1
 8001102:	331a      	adds	r3, #26
 8001104:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001108:	801a      	strh	r2, [r3, #0]
				rooms[i].CoilNR = TWA4_EN;
 800110a:	490c      	ldr	r1, [pc, #48]	; (800113c <IO_Module_Init+0x18c>)
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	4613      	mov	r3, r2
 8001110:	00db      	lsls	r3, r3, #3
 8001112:	1a9b      	subs	r3, r3, r2
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	440b      	add	r3, r1
 8001118:	331c      	adds	r3, #28
 800111a:	2207      	movs	r2, #7
 800111c:	701a      	strb	r2, [r3, #0]
				break;
 800111e:	bf00      	nop
	for(int i = 0; i < N_ROOMS; i++)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3301      	adds	r3, #1
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b00      	cmp	r3, #0
 800112a:	f77f af48 	ble.w	8000fbe <IO_Module_Init+0xe>
		}

	}
}
 800112e:	bf00      	nop
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	20000088 	.word	0x20000088
 8001140:	200007d4 	.word	0x200007d4
 8001144:	200007dc 	.word	0x200007dc
 8001148:	20000018 	.word	0x20000018
 800114c:	200007c0 	.word	0x200007c0

08001150 <ADC_Init>:


void ADC_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001156:	463b      	mov	r3, r7
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
 8001164:	615a      	str	r2, [r3, #20]

  /** Common config
   * Default ADC if only 1 channel configured
  */
  hadc1.Instance = ADC1;
 8001166:	4b29      	ldr	r3, [pc, #164]	; (800120c <ADC_Init+0xbc>)
 8001168:	4a29      	ldr	r2, [pc, #164]	; (8001210 <ADC_Init+0xc0>)
 800116a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800116c:	4b27      	ldr	r3, [pc, #156]	; (800120c <ADC_Init+0xbc>)
 800116e:	2200      	movs	r2, #0
 8001170:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001172:	4b26      	ldr	r3, [pc, #152]	; (800120c <ADC_Init+0xbc>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001178:	4b24      	ldr	r3, [pc, #144]	; (800120c <ADC_Init+0xbc>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800117e:	4b23      	ldr	r3, [pc, #140]	; (800120c <ADC_Init+0xbc>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001184:	4b21      	ldr	r3, [pc, #132]	; (800120c <ADC_Init+0xbc>)
 8001186:	2204      	movs	r2, #4
 8001188:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800118a:	4b20      	ldr	r3, [pc, #128]	; (800120c <ADC_Init+0xbc>)
 800118c:	2200      	movs	r2, #0
 800118e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <ADC_Init+0xbc>)
 8001192:	2200      	movs	r2, #0
 8001194:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001196:	4b1d      	ldr	r3, [pc, #116]	; (800120c <ADC_Init+0xbc>)
 8001198:	2201      	movs	r2, #1
 800119a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <ADC_Init+0xbc>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <ADC_Init+0xbc>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011aa:	4b18      	ldr	r3, [pc, #96]	; (800120c <ADC_Init+0xbc>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <ADC_Init+0xbc>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <ADC_Init+0xbc>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <ADC_Init+0xbc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if(N_ROOMS > 1){
	  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc1.Init.NbrOfConversion = N_ROOMS;
  }

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011c6:	4811      	ldr	r0, [pc, #68]	; (800120c <ADC_Init+0xbc>)
 80011c8:	f001 fa38 	bl	800263c <HAL_ADC_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <ADC_Init+0x86>
  {
    Error_Handler();
 80011d2:	f000 fcc3 	bl	8001b5c <Error_Handler>
  }

  /** Configure initial ADC channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <ADC_Init+0xc4>)
 80011d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011da:	2306      	movs	r3, #6
 80011dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80011de:	2302      	movs	r3, #2
 80011e0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011e2:	237f      	movs	r3, #127	; 0x7f
 80011e4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011e6:	2304      	movs	r3, #4
 80011e8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ee:	463b      	mov	r3, r7
 80011f0:	4619      	mov	r1, r3
 80011f2:	4806      	ldr	r0, [pc, #24]	; (800120c <ADC_Init+0xbc>)
 80011f4:	f001 fc68 	bl	8002ac8 <HAL_ADC_ConfigChannel>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <ADC_Init+0xb2>
  {
    Error_Handler();
 80011fe:	f000 fcad 	bl	8001b5c <Error_Handler>
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
	  {
		Error_Handler();
	  }
  }
}
 8001202:	bf00      	nop
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000c8 	.word	0x200000c8
 8001210:	50040000 	.word	0x50040000
 8001214:	2a000400 	.word	0x2a000400

08001218 <ADC_Temp_Thread_Start>:

// Initializes the thread and event flags in charge of calculating the temperature values form PT1000
void ADC_Temp_Thread_Start(io_module_t *IO)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	TempCalcHandle = osThreadNew(CalculateTemp_Thread, NULL, &TempCalc_attributes);
 8001220:	4a05      	ldr	r2, [pc, #20]	; (8001238 <ADC_Temp_Thread_Start+0x20>)
 8001222:	2100      	movs	r1, #0
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <ADC_Temp_Thread_Start+0x24>)
 8001226:	f008 fb57 	bl	80098d8 <osThreadNew>
 800122a:	4603      	mov	r3, r0
 800122c:	4a04      	ldr	r2, [pc, #16]	; (8001240 <ADC_Temp_Thread_Start+0x28>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	0800f0c0 	.word	0x0800f0c0
 800123c:	080013c9 	.word	0x080013c9
 8001240:	2000006c 	.word	0x2000006c

08001244 <Control_Thread_Init>:


// Initializes required components for Control algorithm thread
void Control_Thread_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
	ControlHandle = osThreadNew(ControlTask, &rooms, &Control_attributes);
 800124a:	4a18      	ldr	r2, [pc, #96]	; (80012ac <Control_Thread_Init+0x68>)
 800124c:	4918      	ldr	r1, [pc, #96]	; (80012b0 <Control_Thread_Init+0x6c>)
 800124e:	4819      	ldr	r0, [pc, #100]	; (80012b4 <Control_Thread_Init+0x70>)
 8001250:	f008 fb42 	bl	80098d8 <osThreadNew>
 8001254:	4603      	mov	r3, r0
 8001256:	4a18      	ldr	r2, [pc, #96]	; (80012b8 <Control_Thread_Init+0x74>)
 8001258:	6013      	str	r3, [r2, #0]
	controlTimerHandle = osTimerNew(ControlExecTim, osTimerPeriodic, NULL, &controlTimer_attributes);
 800125a:	4b18      	ldr	r3, [pc, #96]	; (80012bc <Control_Thread_Init+0x78>)
 800125c:	2200      	movs	r2, #0
 800125e:	2101      	movs	r1, #1
 8001260:	4817      	ldr	r0, [pc, #92]	; (80012c0 <Control_Thread_Init+0x7c>)
 8001262:	f008 fccb 	bl	8009bfc <osTimerNew>
 8001266:	4603      	mov	r3, r0
 8001268:	4a16      	ldr	r2, [pc, #88]	; (80012c4 <Control_Thread_Init+0x80>)
 800126a:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < N_ROOMS; i++)
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	e013      	b.n	800129a <Control_Thread_Init+0x56>
	{
		TwaTimerHandle[i] = osTimerNew(TwaControlTim, osTimerOnce,&rooms[i], &TwaTimer_attributes);
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	4613      	mov	r3, r2
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	1a9b      	subs	r3, r3, r2
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	4a0c      	ldr	r2, [pc, #48]	; (80012b0 <Control_Thread_Init+0x6c>)
 800127e:	441a      	add	r2, r3
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <Control_Thread_Init+0x84>)
 8001282:	2100      	movs	r1, #0
 8001284:	4811      	ldr	r0, [pc, #68]	; (80012cc <Control_Thread_Init+0x88>)
 8001286:	f008 fcb9 	bl	8009bfc <osTimerNew>
 800128a:	4602      	mov	r2, r0
 800128c:	4910      	ldr	r1, [pc, #64]	; (80012d0 <Control_Thread_Init+0x8c>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < N_ROOMS; i++)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3301      	adds	r3, #1
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2b00      	cmp	r3, #0
 800129e:	dde8      	ble.n	8001272 <Control_Thread_Init+0x2e>
	}
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	0800f0e4 	.word	0x0800f0e4
 80012b0:	20000088 	.word	0x20000088
 80012b4:	080012d9 	.word	0x080012d9
 80012b8:	20000070 	.word	0x20000070
 80012bc:	0800f108 	.word	0x0800f108
 80012c0:	08001549 	.word	0x08001549
 80012c4:	20000074 	.word	0x20000074
 80012c8:	0800f118 	.word	0x0800f118
 80012cc:	08001569 	.word	0x08001569
 80012d0:	20000078 	.word	0x20000078
 80012d4:	00000000 	.word	0x00000000

080012d8 <ControlTask>:


#if MODE == 0

real_T Output;
void ControlTask(void *argument){
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	osTimerStart(controlTimerHandle, CONTROLFREQ);
 80012e0:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <ControlTask+0xd8>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f247 5130 	movw	r1, #30000	; 0x7530
 80012e8:	4618      	mov	r0, r3
 80012ea:	f008 fd03 	bl	8009cf4 <osTimerStart>
	io_module_t *IO = (io_module_t *)argument;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	60bb      	str	r3, [r7, #8]

		// Request room temperature ¿Function?, run control algorithm and get an output
		// Check output and change state of the TWA based on it.
		// Run this loop CONTROLFREQ

		osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 80012f2:	f04f 32ff 	mov.w	r2, #4294967295
 80012f6:	2100      	movs	r1, #0
 80012f8:	2001      	movs	r0, #1
 80012fa:	f008 fbcd 	bl	8009a98 <osThreadFlagsWait>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80012fe:	2201      	movs	r2, #1
 8001300:	2101      	movs	r1, #1
 8001302:	482c      	ldr	r0, [pc, #176]	; (80013b4 <ControlTask+0xdc>)
 8001304:	f002 ffec 	bl	80042e0 <HAL_GPIO_WritePin>

		for(int i = 0; i < N_ROOMS; i++)
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e046      	b.n	800139c <ControlTask+0xc4>
		{
			Output = PID0_step(&rooms[i]);
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	4613      	mov	r3, r2
 8001312:	00db      	lsls	r3, r3, #3
 8001314:	1a9b      	subs	r3, r3, r2
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	4a27      	ldr	r2, [pc, #156]	; (80013b8 <ControlTask+0xe0>)
 800131a:	4413      	add	r3, r2
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fd73 	bl	8000e08 <PID0_step>
 8001322:	eeb0 7a40 	vmov.f32	s14, s0
 8001326:	eef0 7a60 	vmov.f32	s15, s1
 800132a:	4b24      	ldr	r3, [pc, #144]	; (80013bc <ControlTask+0xe4>)
 800132c:	ed83 7b00 	vstr	d7, [r3]
			// Timer based on PID output
			if(Output!= 0)
 8001330:	4b22      	ldr	r3, [pc, #136]	; (80013bc <ControlTask+0xe4>)
 8001332:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001336:	f04f 0200 	mov.w	r2, #0
 800133a:	f04f 0300 	mov.w	r3, #0
 800133e:	f7ff fb43 	bl	80009c8 <__aeabi_dcmpeq>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d126      	bne.n	8001396 <ControlTask+0xbe>
			{
				HAL_GPIO_WritePin(TWA2_GPIO_Port, IO->Twa, 1);
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	8b5b      	ldrh	r3, [r3, #26]
 800134c:	2201      	movs	r2, #1
 800134e:	4619      	mov	r1, r3
 8001350:	4818      	ldr	r0, [pc, #96]	; (80013b4 <ControlTask+0xdc>)
 8001352:	f002 ffc5 	bl	80042e0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8001356:	2201      	movs	r2, #1
 8001358:	2102      	movs	r1, #2
 800135a:	4816      	ldr	r0, [pc, #88]	; (80013b4 <ControlTask+0xdc>)
 800135c:	f002 ffc0 	bl	80042e0 <HAL_GPIO_WritePin>
				bitWrite(IO, 1);
 8001360:	2101      	movs	r1, #1
 8001362:	68b8      	ldr	r0, [r7, #8]
 8001364:	f000 f8b8 	bl	80014d8 <bitWrite>
				osTimerStart(TwaTimerHandle[i], Output*CONTROLFREQ);
 8001368:	4a15      	ldr	r2, [pc, #84]	; (80013c0 <ControlTask+0xe8>)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <ControlTask+0xe4>)
 8001372:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001376:	a30c      	add	r3, pc, #48	; (adr r3, 80013a8 <ControlTask+0xd0>)
 8001378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137c:	f7ff f8bc 	bl	80004f8 <__aeabi_dmul>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f7ff fb50 	bl	8000a2c <__aeabi_d2uiz>
 800138c:	4603      	mov	r3, r0
 800138e:	4619      	mov	r1, r3
 8001390:	4620      	mov	r0, r4
 8001392:	f008 fcaf 	bl	8009cf4 <osTimerStart>
		for(int i = 0; i < N_ROOMS; i++)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	3301      	adds	r3, #1
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	ddb5      	ble.n	800130e <ControlTask+0x36>
		osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 80013a2:	e7a6      	b.n	80012f2 <ControlTask+0x1a>
 80013a4:	f3af 8000 	nop.w
 80013a8:	00000000 	.word	0x00000000
 80013ac:	40dd4c00 	.word	0x40dd4c00
 80013b0:	20000074 	.word	0x20000074
 80013b4:	48000400 	.word	0x48000400
 80013b8:	20000088 	.word	0x20000088
 80013bc:	200000c0 	.word	0x200000c0
 80013c0:	20000078 	.word	0x20000078
 80013c4:	00000000 	.word	0x00000000

080013c8 <CalculateTemp_Thread>:
#if MODE == 2


#endif

void CalculateTemp_Thread(void *argument){
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	uint16_t *temp;
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013d0:	217f      	movs	r1, #127	; 0x7f
 80013d2:	483d      	ldr	r0, [pc, #244]	; (80014c8 <CalculateTemp_Thread+0x100>)
 80013d4:	f002 f994 	bl	8003700 <HAL_ADCEx_Calibration_Start>

	for(;;)
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCrawReading,N_ROOMS);
 80013d8:	2201      	movs	r2, #1
 80013da:	493c      	ldr	r1, [pc, #240]	; (80014cc <CalculateTemp_Thread+0x104>)
 80013dc:	483a      	ldr	r0, [pc, #232]	; (80014c8 <CalculateTemp_Thread+0x100>)
 80013de:	f001 fa79 	bl	80028d4 <HAL_ADC_Start_DMA>
		osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 80013e2:	f04f 32ff 	mov.w	r2, #4294967295
 80013e6:	2100      	movs	r1, #0
 80013e8:	2001      	movs	r0, #1
 80013ea:	f008 fb55 	bl	8009a98 <osThreadFlagsWait>

		for(int i = 0; i < N_ROOMS; i++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	e051      	b.n	8001498 <CalculateTemp_Thread+0xd0>
		{
			ADCvoltage[i] = ADCrawReading[i] * 0.00080566;
 80013f4:	4a35      	ldr	r2, [pc, #212]	; (80014cc <CalculateTemp_Thread+0x104>)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff f810 	bl	8000424 <__aeabi_i2d>
 8001404:	a32a      	add	r3, pc, #168	; (adr r3, 80014b0 <CalculateTemp_Thread+0xe8>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7ff f875 	bl	80004f8 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	482f      	ldr	r0, [pc, #188]	; (80014d0 <CalculateTemp_Thread+0x108>)
 8001414:	68f9      	ldr	r1, [r7, #12]
 8001416:	00c9      	lsls	r1, r1, #3
 8001418:	4401      	add	r1, r0
 800141a:	e9c1 2300 	strd	r2, r3, [r1]
			rooms[i].TempRoom = (ADCvoltage[i]*49.02) - 24.20;
 800141e:	4a2c      	ldr	r2, [pc, #176]	; (80014d0 <CalculateTemp_Thread+0x108>)
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4413      	add	r3, r2
 8001426:	e9d3 0100 	ldrd	r0, r1, [r3]
 800142a:	a323      	add	r3, pc, #140	; (adr r3, 80014b8 <CalculateTemp_Thread+0xf0>)
 800142c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001430:	f7ff f862 	bl	80004f8 <__aeabi_dmul>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4610      	mov	r0, r2
 800143a:	4619      	mov	r1, r3
 800143c:	a320      	add	r3, pc, #128	; (adr r3, 80014c0 <CalculateTemp_Thread+0xf8>)
 800143e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001442:	f7fe fea1 	bl	8000188 <__aeabi_dsub>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4610      	mov	r0, r2
 800144c:	4619      	mov	r1, r3
 800144e:	4c21      	ldr	r4, [pc, #132]	; (80014d4 <CalculateTemp_Thread+0x10c>)
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	4613      	mov	r3, r2
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	1a9b      	subs	r3, r3, r2
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	4423      	add	r3, r4
 800145c:	3310      	adds	r3, #16
 800145e:	e9c3 0100 	strd	r0, r1, [r3]

			temp = &rooms->u16regsRO[i];
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <CalculateTemp_Thread+0x10c>)
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	60bb      	str	r3, [r7, #8]
			*temp = (uint16_t)rooms[i].TempRoom;
 800146e:	4919      	ldr	r1, [pc, #100]	; (80014d4 <CalculateTemp_Thread+0x10c>)
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	4613      	mov	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	1a9b      	subs	r3, r3, r2
 8001478:	00db      	lsls	r3, r3, #3
 800147a:	440b      	add	r3, r1
 800147c:	3310      	adds	r3, #16
 800147e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f7ff fad1 	bl	8000a2c <__aeabi_d2uiz>
 800148a:	4603      	mov	r3, r0
 800148c:	b29a      	uxth	r2, r3
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	801a      	strh	r2, [r3, #0]
		for(int i = 0; i < N_ROOMS; i++)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	3301      	adds	r3, #1
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	ddaa      	ble.n	80013f4 <CalculateTemp_Thread+0x2c>
		}

		HAL_ADC_Stop_DMA(&hadc1);
 800149e:	480a      	ldr	r0, [pc, #40]	; (80014c8 <CalculateTemp_Thread+0x100>)
 80014a0:	f001 fa9c 	bl	80029dc <HAL_ADC_Stop_DMA>
		osDelay(1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f008 fb78 	bl	8009b9a <osDelay>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADCrawReading,N_ROOMS);
 80014aa:	e795      	b.n	80013d8 <CalculateTemp_Thread+0x10>
 80014ac:	f3af 8000 	nop.w
 80014b0:	ad045a83 	.word	0xad045a83
 80014b4:	3f4a665d 	.word	0x3f4a665d
 80014b8:	5c28f5c3 	.word	0x5c28f5c3
 80014bc:	4048828f 	.word	0x4048828f
 80014c0:	33333333 	.word	0x33333333
 80014c4:	40383333 	.word	0x40383333
 80014c8:	200000c8 	.word	0x200000c8
 80014cc:	2000007c 	.word	0x2000007c
 80014d0:	20000080 	.word	0x20000080
 80014d4:	20000088 	.word	0x20000088

080014d8 <bitWrite>:

}


void bitWrite(io_module_t * IO, uint8_t val)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	460b      	mov	r3, r1
 80014e2:	70fb      	strb	r3, [r7, #3]
	uint16_t *temp;
	uint8_t pos = IO->CoilNR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7f1b      	ldrb	r3, [r3, #28]
 80014e8:	73fb      	strb	r3, [r7, #15]
	temp = &IO->u16regsCoilsRO[pos/16];
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	68da      	ldr	r2, [r3, #12]
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	091b      	lsrs	r3, r3, #4
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	60bb      	str	r3, [r7, #8]

	if (val == 1) {
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d10d      	bne.n	800151c <bitWrite+0x44>
		*temp |= (1UL << (pos%16));
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	881a      	ldrh	r2, [r3, #0]
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	2101      	movs	r1, #1
 800150c:	fa01 f303 	lsl.w	r3, r1, r3
 8001510:	b29b      	uxth	r3, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	b29a      	uxth	r2, r3
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	801a      	strh	r2, [r3, #0]
	}
	else {
		*temp &= ~(1UL << (pos%16));
	}
}
 800151a:	e00e      	b.n	800153a <bitWrite+0x62>
		*temp &= ~(1UL << (pos%16));
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	881a      	ldrh	r2, [r3, #0]
 8001520:	7bfb      	ldrb	r3, [r7, #15]
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	2101      	movs	r1, #1
 8001528:	fa01 f303 	lsl.w	r3, r1, r3
 800152c:	b29b      	uxth	r3, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	b29b      	uxth	r3, r3
 8001532:	4013      	ands	r3, r2
 8001534:	b29a      	uxth	r2, r3
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	801a      	strh	r2, [r3, #0]
}
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <ControlExecTim>:
}


/* ControlExecTim function */
void ControlExecTim(void *argument)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlExecTim */
	osThreadFlagsSet(ControlHandle, 0x01);
 8001550:	4b04      	ldr	r3, [pc, #16]	; (8001564 <ControlExecTim+0x1c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2101      	movs	r1, #1
 8001556:	4618      	mov	r0, r3
 8001558:	f008 fa50 	bl	80099fc <osThreadFlagsSet>
  /* USER CODE END ControlExecTim */
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000070 	.word	0x20000070

08001568 <TwaControlTim>:


// TWA control callback
void TwaControlTim(void *argument)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	io_module_t *IO = (io_module_t *)argument;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(TWA2_GPIO_Port, IO->Twa, 0);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	8b5b      	ldrh	r3, [r3, #26]
 8001578:	2200      	movs	r2, #0
 800157a:	4619      	mov	r1, r3
 800157c:	4807      	ldr	r0, [pc, #28]	; (800159c <TwaControlTim+0x34>)
 800157e:	f002 feaf 	bl	80042e0 <HAL_GPIO_WritePin>
	bitWrite(IO, 0);
 8001582:	2100      	movs	r1, #0
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f7ff ffa7 	bl	80014d8 <bitWrite>
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2102      	movs	r1, #2
 800158e:	4803      	ldr	r0, [pc, #12]	; (800159c <TwaControlTim+0x34>)
 8001590:	f002 fea6 	bl	80042e0 <HAL_GPIO_WritePin>
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	48000400 	.word	0x48000400

080015a0 <HAL_ADC_ConvCpltCallback>:


// ADC complete conversion callback
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	osThreadFlagsSet(TempCalcHandle, 0x01);
 80015a8:	4b04      	ldr	r3, [pc, #16]	; (80015bc <HAL_ADC_ConvCpltCallback+0x1c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2101      	movs	r1, #1
 80015ae:	4618      	mov	r0, r3
 80015b0:	f008 fa24 	bl	80099fc <osThreadFlagsSet>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000006c 	.word	0x2000006c

080015c0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80015c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015d0:	f023 0218 	bic.w	r2, r3, #24
 80015d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4313      	orrs	r3, r2
 80015dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80015f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4313      	orrs	r3, r2
 8001602:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001604:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001608:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4013      	ands	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001610:	68fb      	ldr	r3, [r7, #12]
}
 8001612:	bf00      	nop
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr

0800161e <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001626:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800162a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800162c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4313      	orrs	r3, r2
 8001634:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001636:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800163a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4013      	ands	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	bf00      	nop
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001654:	f000 fd90 	bl	8002178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001658:	f000 f878 	bl	800174c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800165c:	f000 f8ec 	bl	8001838 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001660:	f000 f9f2 	bl	8001a48 <MX_GPIO_Init>
  MX_DMA_Init();
 8001664:	f000 f9ce 	bl	8001a04 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001668:	f000 f958 	bl	800191c <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 800166c:	f000 f9a2 	bl	80019b4 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 8001670:	f000 f914 	bl	800189c <MX_I2C1_Init>
  ADC_Init();
 8001674:	f7ff fd6c 	bl	8001150 <ADC_Init>
  /* USER CODE BEGIN 2 */

  ModbusH.uModbusType = MB_SLAVE;
 8001678:	4b29      	ldr	r3, [pc, #164]	; (8001720 <main+0xd0>)
 800167a:	2203      	movs	r2, #3
 800167c:	701a      	strb	r2, [r3, #0]
  ModbusH.port = &huart1;
 800167e:	4b28      	ldr	r3, [pc, #160]	; (8001720 <main+0xd0>)
 8001680:	4a28      	ldr	r2, [pc, #160]	; (8001724 <main+0xd4>)
 8001682:	605a      	str	r2, [r3, #4]
  ModbusH.u8id = 1;
 8001684:	4b26      	ldr	r3, [pc, #152]	; (8001720 <main+0xd0>)
 8001686:	2201      	movs	r2, #1
 8001688:	721a      	strb	r2, [r3, #8]
  ModbusH.u16timeOut = 1000;
 800168a:	4b25      	ldr	r3, [pc, #148]	; (8001720 <main+0xd0>)
 800168c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001690:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
  ModbusH.EN_Port = DE_EN_GPIO_Port;
 8001694:	4b22      	ldr	r3, [pc, #136]	; (8001720 <main+0xd0>)
 8001696:	4a24      	ldr	r2, [pc, #144]	; (8001728 <main+0xd8>)
 8001698:	60da      	str	r2, [r3, #12]
  ModbusH.EN_Pin = DE_EN_Pin;
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <main+0xd0>)
 800169c:	2240      	movs	r2, #64	; 0x40
 800169e:	821a      	strh	r2, [r3, #16]
  ModbusH.u16regsHR = Holding_Registers_Database;
 80016a0:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <main+0xd0>)
 80016a2:	4a22      	ldr	r2, [pc, #136]	; (800172c <main+0xdc>)
 80016a4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  ModbusH.u16regsRO = Input_Registers_Database;
 80016a8:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <main+0xd0>)
 80016aa:	4a21      	ldr	r2, [pc, #132]	; (8001730 <main+0xe0>)
 80016ac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  ModbusH.u16regsCoils = Holding_Coils_Database;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <main+0xd0>)
 80016b2:	4a20      	ldr	r2, [pc, #128]	; (8001734 <main+0xe4>)
 80016b4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  ModbusH.u16regsCoilsRO = Input_Coils_Database;
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <main+0xd0>)
 80016ba:	4a1f      	ldr	r2, [pc, #124]	; (8001738 <main+0xe8>)
 80016bc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  ModbusH.u16regHR_size = sizeof(Holding_Registers_Database)/sizeof(Holding_Registers_Database[0]);
 80016c0:	4b17      	ldr	r3, [pc, #92]	; (8001720 <main+0xd0>)
 80016c2:	220a      	movs	r2, #10
 80016c4:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
  ModbusH.u16regRO_size = sizeof(Input_Registers_Database)/sizeof(Input_Registers_Database[0]);
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <main+0xd0>)
 80016ca:	220a      	movs	r2, #10
 80016cc:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
  ModbusH.u16regCoils_size = sizeof(Holding_Coils_Database)/sizeof(Holding_Coils_Database[0]);
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <main+0xd0>)
 80016d2:	2203      	movs	r2, #3
 80016d4:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
  ModbusH.u16regCoilsRO_size = sizeof(Input_Coils_Database)/sizeof(Input_Coils_Database[0]);
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <main+0xd0>)
 80016da:	2203      	movs	r2, #3
 80016dc:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
  ModbusH.xTypeHW = USART_HW_DMA;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <main+0xd0>)
 80016e2:	2204      	movs	r2, #4
 80016e4:	f883 2154 	strb.w	r2, [r3, #340]	; 0x154

  IO_Module_Init(&IOmodule);
 80016e8:	4814      	ldr	r0, [pc, #80]	; (800173c <main+0xec>)
 80016ea:	f7ff fc61 	bl	8000fb0 <IO_Module_Init>
  Control_Thread_Init();
 80016ee:	f7ff fda9 	bl	8001244 <Control_Thread_Init>

  //Initialize MODBUS library
  ModbusInit(&ModbusH);
 80016f2:	480b      	ldr	r0, [pc, #44]	; (8001720 <main+0xd0>)
 80016f4:	f00b ff62 	bl	800d5bc <ModbusInit>

  //Start capturing traffic on serial Port
  ModbusStart(&ModbusH);
 80016f8:	4809      	ldr	r0, [pc, #36]	; (8001720 <main+0xd0>)
 80016fa:	f00c f801 	bl	800d700 <ModbusStart>
  //ssd1306_Init();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80016fe:	f008 f8a1 	bl	8009844 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001702:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <main+0xf0>)
 8001704:	2100      	movs	r1, #0
 8001706:	480f      	ldr	r0, [pc, #60]	; (8001744 <main+0xf4>)
 8001708:	f008 f8e6 	bl	80098d8 <osThreadNew>
 800170c:	4603      	mov	r3, r0
 800170e:	4a0e      	ldr	r2, [pc, #56]	; (8001748 <main+0xf8>)
 8001710:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ADC_Temp_Thread_Start(&IOmodule);
 8001712:	480a      	ldr	r0, [pc, #40]	; (800173c <main+0xec>)
 8001714:	f7ff fd80 	bl	8001218 <ADC_Temp_Thread_Start>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001718:	f008 f8b8 	bl	800988c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800171c:	e7fe      	b.n	800171c <main+0xcc>
 800171e:	bf00      	nop
 8001720:	2000062c 	.word	0x2000062c
 8001724:	200001e0 	.word	0x200001e0
 8001728:	48000800 	.word	0x48000800
 800172c:	20000018 	.word	0x20000018
 8001730:	200007c0 	.word	0x200007c0
 8001734:	200007d4 	.word	0x200007d4
 8001738:	200007dc 	.word	0x200007dc
 800173c:	20000788 	.word	0x20000788
 8001740:	0800f128 	.word	0x0800f128
 8001744:	08001b29 	.word	0x08001b29
 8001748:	20000628 	.word	0x20000628

0800174c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b09a      	sub	sp, #104	; 0x68
 8001750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001752:	f107 0320 	add.w	r3, r7, #32
 8001756:	2248      	movs	r2, #72	; 0x48
 8001758:	2100      	movs	r1, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f00d fbf6 	bl	800ef4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001760:	1d3b      	adds	r3, r7, #4
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]
 800176e:	615a      	str	r2, [r3, #20]
 8001770:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8001772:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800177c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001780:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8001782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	f023 0303 	bic.w	r3, r3, #3
 800178c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001796:	f002 fff1 	bl	800477c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800179a:	2000      	movs	r0, #0
 800179c:	f7ff ff10 	bl	80015c0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017a0:	4b24      	ldr	r3, [pc, #144]	; (8001834 <SystemClock_Config+0xe8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017a8:	4a22      	ldr	r2, [pc, #136]	; (8001834 <SystemClock_Config+0xe8>)
 80017aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	4b20      	ldr	r3, [pc, #128]	; (8001834 <SystemClock_Config+0xe8>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017b8:	603b      	str	r3, [r7, #0]
 80017ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80017bc:	2327      	movs	r3, #39	; 0x27
 80017be:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80017c6:	2301      	movs	r3, #1
 80017c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017d0:	2301      	movs	r3, #1
 80017d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017d4:	2340      	movs	r3, #64	; 0x40
 80017d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80017d8:	2300      	movs	r3, #0
 80017da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017dc:	2360      	movs	r3, #96	; 0x60
 80017de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017e4:	f107 0320 	add.w	r3, r7, #32
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 fb67 	bl	8004ebc <HAL_RCC_OscConfig>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80017f4:	f000 f9b2 	bl	8001b5c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80017f8:	236f      	movs	r3, #111	; 0x6f
 80017fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80017fc:	2302      	movs	r3, #2
 80017fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2101      	movs	r1, #1
 8001818:	4618      	mov	r0, r3
 800181a:	f003 fec3 	bl	80055a4 <HAL_RCC_ClockConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8001824:	f000 f99a 	bl	8001b5c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001828:	f004 fcb0 	bl	800618c <HAL_RCCEx_EnableMSIPLLMode>
}
 800182c:	bf00      	nop
 800182e:	3768      	adds	r7, #104	; 0x68
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	58000400 	.word	0x58000400

08001838 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b094      	sub	sp, #80	; 0x50
 800183c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800183e:	463b      	mov	r3, r7
 8001840:	2250      	movs	r2, #80	; 0x50
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f00d fb81 	bl	800ef4c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USB
 800184a:	f44f 5314 	mov.w	r3, #9472	; 0x2500
 800184e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001850:	2318      	movs	r3, #24
 8001852:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800185a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800185e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001860:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001864:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK|RCC_PLLSAI1_ADCCLK;
 8001866:	f04f 5388 	mov.w	r3, #285212672	; 0x11000000
 800186a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800186c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001870:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001872:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001876:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001878:	2300      	movs	r3, #0
 800187a:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800187c:	2300      	movs	r3, #0
 800187e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001880:	463b      	mov	r3, r7
 8001882:	4618      	mov	r0, r3
 8001884:	f004 fb0c 	bl	8005ea0 <HAL_RCCEx_PeriphCLKConfig>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 800188e:	f000 f965 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001892:	bf00      	nop
 8001894:	3750      	adds	r7, #80	; 0x50
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a0:	4b1b      	ldr	r3, [pc, #108]	; (8001910 <MX_I2C1_Init+0x74>)
 80018a2:	4a1c      	ldr	r2, [pc, #112]	; (8001914 <MX_I2C1_Init+0x78>)
 80018a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 80018a6:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <MX_I2C1_Init+0x74>)
 80018a8:	4a1b      	ldr	r2, [pc, #108]	; (8001918 <MX_I2C1_Init+0x7c>)
 80018aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018ac:	4b18      	ldr	r3, [pc, #96]	; (8001910 <MX_I2C1_Init+0x74>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b2:	4b17      	ldr	r3, [pc, #92]	; (8001910 <MX_I2C1_Init+0x74>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018b8:	4b15      	ldr	r3, [pc, #84]	; (8001910 <MX_I2C1_Init+0x74>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018be:	4b14      	ldr	r3, [pc, #80]	; (8001910 <MX_I2C1_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018c4:	4b12      	ldr	r3, [pc, #72]	; (8001910 <MX_I2C1_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ca:	4b11      	ldr	r3, [pc, #68]	; (8001910 <MX_I2C1_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <MX_I2C1_Init+0x74>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018d6:	480e      	ldr	r0, [pc, #56]	; (8001910 <MX_I2C1_Init+0x74>)
 80018d8:	f002 fd1a 	bl	8004310 <HAL_I2C_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80018e2:	f000 f93b 	bl	8001b5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018e6:	2100      	movs	r1, #0
 80018e8:	4809      	ldr	r0, [pc, #36]	; (8001910 <MX_I2C1_Init+0x74>)
 80018ea:	f002 fdac 	bl	8004446 <HAL_I2CEx_ConfigAnalogFilter>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80018f4:	f000 f932 	bl	8001b5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018f8:	2100      	movs	r1, #0
 80018fa:	4805      	ldr	r0, [pc, #20]	; (8001910 <MX_I2C1_Init+0x74>)
 80018fc:	f002 fdee 	bl	80044dc <HAL_I2CEx_ConfigDigitalFilter>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001906:	f000 f929 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	2000018c 	.word	0x2000018c
 8001914:	40005400 	.word	0x40005400
 8001918:	00300f38 	.word	0x00300f38

0800191c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001920:	4b22      	ldr	r3, [pc, #136]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001922:	4a23      	ldr	r2, [pc, #140]	; (80019b0 <MX_USART1_UART_Init+0x94>)
 8001924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001926:	4b21      	ldr	r3, [pc, #132]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001928:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800192c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800192e:	4b1f      	ldr	r3, [pc, #124]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001934:	4b1d      	ldr	r3, [pc, #116]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001936:	2200      	movs	r2, #0
 8001938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800193a:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <MX_USART1_UART_Init+0x90>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001940:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001942:	220c      	movs	r2, #12
 8001944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001946:	4b19      	ldr	r3, [pc, #100]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001948:	2200      	movs	r2, #0
 800194a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800194c:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_USART1_UART_Init+0x90>)
 800194e:	2200      	movs	r2, #0
 8001950:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001952:	4b16      	ldr	r3, [pc, #88]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001954:	2200      	movs	r2, #0
 8001956:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001958:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_USART1_UART_Init+0x90>)
 800195a:	2200      	movs	r2, #0
 800195c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001960:	2200      	movs	r2, #0
 8001962:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001964:	4811      	ldr	r0, [pc, #68]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001966:	f004 ffa3 	bl	80068b0 <HAL_UART_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001970:	f000 f8f4 	bl	8001b5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001974:	2100      	movs	r1, #0
 8001976:	480d      	ldr	r0, [pc, #52]	; (80019ac <MX_USART1_UART_Init+0x90>)
 8001978:	f007 fdc5 	bl	8009506 <HAL_UARTEx_SetTxFifoThreshold>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001982:	f000 f8eb 	bl	8001b5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001986:	2100      	movs	r1, #0
 8001988:	4808      	ldr	r0, [pc, #32]	; (80019ac <MX_USART1_UART_Init+0x90>)
 800198a:	f007 fdfa 	bl	8009582 <HAL_UARTEx_SetRxFifoThreshold>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001994:	f000 f8e2 	bl	8001b5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001998:	4804      	ldr	r0, [pc, #16]	; (80019ac <MX_USART1_UART_Init+0x90>)
 800199a:	f007 fd7b 	bl	8009494 <HAL_UARTEx_DisableFifoMode>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80019a4:	f000 f8da 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200001e0 	.word	0x200001e0
 80019b0:	40013800 	.word	0x40013800

080019b4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80019b8:	4b10      	ldr	r3, [pc, #64]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019ba:	4a11      	ldr	r2, [pc, #68]	; (8001a00 <MX_USB_PCD_Init+0x4c>)
 80019bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019c0:	2208      	movs	r2, #8
 80019c2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80019c4:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019c6:	2202      	movs	r2, #2
 80019c8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019ca:	4b0c      	ldr	r3, [pc, #48]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019cc:	2202      	movs	r2, #2
 80019ce:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80019d6:	4b09      	ldr	r3, [pc, #36]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80019e8:	4804      	ldr	r0, [pc, #16]	; (80019fc <MX_USB_PCD_Init+0x48>)
 80019ea:	f002 fdc3 	bl	8004574 <HAL_PCD_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 80019f4:	f000 f8b2 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000334 	.word	0x20000334
 8001a00:	40006800 	.word	0x40006800

08001a04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001a08:	2004      	movs	r0, #4
 8001a0a:	f7ff fdef 	bl	80015ec <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f7ff fdec 	bl	80015ec <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2105      	movs	r1, #5
 8001a18:	200b      	movs	r0, #11
 8001a1a:	f001 ff8b 	bl	8003934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a1e:	200b      	movs	r0, #11
 8001a20:	f001 ffa2 	bl	8003968 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2105      	movs	r1, #5
 8001a28:	200c      	movs	r0, #12
 8001a2a:	f001 ff83 	bl	8003934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a2e:	200c      	movs	r0, #12
 8001a30:	f001 ff9a 	bl	8003968 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001a34:	2200      	movs	r2, #0
 8001a36:	2105      	movs	r1, #5
 8001a38:	200d      	movs	r0, #13
 8001a3a:	f001 ff7b 	bl	8003934 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a3e:	200d      	movs	r0, #13
 8001a40:	f001 ff92 	bl	8003968 <HAL_NVIC_EnableIRQ>

}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4e:	1d3b      	adds	r3, r7, #4
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5c:	2004      	movs	r0, #4
 8001a5e:	f7ff fdde 	bl	800161e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2002      	movs	r0, #2
 8001a64:	f7ff fddb 	bl	800161e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff fdd8 	bl	800161e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6e:	2008      	movs	r0, #8
 8001a70:	f7ff fdd5 	bl	800161e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2102      	movs	r1, #2
 8001a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a7c:	f002 fc30 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|TWA4_Pin|TWA1_Pin
 8001a80:	2200      	movs	r2, #0
 8001a82:	f24f 0103 	movw	r1, #61443	; 0xf003
 8001a86:	4825      	ldr	r0, [pc, #148]	; (8001b1c <MX_GPIO_Init+0xd4>)
 8001a88:	f002 fc2a 	bl	80042e0 <HAL_GPIO_WritePin>
                          |TWA2_Pin|TWA3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DE_EN_GPIO_Port, DE_EN_Pin, GPIO_PIN_RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2140      	movs	r1, #64	; 0x40
 8001a90:	4823      	ldr	r0, [pc, #140]	; (8001b20 <MX_GPIO_Init+0xd8>)
 8001a92:	f002 fc25 	bl	80042e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a96:	2302      	movs	r3, #2
 8001a98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	1d3b      	adds	r3, r7, #4
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aae:	f002 faa7 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ab2:	2310      	movs	r3, #16
 8001ab4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4817      	ldr	r0, [pc, #92]	; (8001b20 <MX_GPIO_Init+0xd8>)
 8001ac4:	f002 fa9c 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin TWA4_Pin TWA1_Pin
                           TWA2_Pin TWA3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|TWA4_Pin|TWA1_Pin
 8001ac8:	f24f 0303 	movw	r3, #61443	; 0xf003
 8001acc:	607b      	str	r3, [r7, #4]
                          |TWA2_Pin|TWA3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4619      	mov	r1, r3
 8001ade:	480f      	ldr	r0, [pc, #60]	; (8001b1c <MX_GPIO_Init+0xd4>)
 8001ae0:	f002 fa8e 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pin : DE_EN_Pin */
  GPIO_InitStruct.Pin = DE_EN_Pin;
 8001ae4:	2340      	movs	r3, #64	; 0x40
 8001ae6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DE_EN_GPIO_Port, &GPIO_InitStruct);
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	4619      	mov	r1, r3
 8001af8:	4809      	ldr	r0, [pc, #36]	; (8001b20 <MX_GPIO_Init+0xd8>)
 8001afa:	f002 fa81 	bl	8004000 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8001afe:	2303      	movs	r3, #3
 8001b00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b02:	2300      	movs	r3, #0
 8001b04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4805      	ldr	r0, [pc, #20]	; (8001b24 <MX_GPIO_Init+0xdc>)
 8001b10:	f002 fa76 	bl	8004000 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b14:	bf00      	nop
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	48000400 	.word	0x48000400
 8001b20:	48000800 	.word	0x48000800
 8001b24:	48000c00 	.word	0x48000c00

08001b28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


for(;;)
  {
    osDelay(1);
 8001b30:	2001      	movs	r0, #1
 8001b32:	f008 f832 	bl	8009b9a <osDelay>
 8001b36:	e7fb      	b.n	8001b30 <StartDefaultTask+0x8>

08001b38 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d101      	bne.n	8001b4e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b4a:	f000 fb35 	bl	80021b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40014400 	.word	0x40014400

08001b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b60:	b672      	cpsid	i
}
 8001b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <Error_Handler+0x8>

08001b66 <LL_AHB2_GRP1_EnableClock>:
{
 8001b66:	b480      	push	{r7}
 8001b68:	b085      	sub	sp, #20
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4013      	ands	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	bf00      	nop
 8001b8e:	3714      	adds	r7, #20
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ba0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ba6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
}
 8001bbe:	bf00      	nop
 8001bc0:	3714      	adds	r7, #20
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bd6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4013      	ands	r3, r2
 8001bec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bee:	68fb      	ldr	r3, [r7, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	210f      	movs	r1, #15
 8001c04:	f06f 0001 	mvn.w	r0, #1
 8001c08:	f001 fe94 	bl	8003934 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b088      	sub	sp, #32
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a22      	ldr	r2, [pc, #136]	; (8001cb8 <HAL_ADC_MspInit+0xa8>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d13e      	bne.n	8001cb0 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c32:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c36:	f7ff ff96 	bl	8001b66 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f7ff ff93 	bl	8001b66 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001c40:	2360      	movs	r3, #96	; 0x60
 8001c42:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c44:	2303      	movs	r3, #3
 8001c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	4619      	mov	r1, r3
 8001c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c56:	f002 f9d3 	bl	8004000 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8001c5a:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c5c:	4a18      	ldr	r2, [pc, #96]	; (8001cc0 <HAL_ADC_MspInit+0xb0>)
 8001c5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c60:	4b16      	ldr	r3, [pc, #88]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c62:	2205      	movs	r2, #5
 8001c64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c66:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c6c:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c72:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c74:	2280      	movs	r2, #128	; 0x80
 8001c76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c78:	4b10      	ldr	r3, [pc, #64]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c7e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c80:	4b0e      	ldr	r3, [pc, #56]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c86:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c8e:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c94:	4809      	ldr	r0, [pc, #36]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001c96:	f001 fe75 	bl	8003984 <HAL_DMA_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001ca0:	f7ff ff5c 	bl	8001b5c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a05      	ldr	r2, [pc, #20]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001ca8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001caa:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <HAL_ADC_MspInit+0xac>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cb0:	bf00      	nop
 8001cb2:	3720      	adds	r7, #32
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	50040000 	.word	0x50040000
 8001cbc:	2000012c 	.word	0x2000012c
 8001cc0:	40020030 	.word	0x40020030

08001cc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b09c      	sub	sp, #112	; 0x70
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	2250      	movs	r2, #80	; 0x50
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f00d f931 	bl	800ef4c <memset>
  if(hi2c->Instance==I2C1)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a17      	ldr	r2, [pc, #92]	; (8001d4c <HAL_I2C_MspInit+0x88>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d126      	bne.n	8001d42 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cf4:	2304      	movs	r3, #4
 8001cf6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001cf8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4618      	mov	r0, r3
 8001d04:	f004 f8cc 	bl	8005ea0 <HAL_RCCEx_PeriphCLKConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d0e:	f7ff ff25 	bl	8001b5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2002      	movs	r0, #2
 8001d14:	f7ff ff27 	bl	8001b66 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1e:	2312      	movs	r3, #18
 8001d20:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d22:	2300      	movs	r3, #0
 8001d24:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d26:	2300      	movs	r3, #0
 8001d28:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d32:	4619      	mov	r1, r3
 8001d34:	4806      	ldr	r0, [pc, #24]	; (8001d50 <HAL_I2C_MspInit+0x8c>)
 8001d36:	f002 f963 	bl	8004000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d3a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d3e:	f7ff ff2b 	bl	8001b98 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d42:	bf00      	nop
 8001d44:	3770      	adds	r7, #112	; 0x70
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40005400 	.word	0x40005400
 8001d50:	48000400 	.word	0x48000400

08001d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b09c      	sub	sp, #112	; 0x70
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	2250      	movs	r2, #80	; 0x50
 8001d72:	2100      	movs	r1, #0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f00d f8e9 	bl	800ef4c <memset>
  if(huart->Instance==USART1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a43      	ldr	r2, [pc, #268]	; (8001e8c <HAL_UART_MspInit+0x138>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d17f      	bne.n	8001e84 <HAL_UART_MspInit+0x130>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d84:	2301      	movs	r3, #1
 8001d86:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d8c:	f107 030c 	add.w	r3, r7, #12
 8001d90:	4618      	mov	r0, r3
 8001d92:	f004 f885 	bl	8005ea0 <HAL_RCCEx_PeriphCLKConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d9c:	f7ff fede 	bl	8001b5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001da0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001da4:	f7ff ff11 	bl	8001bca <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da8:	2002      	movs	r0, #2
 8001daa:	f7ff fedc 	bl	8001b66 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001dae:	23c0      	movs	r3, #192	; 0xc0
 8001db0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db6:	2301      	movs	r3, #1
 8001db8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dbe:	2307      	movs	r3, #7
 8001dc0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4831      	ldr	r0, [pc, #196]	; (8001e90 <HAL_UART_MspInit+0x13c>)
 8001dca:	f002 f919 	bl	8004000 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001dce:	4b31      	ldr	r3, [pc, #196]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001dd0:	4a31      	ldr	r2, [pc, #196]	; (8001e98 <HAL_UART_MspInit+0x144>)
 8001dd2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001dd4:	4b2f      	ldr	r3, [pc, #188]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001dd6:	220e      	movs	r2, #14
 8001dd8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dda:	4b2e      	ldr	r3, [pc, #184]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001de0:	4b2c      	ldr	r3, [pc, #176]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001de6:	4b2b      	ldr	r3, [pc, #172]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001de8:	2280      	movs	r2, #128	; 0x80
 8001dea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dec:	4b29      	ldr	r3, [pc, #164]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001df2:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001df8:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dfe:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e04:	4823      	ldr	r0, [pc, #140]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001e06:	f001 fdbd 	bl	8003984 <HAL_DMA_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8001e10:	f7ff fea4 	bl	8001b5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a1f      	ldr	r2, [pc, #124]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001e18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	; (8001e94 <HAL_UART_MspInit+0x140>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001e22:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e24:	4a1e      	ldr	r2, [pc, #120]	; (8001ea0 <HAL_UART_MspInit+0x14c>)
 8001e26:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001e28:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e2a:	220f      	movs	r2, #15
 8001e2c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e2e:	4b1b      	ldr	r3, [pc, #108]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e30:	2210      	movs	r2, #16
 8001e32:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e34:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e3c:	2280      	movs	r2, #128	; 0x80
 8001e3e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e40:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001e4c:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e52:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001e58:	4810      	ldr	r0, [pc, #64]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e5a:	f001 fd93 	bl	8003984 <HAL_DMA_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8001e64:	f7ff fe7a 	bl	8001b5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a0c      	ldr	r2, [pc, #48]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e6c:	67da      	str	r2, [r3, #124]	; 0x7c
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	; (8001e9c <HAL_UART_MspInit+0x148>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2105      	movs	r1, #5
 8001e78:	2024      	movs	r0, #36	; 0x24
 8001e7a:	f001 fd5b 	bl	8003934 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e7e:	2024      	movs	r0, #36	; 0x24
 8001e80:	f001 fd72 	bl	8003968 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e84:	bf00      	nop
 8001e86:	3770      	adds	r7, #112	; 0x70
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40013800 	.word	0x40013800
 8001e90:	48000400 	.word	0x48000400
 8001e94:	20000274 	.word	0x20000274
 8001e98:	40020008 	.word	0x40020008
 8001e9c:	200002d4 	.word	0x200002d4
 8001ea0:	4002001c 	.word	0x4002001c

08001ea4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 030c 	add.w	r3, r7, #12
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0f      	ldr	r2, [pc, #60]	; (8001f00 <HAL_PCD_MspInit+0x5c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d118      	bne.n	8001ef8 <HAL_PCD_MspInit+0x54>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	2001      	movs	r0, #1
 8001ec8:	f7ff fe4d 	bl	8001b66 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ecc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ed0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001ede:	230a      	movs	r3, #10
 8001ee0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee2:	f107 030c 	add.w	r3, r7, #12
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eec:	f002 f888 	bl	8004000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001ef0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001ef4:	f7ff fe50 	bl	8001b98 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001ef8:	bf00      	nop
 8001efa:	3720      	adds	r7, #32
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40006800 	.word	0x40006800

08001f04 <LL_APB2_GRP1_EnableClock>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f20:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4013      	ands	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f28:	68fb      	ldr	r3, [r7, #12]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
	...

08001f38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08c      	sub	sp, #48	; 0x30
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	2019      	movs	r0, #25
 8001f4e:	f001 fcf1 	bl	8003934 <HAL_NVIC_SetPriority>
  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001f52:	2019      	movs	r0, #25
 8001f54:	f001 fd08 	bl	8003968 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8001f58:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001f5c:	f7ff ffd2 	bl	8001f04 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f60:	f107 0208 	add.w	r2, r7, #8
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f003 fd06 	bl	800597c <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001f70:	f003 fcee 	bl	8005950 <HAL_RCC_GetPCLK2Freq>
 8001f74:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f78:	4a12      	ldr	r2, [pc, #72]	; (8001fc4 <HAL_InitTick+0x8c>)
 8001f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7e:	0c9b      	lsrs	r3, r3, #18
 8001f80:	3b01      	subs	r3, #1
 8001f82:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8001f84:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <HAL_InitTick+0x90>)
 8001f86:	4a11      	ldr	r2, [pc, #68]	; (8001fcc <HAL_InitTick+0x94>)
 8001f88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HAL_InitTick+0x90>)
 8001f8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f90:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8001f92:	4a0d      	ldr	r2, [pc, #52]	; (8001fc8 <HAL_InitTick+0x90>)
 8001f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f96:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_InitTick+0x90>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <HAL_InitTick+0x90>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8001fa4:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <HAL_InitTick+0x90>)
 8001fa6:	f004 fa08 	bl	80063ba <HAL_TIM_Base_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d104      	bne.n	8001fba <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8001fb0:	4805      	ldr	r0, [pc, #20]	; (8001fc8 <HAL_InitTick+0x90>)
 8001fb2:	f004 fa63 	bl	800647c <HAL_TIM_Base_Start_IT>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	e000      	b.n	8001fbc <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3730      	adds	r7, #48	; 0x30
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	431bde83 	.word	0x431bde83
 8001fc8:	200007e4 	.word	0x200007e4
 8001fcc:	40014400 	.word	0x40014400

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fd4:	e7fe      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	e7fe      	b.n	8001fda <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <BusFault_Handler+0x4>

08001fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <UsageFault_Handler+0x4>

08001fee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <DMA1_Channel1_IRQHandler+0x10>)
 8002002:	f001 fea0 	bl	8003d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000274 	.word	0x20000274

08002010 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002014:	4802      	ldr	r0, [pc, #8]	; (8002020 <DMA1_Channel2_IRQHandler+0x10>)
 8002016:	f001 fe96 	bl	8003d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200002d4 	.word	0x200002d4

08002024 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002028:	4802      	ldr	r0, [pc, #8]	; (8002034 <DMA1_Channel3_IRQHandler+0x10>)
 800202a:	f001 fe8c 	bl	8003d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	2000012c 	.word	0x2000012c

08002038 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800203c:	4802      	ldr	r0, [pc, #8]	; (8002048 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800203e:	f004 fa6b 	bl	8006518 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	200007e4 	.word	0x200007e4

0800204c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002050:	4802      	ldr	r0, [pc, #8]	; (800205c <USART1_IRQHandler+0x10>)
 8002052:	f004 ff41 	bl	8006ed8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200001e0 	.word	0x200001e0

08002060 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8002064:	4b24      	ldr	r3, [pc, #144]	; (80020f8 <SystemInit+0x98>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800206a:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <SystemInit+0x98>)
 800206c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002074:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002088:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800208c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800208e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <SystemInit+0x9c>)
 800209a:	4013      	ands	r3, r2
 800209c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800209e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020aa:	f023 0305 	bic.w	r3, r3, #5
 80020ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80020b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020be:	f023 0301 	bic.w	r3, r3, #1
 80020c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80020c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ca:	4a0d      	ldr	r2, [pc, #52]	; (8002100 <SystemInit+0xa0>)
 80020cc:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80020ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d2:	4a0b      	ldr	r2, [pc, #44]	; (8002100 <SystemInit+0xa0>)
 80020d4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80020e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020ea:	2200      	movs	r2, #0
 80020ec:	619a      	str	r2, [r3, #24]
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00
 80020fc:	faf6fefb 	.word	0xfaf6fefb
 8002100:	22041000 	.word	0x22041000

08002104 <CopyDataInit>:
 8002104:	58d4      	ldr	r4, [r2, r3]
 8002106:	50c4      	str	r4, [r0, r3]
 8002108:	3304      	adds	r3, #4

0800210a <LoopCopyDataInit>:
 800210a:	18c4      	adds	r4, r0, r3
 800210c:	428c      	cmp	r4, r1
 800210e:	d3f9      	bcc.n	8002104 <CopyDataInit>
 8002110:	4770      	bx	lr

08002112 <FillZerobss>:
 8002112:	6003      	str	r3, [r0, #0]
 8002114:	3004      	adds	r0, #4

08002116 <LoopFillZerobss>:
 8002116:	4288      	cmp	r0, r1
 8002118:	d3fb      	bcc.n	8002112 <FillZerobss>
 800211a:	4770      	bx	lr

0800211c <Reset_Handler>:
 800211c:	480c      	ldr	r0, [pc, #48]	; (8002150 <LoopForever+0x2>)
 800211e:	4685      	mov	sp, r0
 8002120:	f7ff ff9e 	bl	8002060 <SystemInit>
 8002124:	480b      	ldr	r0, [pc, #44]	; (8002154 <LoopForever+0x6>)
 8002126:	490c      	ldr	r1, [pc, #48]	; (8002158 <LoopForever+0xa>)
 8002128:	4a0c      	ldr	r2, [pc, #48]	; (800215c <LoopForever+0xe>)
 800212a:	2300      	movs	r3, #0
 800212c:	f7ff ffed 	bl	800210a <LoopCopyDataInit>
 8002130:	480b      	ldr	r0, [pc, #44]	; (8002160 <LoopForever+0x12>)
 8002132:	490c      	ldr	r1, [pc, #48]	; (8002164 <LoopForever+0x16>)
 8002134:	4a0c      	ldr	r2, [pc, #48]	; (8002168 <LoopForever+0x1a>)
 8002136:	2300      	movs	r3, #0
 8002138:	f7ff ffe7 	bl	800210a <LoopCopyDataInit>
 800213c:	480b      	ldr	r0, [pc, #44]	; (800216c <LoopForever+0x1e>)
 800213e:	490c      	ldr	r1, [pc, #48]	; (8002170 <LoopForever+0x22>)
 8002140:	2300      	movs	r3, #0
 8002142:	f7ff ffe8 	bl	8002116 <LoopFillZerobss>
 8002146:	f00c ff09 	bl	800ef5c <__libc_init_array>
 800214a:	f7ff fa81 	bl	8001650 <main>

0800214e <LoopForever>:
 800214e:	e7fe      	b.n	800214e <LoopForever>
 8002150:	20030000 	.word	0x20030000
 8002154:	20000008 	.word	0x20000008
 8002158:	2000003c 	.word	0x2000003c
 800215c:	0800f29c 	.word	0x0800f29c
 8002160:	20030000 	.word	0x20030000
 8002164:	20030000 	.word	0x20030000
 8002168:	0800f2d0 	.word	0x0800f2d0
 800216c:	20000040 	.word	0x20000040
 8002170:	20002190 	.word	0x20002190

08002174 <ADC1_IRQHandler>:
 8002174:	e7fe      	b.n	8002174 <ADC1_IRQHandler>
	...

08002178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800217e:	2300      	movs	r3, #0
 8002180:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002182:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <HAL_Init+0x3c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a0b      	ldr	r2, [pc, #44]	; (80021b4 <HAL_Init+0x3c>)
 8002188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800218c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800218e:	2003      	movs	r0, #3
 8002190:	f001 fbc5 	bl	800391e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002194:	200f      	movs	r0, #15
 8002196:	f7ff fecf 	bl	8001f38 <HAL_InitTick>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d002      	beq.n	80021a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	71fb      	strb	r3, [r7, #7]
 80021a4:	e001      	b.n	80021aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021a6:	f7ff fd29 	bl	8001bfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021aa:	79fb      	ldrb	r3, [r7, #7]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	58004000 	.word	0x58004000

080021b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <HAL_IncTick+0x20>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b06      	ldr	r3, [pc, #24]	; (80021dc <HAL_IncTick+0x24>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4413      	add	r3, r2
 80021c8:	4a04      	ldr	r2, [pc, #16]	; (80021dc <HAL_IncTick+0x24>)
 80021ca:	6013      	str	r3, [r2, #0]
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000034 	.word	0x20000034
 80021dc:	20000830 	.word	0x20000830

080021e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return uwTick;
 80021e4:	4b03      	ldr	r3, [pc, #12]	; (80021f4 <HAL_GetTick+0x14>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	20000830 	.word	0x20000830

080021f8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80021fc:	4b03      	ldr	r3, [pc, #12]	; (800220c <HAL_GetTickPrio+0x14>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000030 	.word	0x20000030

08002210 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	609a      	str	r2, [r3, #8]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800226c:	4618      	mov	r0, r3
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002278:	b480      	push	{r7}
 800227a:	b087      	sub	sp, #28
 800227c:	af00      	add	r7, sp, #0
 800227e:	60f8      	str	r0, [r7, #12]
 8002280:	60b9      	str	r1, [r7, #8]
 8002282:	607a      	str	r2, [r7, #4]
 8002284:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	3360      	adds	r3, #96	; 0x60
 800228a:	461a      	mov	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	4b08      	ldr	r3, [pc, #32]	; (80022bc <LL_ADC_SetOffset+0x44>)
 800229a:	4013      	ands	r3, r2
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	430a      	orrs	r2, r1
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022b0:	bf00      	nop
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	03fff000 	.word	0x03fff000

080022c0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	3360      	adds	r3, #96	; 0x60
 80022ce:	461a      	mov	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3360      	adds	r3, #96	; 0x60
 80022fc:	461a      	mov	r2, r3
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	431a      	orrs	r2, r3
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002316:	bf00      	nop
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800233a:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800233c:	4618      	mov	r0, r3
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3330      	adds	r3, #48	; 0x30
 8002358:	461a      	mov	r2, r3
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	f003 030c 	and.w	r3, r3, #12
 8002364:	4413      	add	r3, r2
 8002366:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f003 031f 	and.w	r3, r3, #31
 8002372:	211f      	movs	r1, #31
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	401a      	ands	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	0e9b      	lsrs	r3, r3, #26
 8002380:	f003 011f 	and.w	r1, r3, #31
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	f003 031f 	and.w	r3, r3, #31
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	431a      	orrs	r2, r3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002394:	bf00      	nop
 8002396:	371c      	adds	r7, #28
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b087      	sub	sp, #28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	3314      	adds	r3, #20
 80023b0:	461a      	mov	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	0e5b      	lsrs	r3, r3, #25
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	4413      	add	r3, r2
 80023be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	0d1b      	lsrs	r3, r3, #20
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2107      	movs	r1, #7
 80023ce:	fa01 f303 	lsl.w	r3, r1, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	401a      	ands	r2, r3
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	0d1b      	lsrs	r3, r3, #20
 80023da:	f003 031f 	and.w	r3, r3, #31
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	fa01 f303 	lsl.w	r3, r1, r3
 80023e4:	431a      	orrs	r2, r3
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80023ea:	bf00      	nop
 80023ec:	371c      	adds	r7, #28
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
	...

080023f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002410:	43db      	mvns	r3, r3
 8002412:	401a      	ands	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0318 	and.w	r3, r3, #24
 800241a:	4908      	ldr	r1, [pc, #32]	; (800243c <LL_ADC_SetChannelSingleDiff+0x44>)
 800241c:	40d9      	lsrs	r1, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	400b      	ands	r3, r1
 8002422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002426:	431a      	orrs	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800242e:	bf00      	nop
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	0007ffff 	.word	0x0007ffff

08002440 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002450:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6093      	str	r3, [r2, #8]
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002474:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002478:	d101      	bne.n	800247e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800247a:	2301      	movs	r3, #1
 800247c:	e000      	b.n	8002480 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800249c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024c8:	d101      	bne.n	80024ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80024ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80024f0:	f043 0201 	orr.w	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002514:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002518:	f043 0202 	orr.w	r2, r3, #2
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b01      	cmp	r3, #1
 800253e:	d101      	bne.n	8002544 <LL_ADC_IsEnabled+0x18>
 8002540:	2301      	movs	r3, #1
 8002542:	e000      	b.n	8002546 <LL_ADC_IsEnabled+0x1a>
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b02      	cmp	r3, #2
 8002564:	d101      	bne.n	800256a <LL_ADC_IsDisableOngoing+0x18>
 8002566:	2301      	movs	r3, #1
 8002568:	e000      	b.n	800256c <LL_ADC_IsDisableOngoing+0x1a>
 800256a:	2300      	movs	r3, #0
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002588:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800258c:	f043 0204 	orr.w	r2, r3, #4
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025b4:	f043 0210 	orr.w	r2, r3, #16
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	2b04      	cmp	r3, #4
 80025da:	d101      	bne.n	80025e0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80025dc:	2301      	movs	r3, #1
 80025de:	e000      	b.n	80025e2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002602:	f043 0220 	orr.w	r2, r3, #32
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0308 	and.w	r3, r3, #8
 8002626:	2b08      	cmp	r3, #8
 8002628:	d101      	bne.n	800262e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800262a:	2301      	movs	r3, #1
 800262c:	e000      	b.n	8002630 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002644:	2300      	movs	r3, #0
 8002646:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002648:	2300      	movs	r3, #0
 800264a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800264c:	2300      	movs	r3, #0
 800264e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e12e      	b.n	80028b8 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002664:	2b00      	cmp	r3, #0
 8002666:	d109      	bne.n	800267c <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f7ff fad1 	bl	8001c10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff feef 	bl	8002464 <LL_ADC_IsDeepPowerDownEnabled>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d004      	beq.n	8002696 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fed5 	bl	8002440 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff ff0a 	bl	80024b4 <LL_ADC_IsInternalRegulatorEnabled>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d115      	bne.n	80026d2 <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff feee 	bl	800248c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026b0:	4b83      	ldr	r3, [pc, #524]	; (80028c0 <HAL_ADC_Init+0x284>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	099b      	lsrs	r3, r3, #6
 80026b6:	4a83      	ldr	r2, [pc, #524]	; (80028c4 <HAL_ADC_Init+0x288>)
 80026b8:	fba2 2303 	umull	r2, r3, r2, r3
 80026bc:	099b      	lsrs	r3, r3, #6
 80026be:	3301      	adds	r3, #1
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026c4:	e002      	b.n	80026cc <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f9      	bne.n	80026c6 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff feec 	bl	80024b4 <LL_ADC_IsInternalRegulatorEnabled>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d10d      	bne.n	80026fe <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e6:	f043 0210 	orr.w	r2, r3, #16
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f2:	f043 0201 	orr.w	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff ff60 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 8002708:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	2b00      	cmp	r3, #0
 8002714:	f040 80c7 	bne.w	80028a6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b00      	cmp	r3, #0
 800271c:	f040 80c3 	bne.w	80028a6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002724:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002728:	f043 0202 	orr.w	r2, r3, #2
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff fef9 	bl	800252c <LL_ADC_IsEnabled>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10b      	bne.n	8002758 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002740:	4861      	ldr	r0, [pc, #388]	; (80028c8 <HAL_ADC_Init+0x28c>)
 8002742:	f7ff fef3 	bl	800252c <LL_ADC_IsEnabled>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d105      	bne.n	8002758 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4619      	mov	r1, r3
 8002752:	485e      	ldr	r0, [pc, #376]	; (80028cc <HAL_ADC_Init+0x290>)
 8002754:	f7ff fd5c 	bl	8002210 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7e5b      	ldrb	r3, [r3, #25]
 800275c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002762:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002768:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800276e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002776:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002778:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d106      	bne.n	8002798 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278e:	3b01      	subs	r3, #1
 8002790:	045b      	lsls	r3, r3, #17
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279c:	2b00      	cmp	r3, #0
 800279e:	d009      	beq.n	80027b4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ac:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	4b45      	ldr	r3, [pc, #276]	; (80028d0 <HAL_ADC_Init+0x294>)
 80027bc:	4013      	ands	r3, r2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6812      	ldr	r2, [r2, #0]
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	430b      	orrs	r3, r1
 80027c6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff fefb 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 80027d2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff ff1c 	bl	8002616 <LL_ADC_INJ_IsConversionOngoing>
 80027de:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d13d      	bne.n	8002862 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d13a      	bne.n	8002862 <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80027f0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027f8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002808:	f023 0302 	bic.w	r3, r3, #2
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	69b9      	ldr	r1, [r7, #24]
 8002812:	430b      	orrs	r3, r1
 8002814:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800281c:	2b01      	cmp	r3, #1
 800281e:	d118      	bne.n	8002852 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800282a:	f023 0304 	bic.w	r3, r3, #4
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002836:	4311      	orrs	r1, r2
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800283c:	4311      	orrs	r1, r2
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002842:	430a      	orrs	r2, r1
 8002844:	431a      	orrs	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	611a      	str	r2, [r3, #16]
 8002850:	e007      	b.n	8002862 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	691a      	ldr	r2, [r3, #16]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0201 	bic.w	r2, r2, #1
 8002860:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d10c      	bne.n	8002884 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	f023 010f 	bic.w	r1, r3, #15
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	1e5a      	subs	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	631a      	str	r2, [r3, #48]	; 0x30
 8002882:	e007      	b.n	8002894 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 020f 	bic.w	r2, r2, #15
 8002892:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002898:	f023 0303 	bic.w	r3, r3, #3
 800289c:	f043 0201 	orr.w	r2, r3, #1
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	655a      	str	r2, [r3, #84]	; 0x54
 80028a4:	e007      	b.n	80028b6 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028aa:	f043 0210 	orr.w	r2, r3, #16
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	2000002c 	.word	0x2000002c
 80028c4:	053e2d63 	.word	0x053e2d63
 80028c8:	50040000 	.word	0x50040000
 80028cc:	50040300 	.word	0x50040300
 80028d0:	fff0c007 	.word	0xfff0c007

080028d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fe6f 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d167      	bne.n	80029c0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_Start_DMA+0x2a>
 80028fa:	2302      	movs	r3, #2
 80028fc:	e063      	b.n	80029c6 <HAL_ADC_Start_DMA+0xf2>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 fd60 	bl	80033cc <ADC_Enable>
 800290c:	4603      	mov	r3, r0
 800290e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002910:	7dfb      	ldrb	r3, [r7, #23]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d14f      	bne.n	80029b6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800291e:	f023 0301 	bic.w	r3, r3, #1
 8002922:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	655a      	str	r2, [r3, #84]	; 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d006      	beq.n	8002944 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800293a:	f023 0206 	bic.w	r2, r3, #6
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	659a      	str	r2, [r3, #88]	; 0x58
 8002942:	e002      	b.n	800294a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294e:	4a20      	ldr	r2, [pc, #128]	; (80029d0 <HAL_ADC_Start_DMA+0xfc>)
 8002950:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002956:	4a1f      	ldr	r2, [pc, #124]	; (80029d4 <HAL_ADC_Start_DMA+0x100>)
 8002958:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295e:	4a1e      	ldr	r2, [pc, #120]	; (80029d8 <HAL_ADC_Start_DMA+0x104>)
 8002960:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	221c      	movs	r2, #28
 8002968:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f042 0210 	orr.w	r2, r2, #16
 8002980:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f042 0201 	orr.w	r2, r2, #1
 8002990:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	3340      	adds	r3, #64	; 0x40
 800299c:	4619      	mov	r1, r3
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f001 f897 	bl	8003ad4 <HAL_DMA_Start_IT>
 80029a6:	4603      	mov	r3, r0
 80029a8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fde2 	bl	8002578 <LL_ADC_REG_StartConversion>
 80029b4:	e006      	b.n	80029c4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80029be:	e001      	b.n	80029c4 <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029c0:	2302      	movs	r3, #2
 80029c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3718      	adds	r7, #24
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	0800357f 	.word	0x0800357f
 80029d4:	08003657 	.word	0x08003657
 80029d8:	08003673 	.word	0x08003673

080029dc <HAL_ADC_Stop_DMA>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <HAL_ADC_Stop_DMA+0x16>
 80029ee:	2302      	movs	r3, #2
 80029f0:	e051      	b.n	8002a96 <HAL_ADC_Stop_DMA+0xba>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
#if defined(ADC_SUPPORT_2_5_MSPS)
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80029fa:	2103      	movs	r1, #3
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 fc29 	bl	8003254 <ADC_ConversionStop>
 8002a02:	4603      	mov	r3, r0
 8002a04:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d13f      	bne.n	8002a8c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a20:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d10f      	bne.n	8002a4a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f001 f8cb 	bl	8003bca <HAL_DMA_Abort>
 8002a34:	4603      	mov	r3, r0
 8002a36:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d005      	beq.n	8002a4a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0210 	bic.w	r2, r2, #16
 8002a58:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d105      	bne.n	8002a6c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 fd2d 	bl	80034c0 <ADC_Disable>
 8002a66:	4603      	mov	r3, r0
 8002a68:	73fb      	strb	r3, [r7, #15]
 8002a6a:	e002      	b.n	8002a72 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 fd27 	bl	80034c0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <HAL_ADC_Stop_DMA+0xb0>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b0b6      	sub	sp, #216	; 0xd8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <HAL_ADC_ConfigChannel+0x22>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e39f      	b.n	800322a <HAL_ADC_ConfigChannel+0x762>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fd66 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f040 8384 	bne.w	800320c <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	6859      	ldr	r1, [r3, #4]
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	f7ff fc19 	bl	8002348 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fd54 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 8002b20:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fd74 	bl	8002616 <LL_ADC_INJ_IsConversionOngoing>
 8002b2e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 81a6 	bne.w	8002e88 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	f040 81a1 	bne.w	8002e88 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6818      	ldr	r0, [r3, #0]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	461a      	mov	r2, r3
 8002b54:	f7ff fc24 	bl	80023a0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	695a      	ldr	r2, [r3, #20]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	08db      	lsrs	r3, r3, #3
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d00a      	beq.n	8002b90 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6818      	ldr	r0, [r3, #0]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	6919      	ldr	r1, [r3, #16]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002b8a:	f7ff fb75 	bl	8002278 <LL_ADC_SetOffset>
 8002b8e:	e17b      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fb92 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10a      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0xf4>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2100      	movs	r1, #0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff fb87 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	0e9b      	lsrs	r3, r3, #26
 8002bb6:	f003 021f 	and.w	r2, r3, #31
 8002bba:	e01e      	b.n	8002bfa <HAL_ADC_ConfigChannel+0x132>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fb7c 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002bd2:	fa93 f3a3 	rbit	r3, r3
 8002bd6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002bda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002bde:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002be2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8002bea:	2320      	movs	r3, #32
 8002bec:	e004      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8002bee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bf2:	fab3 f383 	clz	r3, r3
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d105      	bne.n	8002c12 <HAL_ADC_ConfigChannel+0x14a>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	0e9b      	lsrs	r3, r3, #26
 8002c0c:	f003 031f 	and.w	r3, r3, #31
 8002c10:	e018      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x17c>
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c1e:	fa93 f3a3 	rbit	r3, r3
 8002c22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8002c36:	2320      	movs	r3, #32
 8002c38:	e004      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8002c3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c3e:	fab3 f383 	clz	r3, r3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d106      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fb4b 	bl	80022ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fb2f 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002c62:	4603      	mov	r3, r0
 8002c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10a      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x1ba>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2101      	movs	r1, #1
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fb24 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	0e9b      	lsrs	r3, r3, #26
 8002c7c:	f003 021f 	and.w	r2, r3, #31
 8002c80:	e01e      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x1f8>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2101      	movs	r1, #1
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff fb19 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002ca0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002ca8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8002cb0:	2320      	movs	r3, #32
 8002cb2:	e004      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8002cb4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cb8:	fab3 f383 	clz	r3, r3
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x210>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	0e9b      	lsrs	r3, r3, #26
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	e018      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x242>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002cec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002cf0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002cf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8002cfc:	2320      	movs	r3, #32
 8002cfe:	e004      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8002d00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d106      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2200      	movs	r2, #0
 8002d14:	2101      	movs	r1, #1
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff fae8 	bl	80022ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2102      	movs	r1, #2
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff facc 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10a      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x280>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2102      	movs	r1, #2
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff fac1 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	0e9b      	lsrs	r3, r3, #26
 8002d42:	f003 021f 	and.w	r2, r3, #31
 8002d46:	e01e      	b.n	8002d86 <HAL_ADC_ConfigChannel+0x2be>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff fab6 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002d66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002d6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8002d76:	2320      	movs	r3, #32
 8002d78:	e004      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002d7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d7e:	fab3 f383 	clz	r3, r3
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d105      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x2d6>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	0e9b      	lsrs	r3, r3, #26
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	e016      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x304>
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002daa:	fa93 f3a3 	rbit	r3, r3
 8002dae:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002db0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002db2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002db6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8002dbe:	2320      	movs	r3, #32
 8002dc0:	e004      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8002dc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dc6:	fab3 f383 	clz	r3, r3
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d106      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2102      	movs	r1, #2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fa87 	bl	80022ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2103      	movs	r1, #3
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff fa6b 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x342>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2103      	movs	r1, #3
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff fa60 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002e00:	4603      	mov	r3, r0
 8002e02:	0e9b      	lsrs	r3, r3, #26
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	e017      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x372>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2103      	movs	r1, #3
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff fa55 	bl	80022c0 <LL_ADC_GetOffsetChannel>
 8002e16:	4603      	mov	r3, r0
 8002e18:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e24:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	e003      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8002e30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e32:	fab3 f383 	clz	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	461a      	mov	r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d105      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x38a>
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	0e9b      	lsrs	r3, r3, #26
 8002e4c:	f003 031f 	and.w	r3, r3, #31
 8002e50:	e011      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x3ae>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e5a:	fa93 f3a3 	rbit	r3, r3
 8002e5e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002e60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e62:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002e64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8002e6a:	2320      	movs	r3, #32
 8002e6c:	e003      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8002e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d106      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2103      	movs	r1, #3
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff fa32 	bl	80022ec <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff fb4d 	bl	800252c <LL_ADC_IsEnabled>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f040 81c2 	bne.w	800321e <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	6819      	ldr	r1, [r3, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	f7ff faa6 	bl	80023f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a8e      	ldr	r2, [pc, #568]	; (80030ec <HAL_ADC_ConfigChannel+0x624>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	f040 8130 	bne.w	8003118 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10b      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x418>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	0e9b      	lsrs	r3, r3, #26
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f003 031f 	and.w	r3, r3, #31
 8002ed4:	2b09      	cmp	r3, #9
 8002ed6:	bf94      	ite	ls
 8002ed8:	2301      	movls	r3, #1
 8002eda:	2300      	movhi	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	e019      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x44c>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ee8:	fa93 f3a3 	rbit	r3, r3
 8002eec:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002eee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ef0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8002ef8:	2320      	movs	r3, #32
 8002efa:	e003      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8002efc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002efe:	fab3 f383 	clz	r3, r3
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	3301      	adds	r3, #1
 8002f06:	f003 031f 	and.w	r3, r3, #31
 8002f0a:	2b09      	cmp	r3, #9
 8002f0c:	bf94      	ite	ls
 8002f0e:	2301      	movls	r3, #1
 8002f10:	2300      	movhi	r3, #0
 8002f12:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d079      	beq.n	800300c <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d107      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x46c>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	0e9b      	lsrs	r3, r3, #26
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	069b      	lsls	r3, r3, #26
 8002f2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f32:	e015      	b.n	8002f60 <HAL_ADC_ConfigChannel+0x498>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f44:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002f46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002f4c:	2320      	movs	r3, #32
 8002f4e:	e003      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002f50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f52:	fab3 f383 	clz	r3, r3
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	3301      	adds	r3, #1
 8002f5a:	069b      	lsls	r3, r3, #26
 8002f5c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d109      	bne.n	8002f80 <HAL_ADC_ConfigChannel+0x4b8>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	0e9b      	lsrs	r3, r3, #26
 8002f72:	3301      	adds	r3, #1
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2101      	movs	r1, #1
 8002f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7e:	e017      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x4e8>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f88:	fa93 f3a3 	rbit	r3, r3
 8002f8c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f90:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002f92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8002f98:	2320      	movs	r3, #32
 8002f9a:	e003      	b.n	8002fa4 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8002f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f9e:	fab3 f383 	clz	r3, r3
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	f003 031f 	and.w	r3, r3, #31
 8002faa:	2101      	movs	r1, #1
 8002fac:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb0:	ea42 0103 	orr.w	r1, r2, r3
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10a      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x50e>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	0e9b      	lsrs	r3, r3, #26
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	f003 021f 	and.w	r2, r3, #31
 8002fcc:	4613      	mov	r3, r2
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	4413      	add	r3, r2
 8002fd2:	051b      	lsls	r3, r3, #20
 8002fd4:	e018      	b.n	8003008 <HAL_ADC_ConfigChannel+0x540>
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002fee:	2320      	movs	r3, #32
 8002ff0:	e003      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ff4:	fab3 f383 	clz	r3, r3
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	f003 021f 	and.w	r2, r3, #31
 8003000:	4613      	mov	r3, r2
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	4413      	add	r3, r2
 8003006:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003008:	430b      	orrs	r3, r1
 800300a:	e080      	b.n	800310e <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003014:	2b00      	cmp	r3, #0
 8003016:	d107      	bne.n	8003028 <HAL_ADC_ConfigChannel+0x560>
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	0e9b      	lsrs	r3, r3, #26
 800301e:	3301      	adds	r3, #1
 8003020:	069b      	lsls	r3, r3, #26
 8003022:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003026:	e015      	b.n	8003054 <HAL_ADC_ConfigChannel+0x58c>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003030:	fa93 f3a3 	rbit	r3, r3
 8003034:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003038:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800303a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303c:	2b00      	cmp	r3, #0
 800303e:	d101      	bne.n	8003044 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8003040:	2320      	movs	r3, #32
 8003042:	e003      	b.n	800304c <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003046:	fab3 f383 	clz	r3, r3
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3301      	adds	r3, #1
 800304e:	069b      	lsls	r3, r3, #26
 8003050:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800305c:	2b00      	cmp	r3, #0
 800305e:	d109      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x5ac>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	0e9b      	lsrs	r3, r3, #26
 8003066:	3301      	adds	r3, #1
 8003068:	f003 031f 	and.w	r3, r3, #31
 800306c:	2101      	movs	r1, #1
 800306e:	fa01 f303 	lsl.w	r3, r1, r3
 8003072:	e017      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x5dc>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6a3b      	ldr	r3, [r7, #32]
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	61fb      	str	r3, [r7, #28]
  return result;
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e003      	b.n	8003098 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8003090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	3301      	adds	r3, #1
 800309a:	f003 031f 	and.w	r3, r3, #31
 800309e:	2101      	movs	r1, #1
 80030a0:	fa01 f303 	lsl.w	r3, r1, r3
 80030a4:	ea42 0103 	orr.w	r1, r2, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10d      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x608>
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	0e9b      	lsrs	r3, r3, #26
 80030ba:	3301      	adds	r3, #1
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4613      	mov	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	4413      	add	r3, r2
 80030c6:	3b1e      	subs	r3, #30
 80030c8:	051b      	lsls	r3, r3, #20
 80030ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80030ce:	e01d      	b.n	800310c <HAL_ADC_ConfigChannel+0x644>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	613b      	str	r3, [r7, #16]
  return result;
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d103      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80030e8:	2320      	movs	r3, #32
 80030ea:	e005      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x630>
 80030ec:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	fab3 f383 	clz	r3, r3
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	3301      	adds	r3, #1
 80030fa:	f003 021f 	and.w	r2, r3, #31
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	3b1e      	subs	r3, #30
 8003106:	051b      	lsls	r3, r3, #20
 8003108:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800310c:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003112:	4619      	mov	r1, r3
 8003114:	f7ff f944 	bl	80023a0 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4b45      	ldr	r3, [pc, #276]	; (8003234 <HAL_ADC_ConfigChannel+0x76c>)
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d07c      	beq.n	800321e <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003124:	4844      	ldr	r0, [pc, #272]	; (8003238 <HAL_ADC_ConfigChannel+0x770>)
 8003126:	f7ff f899 	bl	800225c <LL_ADC_GetCommonPathInternalCh>
 800312a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800312e:	4843      	ldr	r0, [pc, #268]	; (800323c <HAL_ADC_ConfigChannel+0x774>)
 8003130:	f7ff f9fc 	bl	800252c <LL_ADC_IsEnabled>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d15e      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a40      	ldr	r2, [pc, #256]	; (8003240 <HAL_ADC_ConfigChannel+0x778>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d127      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x6cc>
 8003144:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003148:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d121      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a39      	ldr	r2, [pc, #228]	; (800323c <HAL_ADC_ConfigChannel+0x774>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d161      	bne.n	800321e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800315a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800315e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003162:	4619      	mov	r1, r3
 8003164:	4834      	ldr	r0, [pc, #208]	; (8003238 <HAL_ADC_ConfigChannel+0x770>)
 8003166:	f7ff f866 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800316a:	4b36      	ldr	r3, [pc, #216]	; (8003244 <HAL_ADC_ConfigChannel+0x77c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	099b      	lsrs	r3, r3, #6
 8003170:	4a35      	ldr	r2, [pc, #212]	; (8003248 <HAL_ADC_ConfigChannel+0x780>)
 8003172:	fba2 2303 	umull	r2, r3, r2, r3
 8003176:	099b      	lsrs	r3, r3, #6
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003184:	e002      	b.n	800318c <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3b01      	subs	r3, #1
 800318a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f9      	bne.n	8003186 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003192:	e044      	b.n	800321e <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a2c      	ldr	r2, [pc, #176]	; (800324c <HAL_ADC_ConfigChannel+0x784>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d113      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x6fe>
 800319e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10d      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a23      	ldr	r2, [pc, #140]	; (800323c <HAL_ADC_ConfigChannel+0x774>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d134      	bne.n	800321e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80031b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031bc:	4619      	mov	r1, r3
 80031be:	481e      	ldr	r0, [pc, #120]	; (8003238 <HAL_ADC_ConfigChannel+0x770>)
 80031c0:	f7ff f839 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031c4:	e02b      	b.n	800321e <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a21      	ldr	r2, [pc, #132]	; (8003250 <HAL_ADC_ConfigChannel+0x788>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d126      	bne.n	800321e <HAL_ADC_ConfigChannel+0x756>
 80031d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d120      	bne.n	800321e <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a16      	ldr	r2, [pc, #88]	; (800323c <HAL_ADC_ConfigChannel+0x774>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d11b      	bne.n	800321e <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80031e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031ee:	4619      	mov	r1, r3
 80031f0:	4811      	ldr	r0, [pc, #68]	; (8003238 <HAL_ADC_ConfigChannel+0x770>)
 80031f2:	f7ff f820 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
 80031f6:	e012      	b.n	800321e <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fc:	f043 0220 	orr.w	r2, r3, #32
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800320a:	e008      	b.n	800321e <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003210:	f043 0220 	orr.w	r2, r3, #32
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003226:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800322a:	4618      	mov	r0, r3
 800322c:	37d8      	adds	r7, #216	; 0xd8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	80080000 	.word	0x80080000
 8003238:	50040300 	.word	0x50040300
 800323c:	50040000 	.word	0x50040000
 8003240:	c7520000 	.word	0xc7520000
 8003244:	2000002c 	.word	0x2000002c
 8003248:	053e2d63 	.word	0x053e2d63
 800324c:	cb840000 	.word	0xcb840000
 8003250:	80000001 	.word	0x80000001

08003254 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff f9ac 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 8003270:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f7ff f9cd 	bl	8002616 <LL_ADC_INJ_IsConversionOngoing>
 800327c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d103      	bne.n	800328c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 8098 	beq.w	80033bc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d02a      	beq.n	80032f0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	7e5b      	ldrb	r3, [r3, #25]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d126      	bne.n	80032f0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	7e1b      	ldrb	r3, [r3, #24]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d122      	bne.n	80032f0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80032aa:	2301      	movs	r3, #1
 80032ac:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80032ae:	e014      	b.n	80032da <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	4a45      	ldr	r2, [pc, #276]	; (80033c8 <ADC_ConversionStop+0x174>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d90d      	bls.n	80032d4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032bc:	f043 0210 	orr.w	r2, r3, #16
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	f043 0201 	orr.w	r2, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e074      	b.n	80033be <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	3301      	adds	r3, #1
 80032d8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e4:	2b40      	cmp	r3, #64	; 0x40
 80032e6:	d1e3      	bne.n	80032b0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2240      	movs	r2, #64	; 0x40
 80032ee:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d014      	beq.n	8003320 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff f964 	bl	80025c8 <LL_ADC_REG_IsConversionOngoing>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00c      	beq.n	8003320 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff f921 	bl	8002552 <LL_ADC_IsDisableOngoing>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d104      	bne.n	8003320 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff f940 	bl	80025a0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d014      	beq.n	8003350 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff f973 	bl	8002616 <LL_ADC_INJ_IsConversionOngoing>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00c      	beq.n	8003350 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff f909 	bl	8002552 <LL_ADC_IsDisableOngoing>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d104      	bne.n	8003350 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff f94f 	bl	80025ee <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b02      	cmp	r3, #2
 8003354:	d005      	beq.n	8003362 <ADC_ConversionStop+0x10e>
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	2b03      	cmp	r3, #3
 800335a:	d105      	bne.n	8003368 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800335c:	230c      	movs	r3, #12
 800335e:	617b      	str	r3, [r7, #20]
        break;
 8003360:	e005      	b.n	800336e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003362:	2308      	movs	r3, #8
 8003364:	617b      	str	r3, [r7, #20]
        break;
 8003366:	e002      	b.n	800336e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003368:	2304      	movs	r3, #4
 800336a:	617b      	str	r3, [r7, #20]
        break;
 800336c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800336e:	f7fe ff37 	bl	80021e0 <HAL_GetTick>
 8003372:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003374:	e01b      	b.n	80033ae <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003376:	f7fe ff33 	bl	80021e0 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b05      	cmp	r3, #5
 8003382:	d914      	bls.n	80033ae <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	4013      	ands	r3, r2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00d      	beq.n	80033ae <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003396:	f043 0210 	orr.w	r2, r3, #16
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a2:	f043 0201 	orr.w	r2, r3, #1
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e007      	b.n	80033be <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	4013      	ands	r3, r2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1dc      	bne.n	8003376 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3720      	adds	r7, #32
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	a33fffff 	.word	0xa33fffff

080033cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff f8a5 	bl	800252c <LL_ADC_IsEnabled>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d15e      	bne.n	80034a6 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	4b30      	ldr	r3, [pc, #192]	; (80034b0 <ADC_Enable+0xe4>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00d      	beq.n	8003412 <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fa:	f043 0210 	orr.w	r2, r3, #16
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003406:	f043 0201 	orr.w	r2, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e04a      	b.n	80034a8 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff f860 	bl	80024dc <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800341c:	4825      	ldr	r0, [pc, #148]	; (80034b4 <ADC_Enable+0xe8>)
 800341e:	f7fe ff1d 	bl	800225c <LL_ADC_GetCommonPathInternalCh>
 8003422:	4603      	mov	r3, r0
 8003424:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00f      	beq.n	800344c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800342c:	4b22      	ldr	r3, [pc, #136]	; (80034b8 <ADC_Enable+0xec>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	099b      	lsrs	r3, r3, #6
 8003432:	4a22      	ldr	r2, [pc, #136]	; (80034bc <ADC_Enable+0xf0>)
 8003434:	fba2 2303 	umull	r2, r3, r2, r3
 8003438:	099b      	lsrs	r3, r3, #6
 800343a:	3301      	adds	r3, #1
 800343c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800343e:	e002      	b.n	8003446 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	3b01      	subs	r3, #1
 8003444:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1f9      	bne.n	8003440 <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800344c:	f7fe fec8 	bl	80021e0 <HAL_GetTick>
 8003450:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003452:	e021      	b.n	8003498 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff f867 	bl	800252c <LL_ADC_IsEnabled>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d104      	bne.n	800346e <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff f837 	bl	80024dc <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800346e:	f7fe feb7 	bl	80021e0 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d90d      	bls.n	8003498 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003480:	f043 0210 	orr.w	r2, r3, #16
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348c:	f043 0201 	orr.w	r2, r3, #1
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e007      	b.n	80034a8 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d1d6      	bne.n	8003454 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	8000003f 	.word	0x8000003f
 80034b4:	50040300 	.word	0x50040300
 80034b8:	2000002c 	.word	0x2000002c
 80034bc:	053e2d63 	.word	0x053e2d63

080034c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff f840 	bl	8002552 <LL_ADC_IsDisableOngoing>
 80034d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff f827 	bl	800252c <LL_ADC_IsEnabled>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d047      	beq.n	8003574 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d144      	bne.n	8003574 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	f003 030d 	and.w	r3, r3, #13
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d10c      	bne.n	8003512 <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff f801 	bl	8002504 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2203      	movs	r2, #3
 8003508:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800350a:	f7fe fe69 	bl	80021e0 <HAL_GetTick>
 800350e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003510:	e029      	b.n	8003566 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003516:	f043 0210 	orr.w	r2, r3, #16
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003522:	f043 0201 	orr.w	r2, r3, #1
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e023      	b.n	8003576 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800352e:	f7fe fe57 	bl	80021e0 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d914      	bls.n	8003566 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00d      	beq.n	8003566 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800354e:	f043 0210 	orr.w	r2, r3, #16
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355a:	f043 0201 	orr.w	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e007      	b.n	8003576 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1dc      	bne.n	800352e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b084      	sub	sp, #16
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003590:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003594:	2b00      	cmp	r3, #0
 8003596:	d14b      	bne.n	8003630 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800359c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	655a      	str	r2, [r3, #84]	; 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d021      	beq.n	80035f6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fe feb3 	bl	8002322 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d032      	beq.n	8003628 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d12b      	bne.n	8003628 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d11f      	bne.n	8003628 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ec:	f043 0201 	orr.w	r2, r3, #1
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	655a      	str	r2, [r3, #84]	; 0x54
 80035f4:	e018      	b.n	8003628 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d111      	bne.n	8003628 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003608:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d105      	bne.n	8003628 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003620:	f043 0201 	orr.w	r2, r3, #1
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f7fd ffb9 	bl	80015a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800362e:	e00e      	b.n	800364e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f7ff fa38 	bl	8002ab2 <HAL_ADC_ErrorCallback>
}
 8003642:	e004      	b.n	800364e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b084      	sub	sp, #16
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003662:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f7ff fa1a 	bl	8002a9e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800366a:	bf00      	nop
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b084      	sub	sp, #16
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003684:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003690:	f043 0204 	orr.w	r2, r3, #4
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff fa0a 	bl	8002ab2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800369e:	bf00      	nop
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <LL_ADC_StartCalibration>:
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
 80036ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80036b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	609a      	str	r2, [r3, #8]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <LL_ADC_IsCalibrationOnGoing>:
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80036e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80036ec:	d101      	bne.n	80036f2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_ADCEx_Calibration_Start>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t adc_clk_async_presc;
  __IO uint32_t delay_cpu_cycles;
#endif /* ADC_SUPPORT_2_5_MSPS */

  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800370a:	2300      	movs	r3, #0
 800370c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_ADCEx_Calibration_Start+0x1c>
 8003718:	2302      	movs	r3, #2
 800371a:	e04d      	b.n	80037b8 <HAL_ADCEx_Calibration_Start+0xb8>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff fecb 	bl	80034c0 <ADC_Disable>
 800372a:	4603      	mov	r3, r0
 800372c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d136      	bne.n	80037a2 <HAL_ADCEx_Calibration_Start+0xa2>
#if defined(ADC_SUPPORT_2_5_MSPS)
    ADC_STATE_CLR_SET(hadc->State,
                      HAL_ADC_STATE_REG_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
#else
    ADC_STATE_CLR_SET(hadc->State,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003738:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800373c:	f023 0302 	bic.w	r3, r3, #2
 8003740:	f043 0202 	orr.w	r2, r3, #2
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	655a      	str	r2, [r3, #84]	; 0x54
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);

#else
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6839      	ldr	r1, [r7, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff ffa9 	bl	80036a6 <LL_ADC_StartCalibration>
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003754:	e014      	b.n	8003780 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	3301      	adds	r3, #1
 800375a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	4a18      	ldr	r2, [pc, #96]	; (80037c0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d90d      	bls.n	8003780 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003768:	f023 0312 	bic.w	r3, r3, #18
 800376c:	f043 0210 	orr.w	r2, r3, #16
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e01b      	b.n	80037b8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4618      	mov	r0, r3
 8003786:	f7ff ffa7 	bl	80036d8 <LL_ADC_IsCalibrationOnGoing>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1e2      	bne.n	8003756 <HAL_ADCEx_Calibration_Start+0x56>
    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
#endif /* ADC_SUPPORT_2_5_MSPS */

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003794:	f023 0303 	bic.w	r3, r3, #3
 8003798:	f043 0201 	orr.w	r2, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	655a      	str	r2, [r3, #84]	; 0x54
 80037a0:	e005      	b.n	80037ae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a6:	f043 0210 	orr.w	r2, r3, #16
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	00026aaa 	.word	0x00026aaa

080037c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037d4:	4b0c      	ldr	r3, [pc, #48]	; (8003808 <__NVIC_SetPriorityGrouping+0x44>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037e0:	4013      	ands	r3, r2
 80037e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037f6:	4a04      	ldr	r2, [pc, #16]	; (8003808 <__NVIC_SetPriorityGrouping+0x44>)
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	60d3      	str	r3, [r2, #12]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003810:	4b04      	ldr	r3, [pc, #16]	; (8003824 <__NVIC_GetPriorityGrouping+0x18>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	0a1b      	lsrs	r3, r3, #8
 8003816:	f003 0307 	and.w	r3, r3, #7
}
 800381a:	4618      	mov	r0, r3
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	e000ed00 	.word	0xe000ed00

08003828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003836:	2b00      	cmp	r3, #0
 8003838:	db0b      	blt.n	8003852 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	f003 021f 	and.w	r2, r3, #31
 8003840:	4907      	ldr	r1, [pc, #28]	; (8003860 <__NVIC_EnableIRQ+0x38>)
 8003842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	2001      	movs	r0, #1
 800384a:	fa00 f202 	lsl.w	r2, r0, r2
 800384e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	e000e100 	.word	0xe000e100

08003864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	4603      	mov	r3, r0
 800386c:	6039      	str	r1, [r7, #0]
 800386e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003874:	2b00      	cmp	r3, #0
 8003876:	db0a      	blt.n	800388e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	b2da      	uxtb	r2, r3
 800387c:	490c      	ldr	r1, [pc, #48]	; (80038b0 <__NVIC_SetPriority+0x4c>)
 800387e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003882:	0112      	lsls	r2, r2, #4
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	440b      	add	r3, r1
 8003888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800388c:	e00a      	b.n	80038a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	b2da      	uxtb	r2, r3
 8003892:	4908      	ldr	r1, [pc, #32]	; (80038b4 <__NVIC_SetPriority+0x50>)
 8003894:	79fb      	ldrb	r3, [r7, #7]
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	3b04      	subs	r3, #4
 800389c:	0112      	lsls	r2, r2, #4
 800389e:	b2d2      	uxtb	r2, r2
 80038a0:	440b      	add	r3, r1
 80038a2:	761a      	strb	r2, [r3, #24]
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	e000e100 	.word	0xe000e100
 80038b4:	e000ed00 	.word	0xe000ed00

080038b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b089      	sub	sp, #36	; 0x24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	f1c3 0307 	rsb	r3, r3, #7
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	bf28      	it	cs
 80038d6:	2304      	movcs	r3, #4
 80038d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3304      	adds	r3, #4
 80038de:	2b06      	cmp	r3, #6
 80038e0:	d902      	bls.n	80038e8 <NVIC_EncodePriority+0x30>
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	3b03      	subs	r3, #3
 80038e6:	e000      	b.n	80038ea <NVIC_EncodePriority+0x32>
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ec:	f04f 32ff 	mov.w	r2, #4294967295
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	43da      	mvns	r2, r3
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	401a      	ands	r2, r3
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003900:	f04f 31ff 	mov.w	r1, #4294967295
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	fa01 f303 	lsl.w	r3, r1, r3
 800390a:	43d9      	mvns	r1, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003910:	4313      	orrs	r3, r2
         );
}
 8003912:	4618      	mov	r0, r3
 8003914:	3724      	adds	r7, #36	; 0x24
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b082      	sub	sp, #8
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff ff4c 	bl	80037c4 <__NVIC_SetPriorityGrouping>
}
 800392c:	bf00      	nop
 800392e:	3708      	adds	r7, #8
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003942:	f7ff ff63 	bl	800380c <__NVIC_GetPriorityGrouping>
 8003946:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	68b9      	ldr	r1, [r7, #8]
 800394c:	6978      	ldr	r0, [r7, #20]
 800394e:	f7ff ffb3 	bl	80038b8 <NVIC_EncodePriority>
 8003952:	4602      	mov	r2, r0
 8003954:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003958:	4611      	mov	r1, r2
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff ff82 	bl	8003864 <__NVIC_SetPriority>
}
 8003960:	bf00      	nop
 8003962:	3718      	adds	r7, #24
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff ff56 	bl	8003828 <__NVIC_EnableIRQ>
}
 800397c:	bf00      	nop
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e08e      	b.n	8003ab4 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	4b47      	ldr	r3, [pc, #284]	; (8003abc <HAL_DMA_Init+0x138>)
 800399e:	429a      	cmp	r2, r3
 80039a0:	d80f      	bhi.n	80039c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	4b45      	ldr	r3, [pc, #276]	; (8003ac0 <HAL_DMA_Init+0x13c>)
 80039aa:	4413      	add	r3, r2
 80039ac:	4a45      	ldr	r2, [pc, #276]	; (8003ac4 <HAL_DMA_Init+0x140>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	091b      	lsrs	r3, r3, #4
 80039b4:	009a      	lsls	r2, r3, #2
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a42      	ldr	r2, [pc, #264]	; (8003ac8 <HAL_DMA_Init+0x144>)
 80039be:	641a      	str	r2, [r3, #64]	; 0x40
 80039c0:	e00e      	b.n	80039e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	4b40      	ldr	r3, [pc, #256]	; (8003acc <HAL_DMA_Init+0x148>)
 80039ca:	4413      	add	r3, r2
 80039cc:	4a3d      	ldr	r2, [pc, #244]	; (8003ac4 <HAL_DMA_Init+0x140>)
 80039ce:	fba2 2303 	umull	r2, r3, r2, r3
 80039d2:	091b      	lsrs	r3, r3, #4
 80039d4:	009a      	lsls	r2, r3, #2
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a3c      	ldr	r2, [pc, #240]	; (8003ad0 <HAL_DMA_Init+0x14c>)
 80039de:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80039f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fa80 	bl	8003f38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a40:	d102      	bne.n	8003a48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a50:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003a54:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a5e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d010      	beq.n	8003a8a <HAL_DMA_Init+0x106>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d80c      	bhi.n	8003a8a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 fa9f 	bl	8003fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a86:	605a      	str	r2, [r3, #4]
 8003a88:	e008      	b.n	8003a9c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40020407 	.word	0x40020407
 8003ac0:	bffdfff8 	.word	0xbffdfff8
 8003ac4:	cccccccd 	.word	0xcccccccd
 8003ac8:	40020000 	.word	0x40020000
 8003acc:	bffdfbf8 	.word	0xbffdfbf8
 8003ad0:	40020400 	.word	0x40020400

08003ad4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
 8003ae0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_DMA_Start_IT+0x20>
 8003af0:	2302      	movs	r3, #2
 8003af2:	e066      	b.n	8003bc2 <HAL_DMA_Start_IT+0xee>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d155      	bne.n	8003bb4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0201 	bic.w	r2, r2, #1
 8003b24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68b9      	ldr	r1, [r7, #8]
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 f9c5 	bl	8003ebc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d008      	beq.n	8003b4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f042 020e 	orr.w	r2, r2, #14
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	e00f      	b.n	8003b6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0204 	bic.w	r2, r2, #4
 8003b5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 020a 	orr.w	r2, r2, #10
 8003b6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d007      	beq.n	8003b8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d007      	beq.n	8003ba2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ba0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f042 0201 	orr.w	r2, r2, #1
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	e005      	b.n	8003bc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e04f      	b.n	8003c7c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d008      	beq.n	8003bfa <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2204      	movs	r2, #4
 8003bec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e040      	b.n	8003c7c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 020e 	bic.w	r2, r2, #14
 8003c08:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0201 	bic.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c2e:	f003 021c 	and.w	r2, r3, #28
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	2101      	movs	r1, #1
 8003c38:	fa01 f202 	lsl.w	r2, r1, r2
 8003c3c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c46:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00c      	beq.n	8003c6a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c68:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d005      	beq.n	8003cac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
 8003caa:	e047      	b.n	8003d3c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 020e 	bic.w	r2, r2, #14
 8003cba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0201 	bic.w	r2, r2, #1
 8003cca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce0:	f003 021c 	and.w	r2, r3, #28
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	2101      	movs	r1, #1
 8003cea:	fa01 f202 	lsl.w	r2, r1, r2
 8003cee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003cf8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00c      	beq.n	8003d1c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003d1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d003      	beq.n	8003d3c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	4798      	blx	r3
    }
  }
  return status;
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b084      	sub	sp, #16
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	f003 031c 	and.w	r3, r3, #28
 8003d66:	2204      	movs	r2, #4
 8003d68:	409a      	lsls	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d026      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x7a>
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d021      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0320 	and.w	r3, r3, #32
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d107      	bne.n	8003d9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0204 	bic.w	r2, r2, #4
 8003d98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d9e:	f003 021c 	and.w	r2, r3, #28
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	2104      	movs	r1, #4
 8003da8:	fa01 f202 	lsl.w	r2, r1, r2
 8003dac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d071      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003dbe:	e06c      	b.n	8003e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc4:	f003 031c 	and.w	r3, r3, #28
 8003dc8:	2202      	movs	r2, #2
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d02e      	beq.n	8003e32 <HAL_DMA_IRQHandler+0xec>
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d029      	beq.n	8003e32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0320 	and.w	r3, r3, #32
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10b      	bne.n	8003e04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 020a 	bic.w	r2, r2, #10
 8003dfa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	f003 021c 	and.w	r2, r3, #28
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e10:	2102      	movs	r1, #2
 8003e12:	fa01 f202 	lsl.w	r2, r1, r2
 8003e16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d038      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003e30:	e033      	b.n	8003e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e36:	f003 031c 	and.w	r3, r3, #28
 8003e3a:	2208      	movs	r2, #8
 8003e3c:	409a      	lsls	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4013      	ands	r3, r2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d02a      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x156>
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f003 0308 	and.w	r3, r3, #8
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d025      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 020e 	bic.w	r2, r2, #14
 8003e5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e64:	f003 021c 	and.w	r2, r3, #28
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d004      	beq.n	8003e9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e9a:	bf00      	nop
 8003e9c:	bf00      	nop
}
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ed2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d004      	beq.n	8003ee6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003ee4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eea:	f003 021c 	and.w	r2, r3, #28
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	2101      	movs	r1, #1
 8003ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2b10      	cmp	r3, #16
 8003f08:	d108      	bne.n	8003f1c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f1a:	e007      	b.n	8003f2c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	60da      	str	r2, [r3, #12]
}
 8003f2c:	bf00      	nop
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	461a      	mov	r2, r3
 8003f46:	4b17      	ldr	r3, [pc, #92]	; (8003fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d80a      	bhi.n	8003f62 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f50:	089b      	lsrs	r3, r3, #2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f58:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	6493      	str	r3, [r2, #72]	; 0x48
 8003f60:	e007      	b.n	8003f72 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	089b      	lsrs	r3, r3, #2
 8003f68:	009a      	lsls	r2, r3, #2
 8003f6a:	4b0f      	ldr	r3, [pc, #60]	; (8003fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003f6c:	4413      	add	r3, r2
 8003f6e:	687a      	ldr	r2, [r7, #4]
 8003f70:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	3b08      	subs	r3, #8
 8003f7a:	4a0c      	ldr	r2, [pc, #48]	; (8003fac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4a0a      	ldr	r2, [pc, #40]	; (8003fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003f88:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f003 031f 	and.w	r3, r3, #31
 8003f90:	2201      	movs	r2, #1
 8003f92:	409a      	lsls	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	40020407 	.word	0x40020407
 8003fa8:	4002081c 	.word	0x4002081c
 8003fac:	cccccccd 	.word	0xcccccccd
 8003fb0:	40020880 	.word	0x40020880

08003fb4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	461a      	mov	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a09      	ldr	r2, [pc, #36]	; (8003ffc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003fd8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	409a      	lsls	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003fea:	bf00      	nop
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	1000823f 	.word	0x1000823f
 8003ffc:	40020940 	.word	0x40020940

08004000 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004000:	b480      	push	{r7}
 8004002:	b087      	sub	sp, #28
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800400e:	e14c      	b.n	80042aa <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	2101      	movs	r1, #1
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	fa01 f303 	lsl.w	r3, r1, r3
 800401c:	4013      	ands	r3, r2
 800401e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2b00      	cmp	r3, #0
 8004024:	f000 813e 	beq.w	80042a4 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	2b01      	cmp	r3, #1
 8004032:	d005      	beq.n	8004040 <HAL_GPIO_Init+0x40>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f003 0303 	and.w	r3, r3, #3
 800403c:	2b02      	cmp	r3, #2
 800403e:	d130      	bne.n	80040a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	005b      	lsls	r3, r3, #1
 800404a:	2203      	movs	r2, #3
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4013      	ands	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	693a      	ldr	r2, [r7, #16]
 800406e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004076:	2201      	movs	r2, #1
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	43db      	mvns	r3, r3
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	4013      	ands	r3, r2
 8004084:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	091b      	lsrs	r3, r3, #4
 800408c:	f003 0201 	and.w	r2, r3, #1
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	fa02 f303 	lsl.w	r3, r2, r3
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4313      	orrs	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d017      	beq.n	80040de <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	2203      	movs	r2, #3
 80040ba:	fa02 f303 	lsl.w	r3, r2, r3
 80040be:	43db      	mvns	r3, r3
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4013      	ands	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	4313      	orrs	r3, r2
 80040d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d123      	bne.n	8004132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	08da      	lsrs	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	3208      	adds	r2, #8
 80040f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	220f      	movs	r2, #15
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	43db      	mvns	r3, r3
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	4013      	ands	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	691a      	ldr	r2, [r3, #16]
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	4313      	orrs	r3, r2
 8004122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	08da      	lsrs	r2, r3, #3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3208      	adds	r2, #8
 800412c:	6939      	ldr	r1, [r7, #16]
 800412e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	005b      	lsls	r3, r3, #1
 800413c:	2203      	movs	r2, #3
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	43db      	mvns	r3, r3
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4013      	ands	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f003 0203 	and.w	r2, r3, #3
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 8098 	beq.w	80042a4 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004174:	4a54      	ldr	r2, [pc, #336]	; (80042c8 <HAL_GPIO_Init+0x2c8>)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	089b      	lsrs	r3, r3, #2
 800417a:	3302      	adds	r3, #2
 800417c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004180:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	220f      	movs	r2, #15
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	43db      	mvns	r3, r3
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800419e:	d019      	beq.n	80041d4 <HAL_GPIO_Init+0x1d4>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a4a      	ldr	r2, [pc, #296]	; (80042cc <HAL_GPIO_Init+0x2cc>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <HAL_GPIO_Init+0x1d0>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a49      	ldr	r2, [pc, #292]	; (80042d0 <HAL_GPIO_Init+0x2d0>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00d      	beq.n	80041cc <HAL_GPIO_Init+0x1cc>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a48      	ldr	r2, [pc, #288]	; (80042d4 <HAL_GPIO_Init+0x2d4>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d007      	beq.n	80041c8 <HAL_GPIO_Init+0x1c8>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a47      	ldr	r2, [pc, #284]	; (80042d8 <HAL_GPIO_Init+0x2d8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d101      	bne.n	80041c4 <HAL_GPIO_Init+0x1c4>
 80041c0:	2304      	movs	r3, #4
 80041c2:	e008      	b.n	80041d6 <HAL_GPIO_Init+0x1d6>
 80041c4:	2307      	movs	r3, #7
 80041c6:	e006      	b.n	80041d6 <HAL_GPIO_Init+0x1d6>
 80041c8:	2303      	movs	r3, #3
 80041ca:	e004      	b.n	80041d6 <HAL_GPIO_Init+0x1d6>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e002      	b.n	80041d6 <HAL_GPIO_Init+0x1d6>
 80041d0:	2301      	movs	r3, #1
 80041d2:	e000      	b.n	80041d6 <HAL_GPIO_Init+0x1d6>
 80041d4:	2300      	movs	r3, #0
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	f002 0203 	and.w	r2, r2, #3
 80041dc:	0092      	lsls	r2, r2, #2
 80041de:	4093      	lsls	r3, r2
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041e6:	4938      	ldr	r1, [pc, #224]	; (80042c8 <HAL_GPIO_Init+0x2c8>)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	089b      	lsrs	r3, r3, #2
 80041ec:	3302      	adds	r3, #2
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80041f4:	4b39      	ldr	r3, [pc, #228]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	43db      	mvns	r3, r3
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	4013      	ands	r3, r2
 8004202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004218:	4a30      	ldr	r2, [pc, #192]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800421e:	4b2f      	ldr	r3, [pc, #188]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	43db      	mvns	r3, r3
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	4013      	ands	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4313      	orrs	r3, r2
 8004240:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004242:	4a26      	ldr	r2, [pc, #152]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004248:	4b24      	ldr	r3, [pc, #144]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 800424a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800424e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	43db      	mvns	r3, r3
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800426e:	4a1b      	ldr	r2, [pc, #108]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004276:	4b19      	ldr	r3, [pc, #100]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 8004278:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800427c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	43db      	mvns	r3, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4013      	ands	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d003      	beq.n	800429c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800429c:	4a0f      	ldr	r2, [pc, #60]	; (80042dc <HAL_GPIO_Init+0x2dc>)
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	3301      	adds	r3, #1
 80042a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f47f aeab 	bne.w	8004010 <HAL_GPIO_Init+0x10>
  }
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	40010000 	.word	0x40010000
 80042cc:	48000400 	.word	0x48000400
 80042d0:	48000800 	.word	0x48000800
 80042d4:	48000c00 	.word	0x48000c00
 80042d8:	48001000 	.word	0x48001000
 80042dc:	58000800 	.word	0x58000800

080042e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	807b      	strh	r3, [r7, #2]
 80042ec:	4613      	mov	r3, r2
 80042ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042f0:	787b      	ldrb	r3, [r7, #1]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042f6:	887a      	ldrh	r2, [r7, #2]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042fc:	e002      	b.n	8004304 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042fe:	887a      	ldrh	r2, [r7, #2]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e08d      	b.n	800443e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d106      	bne.n	800433c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fd fcc4 	bl	8001cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2224      	movs	r2, #36	; 0x24
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004360:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004370:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d107      	bne.n	800438a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	e006      	b.n	8004398 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004396:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d108      	bne.n	80043b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043ae:	605a      	str	r2, [r3, #4]
 80043b0:	e007      	b.n	80043c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6812      	ldr	r2, [r2, #0]
 80043cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80043d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691a      	ldr	r2, [r3, #16]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	69d9      	ldr	r1, [r3, #28]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a1a      	ldr	r2, [r3, #32]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
 800444e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b20      	cmp	r3, #32
 800445a:	d138      	bne.n	80044ce <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004466:	2302      	movs	r3, #2
 8004468:	e032      	b.n	80044d0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2224      	movs	r2, #36	; 0x24
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f022 0201 	bic.w	r2, r2, #1
 8004488:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004498:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6819      	ldr	r1, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 0201 	orr.w	r2, r2, #1
 80044b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044ca:	2300      	movs	r3, #0
 80044cc:	e000      	b.n	80044d0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80044ce:	2302      	movs	r3, #2
  }
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b20      	cmp	r3, #32
 80044f0:	d139      	bne.n	8004566 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044fc:	2302      	movs	r3, #2
 80044fe:	e033      	b.n	8004568 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2224      	movs	r2, #36	; 0x24
 800450c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0201 	bic.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800452e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2220      	movs	r2, #32
 8004556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004562:	2300      	movs	r3, #0
 8004564:	e000      	b.n	8004568 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004566:	2302      	movs	r3, #2
  }
}
 8004568:	4618      	mov	r0, r3
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004576:	b08b      	sub	sp, #44	; 0x2c
 8004578:	af06      	add	r7, sp, #24
 800457a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e0cb      	b.n	800471e <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7fd fc82 	bl	8001ea4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2203      	movs	r2, #3
 80045a4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f005 f8c9 	bl	8009744 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045b2:	2300      	movs	r3, #0
 80045b4:	73fb      	strb	r3, [r7, #15]
 80045b6:	e040      	b.n	800463a <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	4613      	mov	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	4413      	add	r3, r2
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	440b      	add	r3, r1
 80045c8:	3301      	adds	r3, #1
 80045ca:	2201      	movs	r2, #1
 80045cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80045ce:	7bfb      	ldrb	r3, [r7, #15]
 80045d0:	6879      	ldr	r1, [r7, #4]
 80045d2:	1c5a      	adds	r2, r3, #1
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	440b      	add	r3, r1
 80045de:	7bfa      	ldrb	r2, [r7, #15]
 80045e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80045e2:	7bfb      	ldrb	r3, [r7, #15]
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	4613      	mov	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	440b      	add	r3, r1
 80045f2:	3303      	adds	r3, #3
 80045f4:	2200      	movs	r2, #0
 80045f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80045f8:	7bfa      	ldrb	r2, [r7, #15]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4413      	add	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	440b      	add	r3, r1
 8004606:	3338      	adds	r3, #56	; 0x38
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800460c:	7bfa      	ldrb	r2, [r7, #15]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	440b      	add	r3, r1
 800461a:	333c      	adds	r3, #60	; 0x3c
 800461c:	2200      	movs	r2, #0
 800461e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004620:	7bfa      	ldrb	r2, [r7, #15]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	440b      	add	r3, r1
 800462e:	3340      	adds	r3, #64	; 0x40
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	3301      	adds	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
 800463a:	7bfa      	ldrb	r2, [r7, #15]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	429a      	cmp	r2, r3
 8004642:	d3b9      	bcc.n	80045b8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004644:	2300      	movs	r3, #0
 8004646:	73fb      	strb	r3, [r7, #15]
 8004648:	e044      	b.n	80046d4 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800464a:	7bfa      	ldrb	r2, [r7, #15]
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	440b      	add	r3, r1
 8004658:	f203 1369 	addw	r3, r3, #361	; 0x169
 800465c:	2200      	movs	r2, #0
 800465e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004660:	7bfa      	ldrb	r2, [r7, #15]
 8004662:	6879      	ldr	r1, [r7, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	440b      	add	r3, r1
 800466e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004672:	7bfa      	ldrb	r2, [r7, #15]
 8004674:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004676:	7bfa      	ldrb	r2, [r7, #15]
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	4613      	mov	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4413      	add	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	440b      	add	r3, r1
 8004684:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004688:	2200      	movs	r2, #0
 800468a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800468c:	7bfa      	ldrb	r2, [r7, #15]
 800468e:	6879      	ldr	r1, [r7, #4]
 8004690:	4613      	mov	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	440b      	add	r3, r1
 800469a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800469e:	2200      	movs	r2, #0
 80046a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80046a2:	7bfa      	ldrb	r2, [r7, #15]
 80046a4:	6879      	ldr	r1, [r7, #4]
 80046a6:	4613      	mov	r3, r2
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	4413      	add	r3, r2
 80046ac:	00db      	lsls	r3, r3, #3
 80046ae:	440b      	add	r3, r1
 80046b0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80046b8:	7bfa      	ldrb	r2, [r7, #15]
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	440b      	add	r3, r1
 80046c6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	3301      	adds	r3, #1
 80046d2:	73fb      	strb	r3, [r7, #15]
 80046d4:	7bfa      	ldrb	r2, [r7, #15]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d3b5      	bcc.n	800464a <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	603b      	str	r3, [r7, #0]
 80046e4:	687e      	ldr	r6, [r7, #4]
 80046e6:	466d      	mov	r5, sp
 80046e8:	f106 0410 	add.w	r4, r6, #16
 80046ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	602b      	str	r3, [r5, #0]
 80046f4:	1d33      	adds	r3, r6, #4
 80046f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046f8:	6838      	ldr	r0, [r7, #0]
 80046fa:	f005 f83e 	bl	800977a <USB_DevInit>

  hpcd->USB_Address = 0U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d102      	bne.n	800471c <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f805 	bl	8004726 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004726 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004726:	b480      	push	{r7}
 8004728:	b085      	sub	sp, #20
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800474a:	b29b      	uxth	r3, r3
 800474c:	f043 0301 	orr.w	r3, r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800475e:	b29b      	uxth	r3, r3
 8004760:	f043 0302 	orr.w	r3, r3, #2
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
	...

0800477c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004780:	4b05      	ldr	r3, [pc, #20]	; (8004798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a04      	ldr	r2, [pc, #16]	; (8004798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800478a:	6013      	str	r3, [r2, #0]
}
 800478c:	bf00      	nop
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	58000400 	.word	0x58000400

0800479c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80047a0:	4b04      	ldr	r3, [pc, #16]	; (80047b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	58000400 	.word	0x58000400

080047b8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80047bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047ca:	d101      	bne.n	80047d0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80047cc:	2301      	movs	r3, #1
 80047ce:	e000      	b.n	80047d2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_RCC_HSE_Enable>:
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80047e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ee:	6013      	str	r3, [r2, #0]
}
 80047f0:	bf00      	nop
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <LL_RCC_HSE_Disable>:
{
 80047fa:	b480      	push	{r7}
 80047fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80047fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004808:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800480c:	6013      	str	r3, [r2, #0]
}
 800480e:	bf00      	nop
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <LL_RCC_HSE_IsReady>:
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800481c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004826:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800482a:	d101      	bne.n	8004830 <LL_RCC_HSE_IsReady+0x18>
 800482c:	2301      	movs	r3, #1
 800482e:	e000      	b.n	8004832 <LL_RCC_HSE_IsReady+0x1a>
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <LL_RCC_HSI_Enable>:
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800484a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800484e:	6013      	str	r3, [r2, #0]
}
 8004850:	bf00      	nop
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <LL_RCC_HSI_Disable>:
{
 800485a:	b480      	push	{r7}
 800485c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800485e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800486c:	6013      	str	r3, [r2, #0]
}
 800486e:	bf00      	nop
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <LL_RCC_HSI_IsReady>:
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800487c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800488a:	d101      	bne.n	8004890 <LL_RCC_HSI_IsReady+0x18>
 800488c:	2301      	movs	r3, #1
 800488e:	e000      	b.n	8004892 <LL_RCC_HSI_IsReady+0x1a>
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <LL_RCC_HSI_SetCalibTrimming>:
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80048a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	061b      	lsls	r3, r3, #24
 80048b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048b6:	4313      	orrs	r3, r2
 80048b8:	604b      	str	r3, [r1, #4]
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <LL_RCC_HSI48_Enable>:
{
 80048c6:	b480      	push	{r7}
 80048c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80048ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80048de:	bf00      	nop
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <LL_RCC_HSI48_Disable>:
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80048ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80048f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048f8:	f023 0301 	bic.w	r3, r3, #1
 80048fc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <LL_RCC_HSI48_IsReady>:
{
 800490a:	b480      	push	{r7}
 800490c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800490e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004912:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d101      	bne.n	8004922 <LL_RCC_HSI48_IsReady+0x18>
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <LL_RCC_HSI48_IsReady+0x1a>
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <LL_RCC_LSE_Enable>:
{
 800492e:	b480      	push	{r7}
 8004930:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800493a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800493e:	f043 0301 	orr.w	r3, r3, #1
 8004942:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004946:	bf00      	nop
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <LL_RCC_LSE_Disable>:
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004954:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800495c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004960:	f023 0301 	bic.w	r3, r3, #1
 8004964:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <LL_RCC_LSE_EnableBypass>:
{
 8004972:	b480      	push	{r7}
 8004974:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800497e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004982:	f043 0304 	orr.w	r3, r3, #4
 8004986:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800498a:	bf00      	nop
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <LL_RCC_LSE_DisableBypass>:
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004998:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800499c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049a4:	f023 0304 	bic.w	r3, r3, #4
 80049a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80049ac:	bf00      	nop
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80049b6:	b480      	push	{r7}
 80049b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80049ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d101      	bne.n	80049ce <LL_RCC_LSE_IsReady+0x18>
 80049ca:	2301      	movs	r3, #1
 80049cc:	e000      	b.n	80049d0 <LL_RCC_LSE_IsReady+0x1a>
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80049da:	b480      	push	{r7}
 80049dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80049de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049ea:	f043 0301 	orr.w	r3, r3, #1
 80049ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80049f2:	bf00      	nop
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a0c:	f023 0301 	bic.w	r3, r3, #1
 8004a10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004a14:	bf00      	nop
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d101      	bne.n	8004a36 <LL_RCC_LSI1_IsReady+0x18>
 8004a32:	2301      	movs	r3, #1
 8004a34:	e000      	b.n	8004a38 <LL_RCC_LSI1_IsReady+0x1a>
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8004a42:	b480      	push	{r7}
 8004a44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a52:	f043 0304 	orr.w	r3, r3, #4
 8004a56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004a5a:	bf00      	nop
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a74:	f023 0304 	bic.w	r3, r3, #4
 8004a78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004a7c:	bf00      	nop
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8004a86:	b480      	push	{r7}
 8004a88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a92:	f003 0308 	and.w	r3, r3, #8
 8004a96:	2b08      	cmp	r3, #8
 8004a98:	d101      	bne.n	8004a9e <LL_RCC_LSI2_IsReady+0x18>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e000      	b.n	8004aa0 <LL_RCC_LSI2_IsReady+0x1a>
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b083      	sub	sp, #12
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004ab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aba:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	021b      	lsls	r3, r3, #8
 8004ac2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004adc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	6013      	str	r3, [r2, #0]
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8004af6:	b480      	push	{r7}
 8004af8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b04:	f023 0301 	bic.w	r3, r3, #1
 8004b08:	6013      	str	r3, [r2, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d101      	bne.n	8004b2a <LL_RCC_MSI_IsReady+0x16>
 8004b26:	2301      	movs	r3, #1
 8004b28:	e000      	b.n	8004b2c <LL_RCC_MSI_IsReady+0x18>
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8004b36:	b480      	push	{r7}
 8004b38:	b083      	sub	sp, #12
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004b3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	600b      	str	r3, [r1, #0]
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b083      	sub	sp, #12
 8004b62:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004b64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b6e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2bb0      	cmp	r3, #176	; 0xb0
 8004b74:	d901      	bls.n	8004b7a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8004b76:	23b0      	movs	r3, #176	; 0xb0
 8004b78:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8004b7a:	687b      	ldr	r3, [r7, #4]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004b90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	604b      	str	r3, [r1, #4]
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f023 0203 	bic.w	r2, r3, #3
 8004bc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f003 030c 	and.w	r3, r3, #12
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	608b      	str	r3, [r1, #8]
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c26:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c52:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c56:	f023 020f 	bic.w	r2, r3, #15
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004c68:	bf00      	nop
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004c7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	608b      	str	r3, [r1, #8]
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004cae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	608b      	str	r3, [r1, #8]
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004cc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8004ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ce4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cfe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004d12:	b480      	push	{r7}
 8004d14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004d16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr

08004d42 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004d42:	b480      	push	{r7}
 8004d44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d50:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d54:	6013      	str	r3, [r2, #0]
}
 8004d56:	bf00      	nop
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004d60:	b480      	push	{r7}
 8004d62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d72:	6013      	str	r3, [r2, #0]
}
 8004d74:	bf00      	nop
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d90:	d101      	bne.n	8004d96 <LL_RCC_PLL_IsReady+0x18>
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <LL_RCC_PLL_IsReady+0x1a>
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004da2:	b480      	push	{r7}
 8004da4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	0a1b      	lsrs	r3, r3, #8
 8004dae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004df0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f003 0303 	and.w	r3, r3, #3
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e16:	d101      	bne.n	8004e1c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e000      	b.n	8004e1e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004e2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e30:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e3c:	d101      	bne.n	8004e42 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e000      	b.n	8004e44 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004e52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e56:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e62:	d101      	bne.n	8004e68 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004e64:	2301      	movs	r3, #1
 8004e66:	e000      	b.n	8004e6a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004e78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e86:	d101      	bne.n	8004e8c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e000      	b.n	8004e8e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ea6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004eaa:	d101      	bne.n	8004eb0 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ebc:	b590      	push	{r4, r7, lr}
 8004ebe:	b08d      	sub	sp, #52	; 0x34
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e363      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0320 	and.w	r3, r3, #32
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 808d 	beq.w	8004ff6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004edc:	f7ff fe7d 	bl	8004bda <LL_RCC_GetSysClkSource>
 8004ee0:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee2:	f7ff ff83 	bl	8004dec <LL_RCC_PLL_GetMainSource>
 8004ee6:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d005      	beq.n	8004efa <HAL_RCC_OscConfig+0x3e>
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	2b0c      	cmp	r3, #12
 8004ef2:	d147      	bne.n	8004f84 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d144      	bne.n	8004f84 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	69db      	ldr	r3, [r3, #28]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e347      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004f0a:	f7ff fe28 	bl	8004b5e <LL_RCC_MSI_GetRange>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	429c      	cmp	r4, r3
 8004f12:	d914      	bls.n	8004f3e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 fd61 	bl	80059e0 <RCC_SetFlashLatencyFromMSIRange>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e336      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7ff fe02 	bl	8004b36 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7ff fe26 	bl	8004b88 <LL_RCC_MSI_SetCalibTrimming>
 8004f3c:	e013      	b.n	8004f66 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f42:	4618      	mov	r0, r3
 8004f44:	f7ff fdf7 	bl	8004b36 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff fe1b 	bl	8004b88 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fd42 	bl	80059e0 <RCC_SetFlashLatencyFromMSIRange>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e317      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004f66:	f000 fcc9 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4aa4      	ldr	r2, [pc, #656]	; (8005200 <HAL_RCC_OscConfig+0x344>)
 8004f6e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f70:	4ba4      	ldr	r3, [pc, #656]	; (8005204 <HAL_RCC_OscConfig+0x348>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7fc ffdf 	bl	8001f38 <HAL_InitTick>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d039      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e308      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d01e      	beq.n	8004fca <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f8c:	f7ff fda4 	bl	8004ad8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f90:	f7fd f926 	bl	80021e0 <HAL_GetTick>
 8004f94:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004f96:	e008      	b.n	8004faa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f98:	f7fd f922 	bl	80021e0 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d901      	bls.n	8004faa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	e2f5      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004faa:	f7ff fdb3 	bl	8004b14 <LL_RCC_MSI_IsReady>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d0f1      	beq.n	8004f98 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff fdbc 	bl	8004b36 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7ff fde0 	bl	8004b88 <LL_RCC_MSI_SetCalibTrimming>
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004fca:	f7ff fd94 	bl	8004af6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fce:	f7fd f907 	bl	80021e0 <HAL_GetTick>
 8004fd2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fd6:	f7fd f903 	bl	80021e0 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e2d6      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004fe8:	f7ff fd94 	bl	8004b14 <LL_RCC_MSI_IsReady>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1f1      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x11a>
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004ff4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d047      	beq.n	8005092 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005002:	f7ff fdea 	bl	8004bda <LL_RCC_GetSysClkSource>
 8005006:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005008:	f7ff fef0 	bl	8004dec <LL_RCC_PLL_GetMainSource>
 800500c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d005      	beq.n	8005020 <HAL_RCC_OscConfig+0x164>
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	2b0c      	cmp	r3, #12
 8005018:	d108      	bne.n	800502c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	2b03      	cmp	r3, #3
 800501e:	d105      	bne.n	800502c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d134      	bne.n	8005092 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e2b4      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005034:	d102      	bne.n	800503c <HAL_RCC_OscConfig+0x180>
 8005036:	f7ff fbd1 	bl	80047dc <LL_RCC_HSE_Enable>
 800503a:	e001      	b.n	8005040 <HAL_RCC_OscConfig+0x184>
 800503c:	f7ff fbdd 	bl	80047fa <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d012      	beq.n	800506e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005048:	f7fd f8ca 	bl	80021e0 <HAL_GetTick>
 800504c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005050:	f7fd f8c6 	bl	80021e0 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b64      	cmp	r3, #100	; 0x64
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e299      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005062:	f7ff fbd9 	bl	8004818 <LL_RCC_HSE_IsReady>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0f1      	beq.n	8005050 <HAL_RCC_OscConfig+0x194>
 800506c:	e011      	b.n	8005092 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800506e:	f7fd f8b7 	bl	80021e0 <HAL_GetTick>
 8005072:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005074:	e008      	b.n	8005088 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005076:	f7fd f8b3 	bl	80021e0 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b64      	cmp	r3, #100	; 0x64
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e286      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005088:	f7ff fbc6 	bl	8004818 <LL_RCC_HSE_IsReady>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d1f1      	bne.n	8005076 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b00      	cmp	r3, #0
 800509c:	d04c      	beq.n	8005138 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800509e:	f7ff fd9c 	bl	8004bda <LL_RCC_GetSysClkSource>
 80050a2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050a4:	f7ff fea2 	bl	8004dec <LL_RCC_PLL_GetMainSource>
 80050a8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d005      	beq.n	80050bc <HAL_RCC_OscConfig+0x200>
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b0c      	cmp	r3, #12
 80050b4:	d10e      	bne.n	80050d4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d10b      	bne.n	80050d4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e266      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7ff fbe5 	bl	800489c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80050d2:	e031      	b.n	8005138 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d019      	beq.n	8005110 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050dc:	f7ff fbae 	bl	800483c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e0:	f7fd f87e 	bl	80021e0 <HAL_GetTick>
 80050e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050e8:	f7fd f87a 	bl	80021e0 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e24d      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80050fa:	f7ff fbbd 	bl	8004878 <LL_RCC_HSI_IsReady>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0f1      	beq.n	80050e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	4618      	mov	r0, r3
 800510a:	f7ff fbc7 	bl	800489c <LL_RCC_HSI_SetCalibTrimming>
 800510e:	e013      	b.n	8005138 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005110:	f7ff fba3 	bl	800485a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005114:	f7fd f864 	bl	80021e0 <HAL_GetTick>
 8005118:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800511c:	f7fd f860 	bl	80021e0 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e233      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800512e:	f7ff fba3 	bl	8004878 <LL_RCC_HSI_IsReady>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1f1      	bne.n	800511c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0308 	and.w	r3, r3, #8
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 80a3 	beq.w	8005298 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d076      	beq.n	8005248 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0310 	and.w	r3, r3, #16
 8005162:	2b00      	cmp	r3, #0
 8005164:	d046      	beq.n	80051f4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8005166:	f7ff fc5a 	bl	8004a1e <LL_RCC_LSI1_IsReady>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d113      	bne.n	8005198 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005170:	f7ff fc33 	bl	80049da <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005174:	f7fd f834 	bl	80021e0 <HAL_GetTick>
 8005178:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800517a:	e008      	b.n	800518e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800517c:	f7fd f830 	bl	80021e0 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b02      	cmp	r3, #2
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e203      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800518e:	f7ff fc46 	bl	8004a1e <LL_RCC_LSI1_IsReady>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0f1      	beq.n	800517c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005198:	f7ff fc53 	bl	8004a42 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fd f820 	bl	80021e0 <HAL_GetTick>
 80051a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80051a4:	f7fd f81c 	bl	80021e0 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e1ef      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80051b6:	f7ff fc66 	bl	8004a86 <LL_RCC_LSI2_IsReady>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0f1      	beq.n	80051a4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff fc70 	bl	8004aaa <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80051ca:	f7ff fc17 	bl	80049fc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ce:	f7fd f807 	bl	80021e0 <HAL_GetTick>
 80051d2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80051d4:	e008      	b.n	80051e8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80051d6:	f7fd f803 	bl	80021e0 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d901      	bls.n	80051e8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e1d6      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80051e8:	f7ff fc19 	bl	8004a1e <LL_RCC_LSI1_IsReady>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f1      	bne.n	80051d6 <HAL_RCC_OscConfig+0x31a>
 80051f2:	e051      	b.n	8005298 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80051f4:	f7ff fbf1 	bl	80049da <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f8:	f7fc fff2 	bl	80021e0 <HAL_GetTick>
 80051fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80051fe:	e00c      	b.n	800521a <HAL_RCC_OscConfig+0x35e>
 8005200:	2000002c 	.word	0x2000002c
 8005204:	20000030 	.word	0x20000030
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005208:	f7fc ffea 	bl	80021e0 <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e1bd      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800521a:	f7ff fc00 	bl	8004a1e <LL_RCC_LSI1_IsReady>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0f1      	beq.n	8005208 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005224:	f7ff fc1e 	bl	8004a64 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005228:	e008      	b.n	800523c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800522a:	f7fc ffd9 	bl	80021e0 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	2b03      	cmp	r3, #3
 8005236:	d901      	bls.n	800523c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e1ac      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800523c:	f7ff fc23 	bl	8004a86 <LL_RCC_LSI2_IsReady>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f1      	bne.n	800522a <HAL_RCC_OscConfig+0x36e>
 8005246:	e027      	b.n	8005298 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005248:	f7ff fc0c 	bl	8004a64 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524c:	f7fc ffc8 	bl	80021e0 <HAL_GetTick>
 8005250:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005252:	e008      	b.n	8005266 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005254:	f7fc ffc4 	bl	80021e0 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b03      	cmp	r3, #3
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e197      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005266:	f7ff fc0e 	bl	8004a86 <LL_RCC_LSI2_IsReady>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1f1      	bne.n	8005254 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005270:	f7ff fbc4 	bl	80049fc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005274:	f7fc ffb4 	bl	80021e0 <HAL_GetTick>
 8005278:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800527c:	f7fc ffb0 	bl	80021e0 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e183      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800528e:	f7ff fbc6 	bl	8004a1e <LL_RCC_LSI1_IsReady>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1f1      	bne.n	800527c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d05b      	beq.n	800535c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052a4:	4ba7      	ldr	r3, [pc, #668]	; (8005544 <HAL_RCC_OscConfig+0x688>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d114      	bne.n	80052da <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80052b0:	f7ff fa64 	bl	800477c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052b4:	f7fc ff94 	bl	80021e0 <HAL_GetTick>
 80052b8:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052bc:	f7fc ff90 	bl	80021e0 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e163      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ce:	4b9d      	ldr	r3, [pc, #628]	; (8005544 <HAL_RCC_OscConfig+0x688>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0f0      	beq.n	80052bc <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d102      	bne.n	80052e8 <HAL_RCC_OscConfig+0x42c>
 80052e2:	f7ff fb24 	bl	800492e <LL_RCC_LSE_Enable>
 80052e6:	e00c      	b.n	8005302 <HAL_RCC_OscConfig+0x446>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	2b05      	cmp	r3, #5
 80052ee:	d104      	bne.n	80052fa <HAL_RCC_OscConfig+0x43e>
 80052f0:	f7ff fb3f 	bl	8004972 <LL_RCC_LSE_EnableBypass>
 80052f4:	f7ff fb1b 	bl	800492e <LL_RCC_LSE_Enable>
 80052f8:	e003      	b.n	8005302 <HAL_RCC_OscConfig+0x446>
 80052fa:	f7ff fb29 	bl	8004950 <LL_RCC_LSE_Disable>
 80052fe:	f7ff fb49 	bl	8004994 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d014      	beq.n	8005334 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530a:	f7fc ff69 	bl	80021e0 <HAL_GetTick>
 800530e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005310:	e00a      	b.n	8005328 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005312:	f7fc ff65 	bl	80021e0 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005320:	4293      	cmp	r3, r2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e136      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005328:	f7ff fb45 	bl	80049b6 <LL_RCC_LSE_IsReady>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ef      	beq.n	8005312 <HAL_RCC_OscConfig+0x456>
 8005332:	e013      	b.n	800535c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005334:	f7fc ff54 	bl	80021e0 <HAL_GetTick>
 8005338:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800533a:	e00a      	b.n	8005352 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800533c:	f7fc ff50 	bl	80021e0 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	f241 3288 	movw	r2, #5000	; 0x1388
 800534a:	4293      	cmp	r3, r2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e121      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005352:	f7ff fb30 	bl	80049b6 <LL_RCC_LSE_IsReady>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1ef      	bne.n	800533c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005364:	2b00      	cmp	r3, #0
 8005366:	d02c      	beq.n	80053c2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536c:	2b00      	cmp	r3, #0
 800536e:	d014      	beq.n	800539a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005370:	f7ff faa9 	bl	80048c6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005374:	f7fc ff34 	bl	80021e0 <HAL_GetTick>
 8005378:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800537c:	f7fc ff30 	bl	80021e0 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800538a:	2303      	movs	r3, #3
 800538c:	e103      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800538e:	f7ff fabc 	bl	800490a <LL_RCC_HSI48_IsReady>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d0f1      	beq.n	800537c <HAL_RCC_OscConfig+0x4c0>
 8005398:	e013      	b.n	80053c2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800539a:	f7ff faa5 	bl	80048e8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800539e:	f7fc ff1f 	bl	80021e0 <HAL_GetTick>
 80053a2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80053a4:	e008      	b.n	80053b8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053a6:	f7fc ff1b 	bl	80021e0 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e0ee      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80053b8:	f7ff faa7 	bl	800490a <LL_RCC_HSI48_IsReady>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1f1      	bne.n	80053a6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 80e4 	beq.w	8005594 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053cc:	f7ff fc05 	bl	8004bda <LL_RCC_GetSysClkSource>
 80053d0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80053d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053de:	2b02      	cmp	r3, #2
 80053e0:	f040 80b4 	bne.w	800554c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f003 0203 	and.w	r2, r3, #3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d123      	bne.n	800543a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d11c      	bne.n	800543a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	0a1b      	lsrs	r3, r3, #8
 8005404:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800540c:	429a      	cmp	r2, r3
 800540e:	d114      	bne.n	800543a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800541a:	429a      	cmp	r2, r3
 800541c:	d10d      	bne.n	800543a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005428:	429a      	cmp	r2, r3
 800542a:	d106      	bne.n	800543a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005436:	429a      	cmp	r2, r3
 8005438:	d05d      	beq.n	80054f6 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	2b0c      	cmp	r3, #12
 800543e:	d058      	beq.n	80054f2 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005440:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e0a1      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005452:	f7ff fc85 	bl	8004d60 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005456:	f7fc fec3 	bl	80021e0 <HAL_GetTick>
 800545a:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800545c:	e008      	b.n	8005470 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545e:	f7fc febf 	bl	80021e0 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e092      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005470:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1ef      	bne.n	800545e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800547e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	4b30      	ldr	r3, [pc, #192]	; (8005548 <HAL_RCC_OscConfig+0x68c>)
 8005486:	4013      	ands	r3, r2
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005490:	4311      	orrs	r1, r2
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005496:	0212      	lsls	r2, r2, #8
 8005498:	4311      	orrs	r1, r2
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800549e:	4311      	orrs	r1, r2
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054a4:	4311      	orrs	r1, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80054aa:	430a      	orrs	r2, r1
 80054ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054b0:	4313      	orrs	r3, r2
 80054b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80054b4:	f7ff fc45 	bl	8004d42 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80054b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80054c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80054c8:	f7fc fe8a 	bl	80021e0 <HAL_GetTick>
 80054cc:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ce:	e008      	b.n	80054e2 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d0:	f7fc fe86 	bl	80021e0 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d901      	bls.n	80054e2 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e059      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0ef      	beq.n	80054d0 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054f0:	e050      	b.n	8005594 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e04f      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d147      	bne.n	8005594 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005504:	f7ff fc1d 	bl	8004d42 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005508:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005516:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005518:	f7fc fe62 	bl	80021e0 <HAL_GetTick>
 800551c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800551e:	e008      	b.n	8005532 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005520:	f7fc fe5e 	bl	80021e0 <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e031      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d0ef      	beq.n	8005520 <HAL_RCC_OscConfig+0x664>
 8005540:	e028      	b.n	8005594 <HAL_RCC_OscConfig+0x6d8>
 8005542:	bf00      	nop
 8005544:	58000400 	.word	0x58000400
 8005548:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d01e      	beq.n	8005590 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005552:	f7ff fc05 	bl	8004d60 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005556:	f7fc fe43 	bl	80021e0 <HAL_GetTick>
 800555a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800555c:	e008      	b.n	8005570 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800555e:	f7fc fe3f 	bl	80021e0 <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d901      	bls.n	8005570 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e012      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005570:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1ef      	bne.n	800555e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800557e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005582:	68da      	ldr	r2, [r3, #12]
 8005584:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005588:	4b05      	ldr	r3, [pc, #20]	; (80055a0 <HAL_RCC_OscConfig+0x6e4>)
 800558a:	4013      	ands	r3, r2
 800558c:	60cb      	str	r3, [r1, #12]
 800558e:	e001      	b.n	8005594 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3734      	adds	r7, #52	; 0x34
 800559a:	46bd      	mov	sp, r7
 800559c:	bd90      	pop	{r4, r7, pc}
 800559e:	bf00      	nop
 80055a0:	eefefffc 	.word	0xeefefffc

080055a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e12d      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055b8:	4b98      	ldr	r3, [pc, #608]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0307 	and.w	r3, r3, #7
 80055c0:	683a      	ldr	r2, [r7, #0]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d91b      	bls.n	80055fe <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055c6:	4b95      	ldr	r3, [pc, #596]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f023 0207 	bic.w	r2, r3, #7
 80055ce:	4993      	ldr	r1, [pc, #588]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055d6:	f7fc fe03 	bl	80021e0 <HAL_GetTick>
 80055da:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055dc:	e008      	b.n	80055f0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80055de:	f7fc fdff 	bl	80021e0 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e111      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055f0:	4b8a      	ldr	r3, [pc, #552]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0307 	and.w	r3, r3, #7
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d1ef      	bne.n	80055de <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d016      	beq.n	8005638 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff faef 	bl	8004bf2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005614:	f7fc fde4 	bl	80021e0 <HAL_GetTick>
 8005618:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800561a:	e008      	b.n	800562e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800561c:	f7fc fde0 	bl	80021e0 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e0f2      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800562e:	f7ff fbe9 	bl	8004e04 <LL_RCC_IsActiveFlag_HPRE>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	d0f1      	beq.n	800561c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d016      	beq.n	8005672 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	4618      	mov	r0, r3
 800564a:	f7ff fae6 	bl	8004c1a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800564e:	f7fc fdc7 	bl	80021e0 <HAL_GetTick>
 8005652:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005654:	e008      	b.n	8005668 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005656:	f7fc fdc3 	bl	80021e0 <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d901      	bls.n	8005668 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e0d5      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005668:	f7ff fbde 	bl	8004e28 <LL_RCC_IsActiveFlag_C2HPRE>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d0f1      	beq.n	8005656 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800567a:	2b00      	cmp	r3, #0
 800567c:	d016      	beq.n	80056ac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff fadf 	bl	8004c46 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005688:	f7fc fdaa 	bl	80021e0 <HAL_GetTick>
 800568c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005690:	f7fc fda6 	bl	80021e0 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e0b8      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80056a2:	f7ff fbd4 	bl	8004e4e <LL_RCC_IsActiveFlag_SHDHPRE>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f1      	beq.n	8005690 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0304 	and.w	r3, r3, #4
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d016      	beq.n	80056e6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff fad9 	bl	8004c74 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80056c2:	f7fc fd8d 	bl	80021e0 <HAL_GetTick>
 80056c6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80056c8:	e008      	b.n	80056dc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80056ca:	f7fc fd89 	bl	80021e0 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e09b      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80056dc:	f7ff fbca 	bl	8004e74 <LL_RCC_IsActiveFlag_PPRE1>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d0f1      	beq.n	80056ca <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d017      	beq.n	8005722 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7ff facf 	bl	8004c9c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80056fe:	f7fc fd6f 	bl	80021e0 <HAL_GetTick>
 8005702:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005704:	e008      	b.n	8005718 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005706:	f7fc fd6b 	bl	80021e0 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e07d      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005718:	f7ff fbbe 	bl	8004e98 <LL_RCC_IsActiveFlag_PPRE2>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f1      	beq.n	8005706 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d043      	beq.n	80057b6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	2b02      	cmp	r3, #2
 8005734:	d106      	bne.n	8005744 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005736:	f7ff f86f 	bl	8004818 <LL_RCC_HSE_IsReady>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d11e      	bne.n	800577e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e067      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b03      	cmp	r3, #3
 800574a:	d106      	bne.n	800575a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800574c:	f7ff fb17 	bl	8004d7e <LL_RCC_PLL_IsReady>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d113      	bne.n	800577e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e05c      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d106      	bne.n	8005770 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005762:	f7ff f9d7 	bl	8004b14 <LL_RCC_MSI_IsReady>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d108      	bne.n	800577e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e051      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005770:	f7ff f882 	bl	8004878 <LL_RCC_HSI_IsReady>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e04a      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	4618      	mov	r0, r3
 8005784:	f7ff fa15 	bl	8004bb2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005788:	f7fc fd2a 	bl	80021e0 <HAL_GetTick>
 800578c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800578e:	e00a      	b.n	80057a6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005790:	f7fc fd26 	bl	80021e0 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	f241 3288 	movw	r2, #5000	; 0x1388
 800579e:	4293      	cmp	r3, r2
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e036      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057a6:	f7ff fa18 	bl	8004bda <LL_RCC_GetSysClkSource>
 80057aa:	4602      	mov	r2, r0
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d1ec      	bne.n	8005790 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80057b6:	4b19      	ldr	r3, [pc, #100]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d21b      	bcs.n	80057fc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c4:	4b15      	ldr	r3, [pc, #84]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f023 0207 	bic.w	r2, r3, #7
 80057cc:	4913      	ldr	r1, [pc, #76]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057d4:	f7fc fd04 	bl	80021e0 <HAL_GetTick>
 80057d8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057da:	e008      	b.n	80057ee <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80057dc:	f7fc fd00 	bl	80021e0 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e012      	b.n	8005814 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057ee:	4b0b      	ldr	r3, [pc, #44]	; (800581c <HAL_RCC_ClockConfig+0x278>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0307 	and.w	r3, r3, #7
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d1ef      	bne.n	80057dc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80057fc:	f000 f87e 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 8005800:	4603      	mov	r3, r0
 8005802:	4a07      	ldr	r2, [pc, #28]	; (8005820 <HAL_RCC_ClockConfig+0x27c>)
 8005804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005806:	f7fc fcf7 	bl	80021f8 <HAL_GetTickPrio>
 800580a:	4603      	mov	r3, r0
 800580c:	4618      	mov	r0, r3
 800580e:	f7fc fb93 	bl	8001f38 <HAL_InitTick>
 8005812:	4603      	mov	r3, r0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	58004000 	.word	0x58004000
 8005820:	2000002c 	.word	0x2000002c

08005824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005824:	b590      	push	{r4, r7, lr}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800582a:	f7ff f9d6 	bl	8004bda <LL_RCC_GetSysClkSource>
 800582e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10a      	bne.n	800584c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005836:	f7ff f992 	bl	8004b5e <LL_RCC_MSI_GetRange>
 800583a:	4603      	mov	r3, r0
 800583c:	091b      	lsrs	r3, r3, #4
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	4a2b      	ldr	r2, [pc, #172]	; (80058f0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	e04b      	b.n	80058e4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b04      	cmp	r3, #4
 8005850:	d102      	bne.n	8005858 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005852:	4b28      	ldr	r3, [pc, #160]	; (80058f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e045      	b.n	80058e4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b08      	cmp	r3, #8
 800585c:	d10a      	bne.n	8005874 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800585e:	f7fe ffab 	bl	80047b8 <LL_RCC_HSE_IsEnabledDiv2>
 8005862:	4603      	mov	r3, r0
 8005864:	2b01      	cmp	r3, #1
 8005866:	d102      	bne.n	800586e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005868:	4b22      	ldr	r3, [pc, #136]	; (80058f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800586a:	60fb      	str	r3, [r7, #12]
 800586c:	e03a      	b.n	80058e4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800586e:	4b22      	ldr	r3, [pc, #136]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	e037      	b.n	80058e4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005874:	f7ff faba 	bl	8004dec <LL_RCC_PLL_GetMainSource>
 8005878:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b02      	cmp	r3, #2
 800587e:	d003      	beq.n	8005888 <HAL_RCC_GetSysClockFreq+0x64>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	2b03      	cmp	r3, #3
 8005884:	d003      	beq.n	800588e <HAL_RCC_GetSysClockFreq+0x6a>
 8005886:	e00d      	b.n	80058a4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005888:	4b1a      	ldr	r3, [pc, #104]	; (80058f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800588a:	60bb      	str	r3, [r7, #8]
        break;
 800588c:	e015      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800588e:	f7fe ff93 	bl	80047b8 <LL_RCC_HSE_IsEnabledDiv2>
 8005892:	4603      	mov	r3, r0
 8005894:	2b01      	cmp	r3, #1
 8005896:	d102      	bne.n	800589e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005898:	4b16      	ldr	r3, [pc, #88]	; (80058f4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800589a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800589c:	e00d      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800589e:	4b16      	ldr	r3, [pc, #88]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xd4>)
 80058a0:	60bb      	str	r3, [r7, #8]
        break;
 80058a2:	e00a      	b.n	80058ba <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80058a4:	f7ff f95b 	bl	8004b5e <LL_RCC_MSI_GetRange>
 80058a8:	4603      	mov	r3, r0
 80058aa:	091b      	lsrs	r3, r3, #4
 80058ac:	f003 030f 	and.w	r3, r3, #15
 80058b0:	4a0f      	ldr	r2, [pc, #60]	; (80058f0 <HAL_RCC_GetSysClockFreq+0xcc>)
 80058b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058b6:	60bb      	str	r3, [r7, #8]
        break;
 80058b8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80058ba:	f7ff fa72 	bl	8004da2 <LL_RCC_PLL_GetN>
 80058be:	4602      	mov	r2, r0
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	fb03 f402 	mul.w	r4, r3, r2
 80058c6:	f7ff fa85 	bl	8004dd4 <LL_RCC_PLL_GetDivider>
 80058ca:	4603      	mov	r3, r0
 80058cc:	091b      	lsrs	r3, r3, #4
 80058ce:	3301      	adds	r3, #1
 80058d0:	fbb4 f4f3 	udiv	r4, r4, r3
 80058d4:	f7ff fa72 	bl	8004dbc <LL_RCC_PLL_GetR>
 80058d8:	4603      	mov	r3, r0
 80058da:	0f5b      	lsrs	r3, r3, #29
 80058dc:	3301      	adds	r3, #1
 80058de:	fbb4 f3f3 	udiv	r3, r4, r3
 80058e2:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80058e4:	68fb      	ldr	r3, [r7, #12]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd90      	pop	{r4, r7, pc}
 80058ee:	bf00      	nop
 80058f0:	0800f1ac 	.word	0x0800f1ac
 80058f4:	00f42400 	.word	0x00f42400
 80058f8:	01e84800 	.word	0x01e84800

080058fc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058fc:	b598      	push	{r3, r4, r7, lr}
 80058fe:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005900:	f7ff ff90 	bl	8005824 <HAL_RCC_GetSysClockFreq>
 8005904:	4604      	mov	r4, r0
 8005906:	f7ff f9dd 	bl	8004cc4 <LL_RCC_GetAHBPrescaler>
 800590a:	4603      	mov	r3, r0
 800590c:	091b      	lsrs	r3, r3, #4
 800590e:	f003 030f 	and.w	r3, r3, #15
 8005912:	4a03      	ldr	r2, [pc, #12]	; (8005920 <HAL_RCC_GetHCLKFreq+0x24>)
 8005914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005918:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800591c:	4618      	mov	r0, r3
 800591e:	bd98      	pop	{r3, r4, r7, pc}
 8005920:	0800f14c 	.word	0x0800f14c

08005924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005924:	b598      	push	{r3, r4, r7, lr}
 8005926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005928:	f7ff ffe8 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 800592c:	4604      	mov	r4, r0
 800592e:	f7ff f9f0 	bl	8004d12 <LL_RCC_GetAPB1Prescaler>
 8005932:	4603      	mov	r3, r0
 8005934:	0a1b      	lsrs	r3, r3, #8
 8005936:	f003 0307 	and.w	r3, r3, #7
 800593a:	4a04      	ldr	r2, [pc, #16]	; (800594c <HAL_RCC_GetPCLK1Freq+0x28>)
 800593c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005940:	f003 031f 	and.w	r3, r3, #31
 8005944:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005948:	4618      	mov	r0, r3
 800594a:	bd98      	pop	{r3, r4, r7, pc}
 800594c:	0800f18c 	.word	0x0800f18c

08005950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005950:	b598      	push	{r3, r4, r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005954:	f7ff ffd2 	bl	80058fc <HAL_RCC_GetHCLKFreq>
 8005958:	4604      	mov	r4, r0
 800595a:	f7ff f9e6 	bl	8004d2a <LL_RCC_GetAPB2Prescaler>
 800595e:	4603      	mov	r3, r0
 8005960:	0adb      	lsrs	r3, r3, #11
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	4a04      	ldr	r2, [pc, #16]	; (8005978 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800596c:	f003 031f 	and.w	r3, r3, #31
 8005970:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005974:	4618      	mov	r0, r3
 8005976:	bd98      	pop	{r3, r4, r7, pc}
 8005978:	0800f18c 	.word	0x0800f18c

0800597c <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b082      	sub	sp, #8
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	226f      	movs	r2, #111	; 0x6f
 800598a:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800598c:	f7ff f925 	bl	8004bda <LL_RCC_GetSysClkSource>
 8005990:	4602      	mov	r2, r0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8005996:	f7ff f995 	bl	8004cc4 <LL_RCC_GetAHBPrescaler>
 800599a:	4602      	mov	r2, r0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 80059a0:	f7ff f9b7 	bl	8004d12 <LL_RCC_GetAPB1Prescaler>
 80059a4:	4602      	mov	r2, r0
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 80059aa:	f7ff f9be 	bl	8004d2a <LL_RCC_GetAPB2Prescaler>
 80059ae:	4602      	mov	r2, r0
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 80059b4:	f7ff f992 	bl	8004cdc <LL_C2_RCC_GetAHBPrescaler>
 80059b8:	4602      	mov	r2, r0
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 80059be:	f7ff f99a 	bl	8004cf6 <LL_RCC_GetAHB4Prescaler>
 80059c2:	4602      	mov	r2, r0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80059c8:	4b04      	ldr	r3, [pc, #16]	; (80059dc <HAL_RCC_GetClockConfig+0x60>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0207 	and.w	r2, r3, #7
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	601a      	str	r2, [r3, #0]
}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	58004000 	.word	0x58004000

080059e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80059e0:	b590      	push	{r4, r7, lr}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2bb0      	cmp	r3, #176	; 0xb0
 80059ec:	d903      	bls.n	80059f6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80059ee:	4b15      	ldr	r3, [pc, #84]	; (8005a44 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80059f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	e007      	b.n	8005a06 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	091b      	lsrs	r3, r3, #4
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	4a11      	ldr	r2, [pc, #68]	; (8005a44 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a04:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005a06:	f7ff f976 	bl	8004cf6 <LL_RCC_GetAHB4Prescaler>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	4a0d      	ldr	r2, [pc, #52]	; (8005a48 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1e:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	4a0a      	ldr	r2, [pc, #40]	; (8005a4c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005a24:	fba2 2303 	umull	r2, r3, r2, r3
 8005a28:	0c9c      	lsrs	r4, r3, #18
 8005a2a:	f7fe feb7 	bl	800479c <HAL_PWREx_GetVoltageRange>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	4619      	mov	r1, r3
 8005a32:	4620      	mov	r0, r4
 8005a34:	f000 f80c 	bl	8005a50 <RCC_SetFlashLatency>
 8005a38:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd90      	pop	{r4, r7, pc}
 8005a42:	bf00      	nop
 8005a44:	0800f1ac 	.word	0x0800f1ac
 8005a48:	0800f14c 	.word	0x0800f14c
 8005a4c:	431bde83 	.word	0x431bde83

08005a50 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005a50:	b590      	push	{r4, r7, lr}
 8005a52:	b093      	sub	sp, #76	; 0x4c
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005a5a:	4b37      	ldr	r3, [pc, #220]	; (8005b38 <RCC_SetFlashLatency+0xe8>)
 8005a5c:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8005a60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005a66:	4a35      	ldr	r2, [pc, #212]	; (8005b3c <RCC_SetFlashLatency+0xec>)
 8005a68:	f107 031c 	add.w	r3, r7, #28
 8005a6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005a6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005a72:	4b33      	ldr	r3, [pc, #204]	; (8005b40 <RCC_SetFlashLatency+0xf0>)
 8005a74:	f107 040c 	add.w	r4, r7, #12
 8005a78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005a7e:	2300      	movs	r3, #0
 8005a80:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a88:	d11a      	bne.n	8005ac0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	643b      	str	r3, [r7, #64]	; 0x40
 8005a8e:	e013      	b.n	8005ab8 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005a90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	3348      	adds	r3, #72	; 0x48
 8005a96:	443b      	add	r3, r7
 8005a98:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d807      	bhi.n	8005ab2 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	3348      	adds	r3, #72	; 0x48
 8005aa8:	443b      	add	r3, r7
 8005aaa:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005aae:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8005ab0:	e020      	b.n	8005af4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005ab2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	643b      	str	r3, [r7, #64]	; 0x40
 8005ab8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aba:	2b03      	cmp	r3, #3
 8005abc:	d9e8      	bls.n	8005a90 <RCC_SetFlashLatency+0x40>
 8005abe:	e019      	b.n	8005af4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ac4:	e013      	b.n	8005aee <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	3348      	adds	r3, #72	; 0x48
 8005acc:	443b      	add	r3, r7
 8005ace:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d807      	bhi.n	8005ae8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	3348      	adds	r3, #72	; 0x48
 8005ade:	443b      	add	r3, r7
 8005ae0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005ae4:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8005ae6:	e005      	b.n	8005af4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aea:	3301      	adds	r3, #1
 8005aec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d9e8      	bls.n	8005ac6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005af4:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <RCC_SetFlashLatency+0xf4>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f023 0207 	bic.w	r2, r3, #7
 8005afc:	4911      	ldr	r1, [pc, #68]	; (8005b44 <RCC_SetFlashLatency+0xf4>)
 8005afe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b00:	4313      	orrs	r3, r2
 8005b02:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005b04:	f7fc fb6c 	bl	80021e0 <HAL_GetTick>
 8005b08:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005b0a:	e008      	b.n	8005b1e <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005b0c:	f7fc fb68 	bl	80021e0 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e007      	b.n	8005b2e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005b1e:	4b09      	ldr	r3, [pc, #36]	; (8005b44 <RCC_SetFlashLatency+0xf4>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d1ef      	bne.n	8005b0c <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	374c      	adds	r7, #76	; 0x4c
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd90      	pop	{r4, r7, pc}
 8005b36:	bf00      	nop
 8005b38:	0800f01c 	.word	0x0800f01c
 8005b3c:	0800f02c 	.word	0x0800f02c
 8005b40:	0800f038 	.word	0x0800f038
 8005b44:	58004000 	.word	0x58004000

08005b48 <LL_RCC_LSE_IsEnabled>:
{
 8005b48:	b480      	push	{r7}
 8005b4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d101      	bne.n	8005b60 <LL_RCC_LSE_IsEnabled+0x18>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e000      	b.n	8005b62 <LL_RCC_LSE_IsEnabled+0x1a>
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <LL_RCC_LSE_IsReady>:
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d101      	bne.n	8005b84 <LL_RCC_LSE_IsReady+0x18>
 8005b80:	2301      	movs	r3, #1
 8005b82:	e000      	b.n	8005b86 <LL_RCC_LSE_IsReady+0x1a>
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <LL_RCC_MSI_EnablePLLMode>:
{
 8005b90:	b480      	push	{r7}
 8005b92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8005b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b9e:	f043 0304 	orr.w	r3, r3, #4
 8005ba2:	6013      	str	r3, [r2, #0]
}
 8005ba4:	bf00      	nop
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <LL_RCC_SetRFWKPClockSource>:
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bbe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005bc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <LL_RCC_SetSMPSClockSource>:
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8005be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	f023 0203 	bic.w	r2, r3, #3
 8005bec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <LL_RCC_SetSMPSPrescaler>:
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8005c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr

08005c2a <LL_RCC_SetUSARTClockSource>:
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	b083      	sub	sp, #12
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8005c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c3a:	f023 0203 	bic.w	r2, r3, #3
 8005c3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c4a:	bf00      	nop
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <LL_RCC_SetLPUARTClockSource>:
{
 8005c56:	b480      	push	{r7}
 8005c58:	b083      	sub	sp, #12
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8005c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <LL_RCC_SetI2CClockSource>:
{
 8005c82:	b480      	push	{r7}
 8005c84:	b083      	sub	sp, #12
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005c8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	091b      	lsrs	r3, r3, #4
 8005c96:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005c9a:	43db      	mvns	r3, r3
 8005c9c:	401a      	ands	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005ca6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005caa:	4313      	orrs	r3, r2
 8005cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <LL_RCC_SetLPTIMClockSource>:
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005cc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	0c1b      	lsrs	r3, r3, #16
 8005cd0:	041b      	lsls	r3, r3, #16
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	401a      	ands	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	041b      	lsls	r3, r3, #16
 8005cda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <LL_RCC_SetSAIClockSource>:
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8005cf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d00:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <LL_RCC_SetRNGClockSource>:
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005d30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <LL_RCC_SetCLK48ClockSource>:
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8005d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d58:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <LL_RCC_SetUSBClockSource>:
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7ff ffe3 	bl	8005d48 <LL_RCC_SetCLK48ClockSource>
}
 8005d82:	bf00      	nop
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <LL_RCC_SetADCClockSource>:
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b083      	sub	sp, #12
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005d92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d9a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <LL_RCC_SetRTCClockSource>:
{
 8005db6:	b480      	push	{r7}
 8005db8:	b083      	sub	sp, #12
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005dbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dc6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <LL_RCC_GetRTCClockSource>:
{
 8005de2:	b480      	push	{r7}
 8005de4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005de6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <LL_RCC_ForceBackupDomainReset>:
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005e14:	bf00      	nop
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <LL_RCC_ReleaseBackupDomainReset>:
{
 8005e1e:	b480      	push	{r7}
 8005e20:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005e36:	bf00      	nop
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <LL_RCC_PLLSAI1_Enable>:
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005e44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005e52:	6013      	str	r3, [r2, #0]
}
 8005e54:	bf00      	nop
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <LL_RCC_PLLSAI1_Disable>:
{
 8005e5e:	b480      	push	{r7}
 8005e60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e70:	6013      	str	r3, [r2, #0]
}
 8005e72:	bf00      	nop
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <LL_RCC_PLLSAI1_IsReady>:
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8005e80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e8e:	d101      	bne.n	8005e94 <LL_RCC_PLLSAI1_IsReady+0x18>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b088      	sub	sp, #32
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005eac:	2300      	movs	r3, #0
 8005eae:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d034      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005ec4:	d021      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005ec6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005eca:	d81b      	bhi.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ecc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ed0:	d01d      	beq.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005ed2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ed6:	d815      	bhi.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005edc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ee0:	d110      	bne.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8005ee2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef0:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8005ef2:	e00d      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f000 f94d 	bl	8006198 <RCCEx_PLLSAI1_ConfigNP>
 8005efe:	4603      	mov	r3, r0
 8005f00:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005f02:	e005      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	77fb      	strb	r3, [r7, #31]
        break;
 8005f08:	e002      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005f0a:	bf00      	nop
 8005f0c:	e000      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f10:	7ffb      	ldrb	r3, [r7, #31]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d105      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7ff fee8 	bl	8005cf0 <LL_RCC_SetSAIClockSource>
 8005f20:	e001      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f22:	7ffb      	ldrb	r3, [r7, #31]
 8005f24:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d046      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8005f32:	f7ff ff56 	bl	8005de2 <LL_RCC_GetRTCClockSource>
 8005f36:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d03c      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005f42:	f7fe fc1b 	bl	800477c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d105      	bne.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff ff30 	bl	8005db6 <LL_RCC_SetRTCClockSource>
 8005f56:	e02e      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f60:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005f62:	f7ff ff4b 	bl	8005dfc <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005f66:	f7ff ff5a 	bl	8005e1e <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005f78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005f82:	f7ff fde1 	bl	8005b48 <LL_RCC_LSE_IsEnabled>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d114      	bne.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f8c:	f7fc f928 	bl	80021e0 <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005f92:	e00b      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f94:	f7fc f924 	bl	80021e0 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d902      	bls.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	77fb      	strb	r3, [r7, #31]
              break;
 8005faa:	e004      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005fac:	f7ff fdde 	bl	8005b6c <LL_RCC_LSE_IsReady>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d1ee      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005fb6:	7ffb      	ldrb	r3, [r7, #31]
 8005fb8:	77bb      	strb	r3, [r7, #30]
 8005fba:	e001      	b.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fbc:	7ffb      	ldrb	r3, [r7, #31]
 8005fbe:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff fe2a 	bl	8005c2a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d004      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7ff fe35 	bl	8005c56 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d004      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff fe5d 	bl	8005cbc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0320 	and.w	r3, r3, #32
 800600a:	2b00      	cmp	r3, #0
 800600c:	d004      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff fe52 	bl	8005cbc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d004      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff fe2a 	bl	8005c82 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0308 	and.w	r3, r3, #8
 8006036:	2b00      	cmp	r3, #0
 8006038:	d004      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	4618      	mov	r0, r3
 8006040:	f7ff fe1f 	bl	8005c82 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800604c:	2b00      	cmp	r3, #0
 800604e:	d022      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006054:	4618      	mov	r0, r3
 8006056:	f7ff fe8d 	bl	8005d74 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800605e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006062:	d107      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8006064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800606e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006072:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006078:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800607c:	d10b      	bne.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3304      	adds	r3, #4
 8006082:	4618      	mov	r0, r3
 8006084:	f000 f8e3 	bl	800624e <RCCEx_PLLSAI1_ConfigNQ>
 8006088:	4603      	mov	r3, r0
 800608a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800608c:	7ffb      	ldrb	r3, [r7, #31]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8006092:	7ffb      	ldrb	r3, [r7, #31]
 8006094:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d02b      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060aa:	d008      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060b4:	d003      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d105      	bne.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff fe2a 	bl	8005d1c <LL_RCC_SetRNGClockSource>
 80060c8:	e00a      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060d2:	60fb      	str	r3, [r7, #12]
 80060d4:	2000      	movs	r0, #0
 80060d6:	f7ff fe21 	bl	8005d1c <LL_RCC_SetRNGClockSource>
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f7ff fe34 	bl	8005d48 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80060e8:	d107      	bne.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80060ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80060f8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006102:	2b00      	cmp	r3, #0
 8006104:	d022      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800610a:	4618      	mov	r0, r3
 800610c:	f7ff fe3d 	bl	8005d8a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006118:	d107      	bne.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800611a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006128:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006132:	d10b      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3304      	adds	r3, #4
 8006138:	4618      	mov	r0, r3
 800613a:	f000 f8e3 	bl	8006304 <RCCEx_PLLSAI1_ConfigNR>
 800613e:	4603      	mov	r3, r0
 8006140:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006142:	7ffb      	ldrb	r3, [r7, #31]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d001      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8006148:	7ffb      	ldrb	r3, [r7, #31]
 800614a:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d004      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615c:	4618      	mov	r0, r3
 800615e:	f7ff fd26 	bl	8005bae <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d009      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006172:	4618      	mov	r0, r3
 8006174:	f7ff fd45 	bl	8005c02 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800617c:	4618      	mov	r0, r3
 800617e:	f7ff fd2c 	bl	8005bda <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006182:	7fbb      	ldrb	r3, [r7, #30]
}
 8006184:	4618      	mov	r0, r3
 8006186:	3720      	adds	r7, #32
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8006190:	f7ff fcfe 	bl	8005b90 <LL_RCC_MSI_EnablePLLMode>
}
 8006194:	bf00      	nop
 8006196:	bd80      	pop	{r7, pc}

08006198 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80061a0:	2300      	movs	r3, #0
 80061a2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80061a4:	f7ff fe5b 	bl	8005e5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80061a8:	f7fc f81a 	bl	80021e0 <HAL_GetTick>
 80061ac:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80061ae:	e009      	b.n	80061c4 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80061b0:	f7fc f816 	bl	80021e0 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d902      	bls.n	80061c4 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	73fb      	strb	r3, [r7, #15]
      break;
 80061c2:	e004      	b.n	80061ce <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80061c4:	f7ff fe5a 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1f0      	bne.n	80061b0 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80061ce:	7bfb      	ldrb	r3, [r7, #15]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d137      	bne.n	8006244 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80061d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	021b      	lsls	r3, r3, #8
 80061e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061e8:	4313      	orrs	r3, r2
 80061ea:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80061ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061fe:	4313      	orrs	r3, r2
 8006200:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006202:	f7ff fe1d 	bl	8005e40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006206:	f7fb ffeb 	bl	80021e0 <HAL_GetTick>
 800620a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800620c:	e009      	b.n	8006222 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800620e:	f7fb ffe7 	bl	80021e0 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	2b02      	cmp	r3, #2
 800621a:	d902      	bls.n	8006222 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	73fb      	strb	r3, [r7, #15]
        break;
 8006220:	e004      	b.n	800622c <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006222:	f7ff fe2b 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 8006226:	4603      	mov	r3, r0
 8006228:	2b01      	cmp	r3, #1
 800622a:	d1f0      	bne.n	800620e <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d108      	bne.n	8006244 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006232:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006236:	691a      	ldr	r2, [r3, #16]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	691b      	ldr	r3, [r3, #16]
 800623c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006240:	4313      	orrs	r3, r2
 8006242:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006244:	7bfb      	ldrb	r3, [r7, #15]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b084      	sub	sp, #16
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800625a:	f7ff fe00 	bl	8005e5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800625e:	f7fb ffbf 	bl	80021e0 <HAL_GetTick>
 8006262:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006264:	e009      	b.n	800627a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006266:	f7fb ffbb 	bl	80021e0 <HAL_GetTick>
 800626a:	4602      	mov	r2, r0
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	2b02      	cmp	r3, #2
 8006272:	d902      	bls.n	800627a <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	73fb      	strb	r3, [r7, #15]
      break;
 8006278:	e004      	b.n	8006284 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800627a:	f7ff fdff 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1f0      	bne.n	8006266 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d137      	bne.n	80062fa <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800628a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800629e:	4313      	orrs	r3, r2
 80062a0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80062a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062b4:	4313      	orrs	r3, r2
 80062b6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80062b8:	f7ff fdc2 	bl	8005e40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062bc:	f7fb ff90 	bl	80021e0 <HAL_GetTick>
 80062c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80062c2:	e009      	b.n	80062d8 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80062c4:	f7fb ff8c 	bl	80021e0 <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d902      	bls.n	80062d8 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	73fb      	strb	r3, [r7, #15]
        break;
 80062d6:	e004      	b.n	80062e2 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80062d8:	f7ff fdd0 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d1f0      	bne.n	80062c4 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80062e2:	7bfb      	ldrb	r3, [r7, #15]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d108      	bne.n	80062fa <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80062e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062f6:	4313      	orrs	r3, r2
 80062f8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80062fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800630c:	2300      	movs	r3, #0
 800630e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006310:	f7ff fda5 	bl	8005e5e <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006314:	f7fb ff64 	bl	80021e0 <HAL_GetTick>
 8006318:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800631a:	e009      	b.n	8006330 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800631c:	f7fb ff60 	bl	80021e0 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d902      	bls.n	8006330 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	73fb      	strb	r3, [r7, #15]
      break;
 800632e:	e004      	b.n	800633a <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006330:	f7ff fda4 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f0      	bne.n	800631c <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800633a:	7bfb      	ldrb	r3, [r7, #15]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d137      	bne.n	80063b0 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006340:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	021b      	lsls	r3, r3, #8
 8006350:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006354:	4313      	orrs	r3, r2
 8006356:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800636a:	4313      	orrs	r3, r2
 800636c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800636e:	f7ff fd67 	bl	8005e40 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006372:	f7fb ff35 	bl	80021e0 <HAL_GetTick>
 8006376:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006378:	e009      	b.n	800638e <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800637a:	f7fb ff31 	bl	80021e0 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	2b02      	cmp	r3, #2
 8006386:	d902      	bls.n	800638e <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	73fb      	strb	r3, [r7, #15]
        break;
 800638c:	e004      	b.n	8006398 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800638e:	f7ff fd75 	bl	8005e7c <LL_RCC_PLLSAI1_IsReady>
 8006392:	4603      	mov	r3, r0
 8006394:	2b01      	cmp	r3, #1
 8006396:	d1f0      	bne.n	800637a <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006398:	7bfb      	ldrb	r3, [r7, #15]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d108      	bne.n	80063b0 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800639e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063a2:	691a      	ldr	r2, [r3, #16]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063ac:	4313      	orrs	r3, r2
 80063ae:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80063b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b082      	sub	sp, #8
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d101      	bne.n	80063cc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e049      	b.n	8006460 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d106      	bne.n	80063e6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f841 	bl	8006468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2202      	movs	r2, #2
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	3304      	adds	r3, #4
 80063f6:	4619      	mov	r1, r3
 80063f8:	4610      	mov	r0, r2
 80063fa:	f000 f9b7 	bl	800676c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3708      	adds	r7, #8
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006470:	bf00      	nop
 8006472:	370c      	adds	r7, #12
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b01      	cmp	r3, #1
 800648e:	d001      	beq.n	8006494 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e036      	b.n	8006502 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68da      	ldr	r2, [r3, #12]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0201 	orr.w	r2, r2, #1
 80064aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a17      	ldr	r2, [pc, #92]	; (8006510 <HAL_TIM_Base_Start_IT+0x94>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_TIM_Base_Start_IT+0x44>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064be:	d115      	bne.n	80064ec <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	4b13      	ldr	r3, [pc, #76]	; (8006514 <HAL_TIM_Base_Start_IT+0x98>)
 80064c8:	4013      	ands	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b06      	cmp	r3, #6
 80064d0:	d015      	beq.n	80064fe <HAL_TIM_Base_Start_IT+0x82>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d8:	d011      	beq.n	80064fe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0201 	orr.w	r2, r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ea:	e008      	b.n	80064fe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f042 0201 	orr.w	r2, r2, #1
 80064fa:	601a      	str	r2, [r3, #0]
 80064fc:	e000      	b.n	8006500 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3714      	adds	r7, #20
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr
 800650e:	bf00      	nop
 8006510:	40012c00 	.word	0x40012c00
 8006514:	00010007 	.word	0x00010007

08006518 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d020      	beq.n	800657c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d01b      	beq.n	800657c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0202 	mvn.w	r2, #2
 800654c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f8e4 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 8006568:	e005      	b.n	8006576 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f8d6 	bl	800671c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f8e7 	bl	8006744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f003 0304 	and.w	r3, r3, #4
 8006582:	2b00      	cmp	r3, #0
 8006584:	d020      	beq.n	80065c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f003 0304 	and.w	r3, r3, #4
 800658c:	2b00      	cmp	r3, #0
 800658e:	d01b      	beq.n	80065c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f06f 0204 	mvn.w	r2, #4
 8006598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2202      	movs	r2, #2
 800659e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d003      	beq.n	80065b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 f8be 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 80065b4:	e005      	b.n	80065c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f8b0 	bl	800671c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f8c1 	bl	8006744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d020      	beq.n	8006614 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f003 0308 	and.w	r3, r3, #8
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01b      	beq.n	8006614 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0208 	mvn.w	r2, #8
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2204      	movs	r2, #4
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	f003 0303 	and.w	r3, r3, #3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f898 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f88a 	bl	800671c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f89b 	bl	8006744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f003 0310 	and.w	r3, r3, #16
 800661a:	2b00      	cmp	r3, #0
 800661c:	d020      	beq.n	8006660 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f003 0310 	and.w	r3, r3, #16
 8006624:	2b00      	cmp	r3, #0
 8006626:	d01b      	beq.n	8006660 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f06f 0210 	mvn.w	r2, #16
 8006630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2208      	movs	r2, #8
 8006636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006642:	2b00      	cmp	r3, #0
 8006644:	d003      	beq.n	800664e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f872 	bl	8006730 <HAL_TIM_IC_CaptureCallback>
 800664c:	e005      	b.n	800665a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f864 	bl	800671c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f875 	bl	8006744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00c      	beq.n	8006684 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b00      	cmp	r3, #0
 8006672:	d007      	beq.n	8006684 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f06f 0201 	mvn.w	r2, #1
 800667c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f7fb fa5a 	bl	8001b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00c      	beq.n	80066a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006694:	2b00      	cmp	r3, #0
 8006696:	d007      	beq.n	80066a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80066a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f8d0 	bl	8006848 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00c      	beq.n	80066cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d007      	beq.n	80066cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f8c8 	bl	800685c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00c      	beq.n	80066f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d007      	beq.n	80066f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f834 	bl	8006758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	f003 0320 	and.w	r3, r3, #32
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00c      	beq.n	8006714 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f003 0320 	and.w	r3, r3, #32
 8006700:	2b00      	cmp	r3, #0
 8006702:	d007      	beq.n	8006714 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0220 	mvn.w	r2, #32
 800670c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f890 	bl	8006834 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006714:	bf00      	nop
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a2a      	ldr	r2, [pc, #168]	; (8006828 <TIM_Base_SetConfig+0xbc>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d003      	beq.n	800678c <TIM_Base_SetConfig+0x20>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800678a:	d108      	bne.n	800679e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006792:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a21      	ldr	r2, [pc, #132]	; (8006828 <TIM_Base_SetConfig+0xbc>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d00b      	beq.n	80067be <TIM_Base_SetConfig+0x52>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ac:	d007      	beq.n	80067be <TIM_Base_SetConfig+0x52>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a1e      	ldr	r2, [pc, #120]	; (800682c <TIM_Base_SetConfig+0xc0>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d003      	beq.n	80067be <TIM_Base_SetConfig+0x52>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a1d      	ldr	r2, [pc, #116]	; (8006830 <TIM_Base_SetConfig+0xc4>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d108      	bne.n	80067d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a0c      	ldr	r2, [pc, #48]	; (8006828 <TIM_Base_SetConfig+0xbc>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d007      	beq.n	800680c <TIM_Base_SetConfig+0xa0>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a0b      	ldr	r2, [pc, #44]	; (800682c <TIM_Base_SetConfig+0xc0>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d003      	beq.n	800680c <TIM_Base_SetConfig+0xa0>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a0a      	ldr	r2, [pc, #40]	; (8006830 <TIM_Base_SetConfig+0xc4>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d103      	bne.n	8006814 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	691a      	ldr	r2, [r3, #16]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	615a      	str	r2, [r3, #20]
}
 800681a:	bf00      	nop
 800681c:	3714      	adds	r7, #20
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	40012c00 	.word	0x40012c00
 800682c:	40014400 	.word	0x40014400
 8006830:	40014800 	.word	0x40014800

08006834 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <LL_RCC_GetUSARTClockSource>:
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800687c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4013      	ands	r3, r2
}
 8006884:	4618      	mov	r0, r3
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <LL_RCC_GetLPUARTClockSource>:
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006898:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800689c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4013      	ands	r3, r2
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e042      	b.n	8006948 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d106      	bne.n	80068da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f7fb fa3d 	bl	8001d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2224      	movs	r2, #36	; 0x24
 80068de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f022 0201 	bic.w	r2, r2, #1
 80068f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f001 f914 	bl	8007b28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fee9 	bl	80076d8 <UART_SetConfig>
 8006906:	4603      	mov	r3, r0
 8006908:	2b01      	cmp	r3, #1
 800690a:	d101      	bne.n	8006910 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e01b      	b.n	8006948 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800691e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800692e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f001 f993 	bl	8007c6c <UART_CheckIdleState>
 8006946:	4603      	mov	r3, r0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006950:	b480      	push	{r7}
 8006952:	b091      	sub	sp, #68	; 0x44
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	4613      	mov	r3, r2
 800695c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006964:	2b20      	cmp	r3, #32
 8006966:	d178      	bne.n	8006a5a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d002      	beq.n	8006974 <HAL_UART_Transmit_IT+0x24>
 800696e:	88fb      	ldrh	r3, [r7, #6]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d101      	bne.n	8006978 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	e071      	b.n	8006a5c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	88fa      	ldrh	r2, [r7, #6]
 8006982:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	88fa      	ldrh	r2, [r7, #6]
 800698a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2221      	movs	r2, #33	; 0x21
 80069a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069ac:	d12a      	bne.n	8006a04 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b6:	d107      	bne.n	80069c8 <HAL_UART_Transmit_IT+0x78>
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d103      	bne.n	80069c8 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	4a29      	ldr	r2, [pc, #164]	; (8006a68 <HAL_UART_Transmit_IT+0x118>)
 80069c4:	679a      	str	r2, [r3, #120]	; 0x78
 80069c6:	e002      	b.n	80069ce <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4a28      	ldr	r2, [pc, #160]	; (8006a6c <HAL_UART_Transmit_IT+0x11c>)
 80069cc:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	3308      	adds	r3, #8
 80069d4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80069e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	3308      	adds	r3, #8
 80069ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069ee:	637a      	str	r2, [r7, #52]	; 0x34
 80069f0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1e5      	bne.n	80069ce <HAL_UART_Transmit_IT+0x7e>
 8006a02:	e028      	b.n	8006a56 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a0c:	d107      	bne.n	8006a1e <HAL_UART_Transmit_IT+0xce>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d103      	bne.n	8006a1e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	4a15      	ldr	r2, [pc, #84]	; (8006a70 <HAL_UART_Transmit_IT+0x120>)
 8006a1a:	679a      	str	r2, [r3, #120]	; 0x78
 8006a1c:	e002      	b.n	8006a24 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4a14      	ldr	r2, [pc, #80]	; (8006a74 <HAL_UART_Transmit_IT+0x124>)
 8006a22:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	e853 3f00 	ldrex	r3, [r3]
 8006a30:	613b      	str	r3, [r7, #16]
   return(result);
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a42:	623b      	str	r3, [r7, #32]
 8006a44:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	69f9      	ldr	r1, [r7, #28]
 8006a48:	6a3a      	ldr	r2, [r7, #32]
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e6      	bne.n	8006a24 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e000      	b.n	8006a5c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006a5a:	2302      	movs	r3, #2
  }
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3744      	adds	r7, #68	; 0x44
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	080088df 	.word	0x080088df
 8006a6c:	080087ff 	.word	0x080087ff
 8006a70:	0800873d 	.word	0x0800873d
 8006a74:	08008685 	.word	0x08008685

08006a78 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08a      	sub	sp, #40	; 0x28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	4613      	mov	r3, r2
 8006a84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	d137      	bne.n	8006b00 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d002      	beq.n	8006a9c <HAL_UART_Receive_IT+0x24>
 8006a96:	88fb      	ldrh	r3, [r7, #6]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e030      	b.n	8006b02 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a18      	ldr	r2, [pc, #96]	; (8006b0c <HAL_UART_Receive_IT+0x94>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d01f      	beq.n	8006af0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d018      	beq.n	8006af0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	e853 3f00 	ldrex	r3, [r3]
 8006aca:	613b      	str	r3, [r7, #16]
   return(result);
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	461a      	mov	r2, r3
 8006ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006adc:	623b      	str	r3, [r7, #32]
 8006ade:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae0:	69f9      	ldr	r1, [r7, #28]
 8006ae2:	6a3a      	ldr	r2, [r7, #32]
 8006ae4:	e841 2300 	strex	r3, r2, [r1]
 8006ae8:	61bb      	str	r3, [r7, #24]
   return(result);
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1e6      	bne.n	8006abe <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006af0:	88fb      	ldrh	r3, [r7, #6]
 8006af2:	461a      	mov	r2, r3
 8006af4:	68b9      	ldr	r1, [r7, #8]
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f001 f9ca 	bl	8007e90 <UART_Start_Receive_IT>
 8006afc:	4603      	mov	r3, r0
 8006afe:	e000      	b.n	8006b02 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b00:	2302      	movs	r3, #2
  }
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3728      	adds	r7, #40	; 0x28
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40008000 	.word	0x40008000

08006b10 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b08a      	sub	sp, #40	; 0x28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b24:	2b20      	cmp	r3, #32
 8006b26:	d167      	bne.n	8006bf8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d002      	beq.n	8006b34 <HAL_UART_Transmit_DMA+0x24>
 8006b2e:	88fb      	ldrh	r3, [r7, #6]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e060      	b.n	8006bfa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	88fa      	ldrh	r2, [r7, #6]
 8006b42:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	88fa      	ldrh	r2, [r7, #6]
 8006b4a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2221      	movs	r2, #33	; 0x21
 8006b5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d028      	beq.n	8006bb8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b6a:	4a26      	ldr	r2, [pc, #152]	; (8006c04 <HAL_UART_Transmit_DMA+0xf4>)
 8006b6c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b72:	4a25      	ldr	r2, [pc, #148]	; (8006c08 <HAL_UART_Transmit_DMA+0xf8>)
 8006b74:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b7a:	4a24      	ldr	r2, [pc, #144]	; (8006c0c <HAL_UART_Transmit_DMA+0xfc>)
 8006b7c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b82:	2200      	movs	r2, #0
 8006b84:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b8e:	4619      	mov	r1, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3328      	adds	r3, #40	; 0x28
 8006b96:	461a      	mov	r2, r3
 8006b98:	88fb      	ldrh	r3, [r7, #6]
 8006b9a:	f7fc ff9b 	bl	8003ad4 <HAL_DMA_Start_IT>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d009      	beq.n	8006bb8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2210      	movs	r2, #16
 8006ba8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e020      	b.n	8006bfa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2240      	movs	r2, #64	; 0x40
 8006bbe:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3308      	adds	r3, #8
 8006bc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	613b      	str	r3, [r7, #16]
   return(result);
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3308      	adds	r3, #8
 8006bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be0:	623a      	str	r2, [r7, #32]
 8006be2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	69f9      	ldr	r1, [r7, #28]
 8006be6:	6a3a      	ldr	r2, [r7, #32]
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e5      	bne.n	8006bc0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	e000      	b.n	8006bfa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006bf8:	2302      	movs	r3, #2
  }
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3728      	adds	r7, #40	; 0x28
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	0800836f 	.word	0x0800836f
 8006c08:	08008409 	.word	0x08008409
 8006c0c:	0800858f 	.word	0x0800858f

08006c10 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b090      	sub	sp, #64	; 0x40
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c26:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c32:	2b80      	cmp	r3, #128	; 0x80
 8006c34:	d139      	bne.n	8006caa <HAL_UART_DMAStop+0x9a>
 8006c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c38:	2b21      	cmp	r3, #33	; 0x21
 8006c3a:	d136      	bne.n	8006caa <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3308      	adds	r3, #8
 8006c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c52:	637b      	str	r3, [r7, #52]	; 0x34
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3308      	adds	r3, #8
 8006c5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c5c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e5      	bne.n	8006c3c <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d015      	beq.n	8006ca4 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fc ffa4 	bl	8003bca <HAL_DMA_Abort>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00d      	beq.n	8006ca4 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7fd f909 	bl	8003ea4 <HAL_DMA_GetError>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	d105      	bne.n	8006ca4 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2210      	movs	r2, #16
 8006c9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e047      	b.n	8006d34 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f001 fabb 	bl	8008220 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb4:	2b40      	cmp	r3, #64	; 0x40
 8006cb6:	d13c      	bne.n	8006d32 <HAL_UART_DMAStop+0x122>
 8006cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cba:	2b22      	cmp	r3, #34	; 0x22
 8006cbc:	d139      	bne.n	8006d32 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	e853 3f00 	ldrex	r3, [r3]
 8006ccc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006cd4:	633b      	str	r3, [r7, #48]	; 0x30
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3308      	adds	r3, #8
 8006cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cde:	61ba      	str	r2, [r7, #24]
 8006ce0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce2:	6979      	ldr	r1, [r7, #20]
 8006ce4:	69ba      	ldr	r2, [r7, #24]
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	613b      	str	r3, [r7, #16]
   return(result);
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e5      	bne.n	8006cbe <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d017      	beq.n	8006d2c <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7fc ff61 	bl	8003bca <HAL_DMA_Abort>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00e      	beq.n	8006d2c <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fd f8c5 	bl	8003ea4 <HAL_DMA_GetError>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	d105      	bne.n	8006d2c <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2210      	movs	r2, #16
 8006d24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e003      	b.n	8006d34 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f001 fab8 	bl	80082a2 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3740      	adds	r7, #64	; 0x40
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b09a      	sub	sp, #104	; 0x68
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d4c:	e853 3f00 	ldrex	r3, [r3]
 8006d50:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006d52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d58:	667b      	str	r3, [r7, #100]	; 0x64
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d62:	657b      	str	r3, [r7, #84]	; 0x54
 8006d64:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006d68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d6a:	e841 2300 	strex	r3, r2, [r1]
 8006d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006d70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e6      	bne.n	8006d44 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3308      	adds	r3, #8
 8006d7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d8c:	f023 0301 	bic.w	r3, r3, #1
 8006d90:	663b      	str	r3, [r7, #96]	; 0x60
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	3308      	adds	r3, #8
 8006d98:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d9a:	643a      	str	r2, [r7, #64]	; 0x40
 8006d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006da0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006da2:	e841 2300 	strex	r3, r2, [r1]
 8006da6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1e3      	bne.n	8006d76 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d118      	bne.n	8006de8 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	f023 0310 	bic.w	r3, r3, #16
 8006dca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dd6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e6      	bne.n	8006db6 <HAL_UART_AbortReceive_IT+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df2:	2b40      	cmp	r3, #64	; 0x40
 8006df4:	d154      	bne.n	8006ea0 <HAL_UART_AbortReceive_IT+0x164>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3308      	adds	r3, #8
 8006e14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e16:	61ba      	str	r2, [r7, #24]
 8006e18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	6979      	ldr	r1, [r7, #20]
 8006e1c:	69ba      	ldr	r2, [r7, #24]
 8006e1e:	e841 2300 	strex	r3, r2, [r1]
 8006e22:	613b      	str	r3, [r7, #16]
   return(result);
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1e5      	bne.n	8006df6 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d017      	beq.n	8006e64 <HAL_UART_AbortReceive_IT+0x128>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e3a:	4a26      	ldr	r2, [pc, #152]	; (8006ed4 <HAL_UART_AbortReceive_IT+0x198>)
 8006e3c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7fc ff1f 	bl	8003c88 <HAL_DMA_Abort_IT>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d03c      	beq.n	8006eca <HAL_UART_AbortReceive_IT+0x18e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8006e5e:	4610      	mov	r0, r2
 8006e60:	4798      	blx	r3
 8006e62:	e032      	b.n	8006eca <HAL_UART_AbortReceive_IT+0x18e>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	659a      	str	r2, [r3, #88]	; 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	220f      	movs	r2, #15
 8006e78:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	699a      	ldr	r2, [r3, #24]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0208 	orr.w	r2, r2, #8
 8006e88:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2220      	movs	r2, #32
 8006e8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2200      	movs	r2, #0
 8006e96:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 fb55 	bl	8007548 <HAL_UART_AbortReceiveCpltCallback>
 8006e9e:	e014      	b.n	8006eca <HAL_UART_AbortReceive_IT+0x18e>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	220f      	movs	r2, #15
 8006eb4:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2220      	movs	r2, #32
 8006eba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fb3f 	bl	8007548 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3768      	adds	r7, #104	; 0x68
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}
 8006ed4:	0800863b 	.word	0x0800863b

08006ed8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b0ba      	sub	sp, #232	; 0xe8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	69db      	ldr	r3, [r3, #28]
 8006ee6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006efe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006f02:	f640 030f 	movw	r3, #2063	; 0x80f
 8006f06:	4013      	ands	r3, r2
 8006f08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006f0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11b      	bne.n	8006f4c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d015      	beq.n	8006f4c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f24:	f003 0320 	and.w	r3, r3, #32
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d105      	bne.n	8006f38 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d009      	beq.n	8006f4c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 82e3 	beq.w	8007508 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
      }
      return;
 8006f4a:	e2dd      	b.n	8007508 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006f4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f000 8123 	beq.w	800719c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006f56:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006f5a:	4b8d      	ldr	r3, [pc, #564]	; (8007190 <HAL_UART_IRQHandler+0x2b8>)
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d106      	bne.n	8006f70 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006f62:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006f66:	4b8b      	ldr	r3, [pc, #556]	; (8007194 <HAL_UART_IRQHandler+0x2bc>)
 8006f68:	4013      	ands	r3, r2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 8116 	beq.w	800719c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f74:	f003 0301 	and.w	r3, r3, #1
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d011      	beq.n	8006fa0 <HAL_UART_IRQHandler+0xc8>
 8006f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00b      	beq.n	8006fa0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f96:	f043 0201 	orr.w	r2, r3, #1
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fa4:	f003 0302 	and.w	r3, r3, #2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d011      	beq.n	8006fd0 <HAL_UART_IRQHandler+0xf8>
 8006fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d00b      	beq.n	8006fd0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2202      	movs	r2, #2
 8006fbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fc6:	f043 0204 	orr.w	r2, r3, #4
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd4:	f003 0304 	and.w	r3, r3, #4
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d011      	beq.n	8007000 <HAL_UART_IRQHandler+0x128>
 8006fdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fe0:	f003 0301 	and.w	r3, r3, #1
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00b      	beq.n	8007000 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2204      	movs	r2, #4
 8006fee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff6:	f043 0202 	orr.w	r2, r3, #2
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007004:	f003 0308 	and.w	r3, r3, #8
 8007008:	2b00      	cmp	r3, #0
 800700a:	d017      	beq.n	800703c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800700c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b00      	cmp	r3, #0
 8007016:	d105      	bne.n	8007024 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007018:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800701c:	4b5c      	ldr	r3, [pc, #368]	; (8007190 <HAL_UART_IRQHandler+0x2b8>)
 800701e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00b      	beq.n	800703c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2208      	movs	r2, #8
 800702a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007032:	f043 0208 	orr.w	r2, r3, #8
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800703c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007040:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007044:	2b00      	cmp	r3, #0
 8007046:	d012      	beq.n	800706e <HAL_UART_IRQHandler+0x196>
 8007048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800704c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00c      	beq.n	800706e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800705c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007064:	f043 0220 	orr.w	r2, r3, #32
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 8249 	beq.w	800750c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800707a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b00      	cmp	r3, #0
 8007084:	d013      	beq.n	80070ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800708a:	f003 0320 	and.w	r3, r3, #32
 800708e:	2b00      	cmp	r3, #0
 8007090:	d105      	bne.n	800709e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007092:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d003      	beq.n	80070ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c2:	2b40      	cmp	r3, #64	; 0x40
 80070c4:	d005      	beq.n	80070d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80070c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80070ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d054      	beq.n	800717c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f001 f8e5 	bl	80082a2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e2:	2b40      	cmp	r3, #64	; 0x40
 80070e4:	d146      	bne.n	8007174 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3308      	adds	r3, #8
 80070ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80070fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007100:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007104:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	3308      	adds	r3, #8
 800710e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007112:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007116:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800711e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007122:	e841 2300 	strex	r3, r2, [r1]
 8007126:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800712a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1d9      	bne.n	80070e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007138:	2b00      	cmp	r3, #0
 800713a:	d017      	beq.n	800716c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007142:	4a15      	ldr	r2, [pc, #84]	; (8007198 <HAL_UART_IRQHandler+0x2c0>)
 8007144:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800714c:	4618      	mov	r0, r3
 800714e:	f7fc fd9b 	bl	8003c88 <HAL_DMA_Abort_IT>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d019      	beq.n	800718c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800715e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007166:	4610      	mov	r0, r2
 8007168:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800716a:	e00f      	b.n	800718c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f007 fe09 	bl	800ed84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007172:	e00b      	b.n	800718c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f007 fe05 	bl	800ed84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800717a:	e007      	b.n	800718c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f007 fe01 	bl	800ed84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800718a:	e1bf      	b.n	800750c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800718c:	bf00      	nop
    return;
 800718e:	e1bd      	b.n	800750c <HAL_UART_IRQHandler+0x634>
 8007190:	10000001 	.word	0x10000001
 8007194:	04000120 	.word	0x04000120
 8007198:	0800860f 	.word	0x0800860f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	f040 8153 	bne.w	800744c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80071a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071aa:	f003 0310 	and.w	r3, r3, #16
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f000 814c 	beq.w	800744c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80071b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071b8:	f003 0310 	and.w	r3, r3, #16
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 8145 	beq.w	800744c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2210      	movs	r2, #16
 80071c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d4:	2b40      	cmp	r3, #64	; 0x40
 80071d6:	f040 80bb 	bne.w	8007350 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f000 818f 	beq.w	8007510 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80071f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80071fc:	429a      	cmp	r2, r3
 80071fe:	f080 8187 	bcs.w	8007510 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007208:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	f040 8087 	bne.w	800732e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800722c:	e853 3f00 	ldrex	r3, [r3]
 8007230:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007234:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007238:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800723c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	461a      	mov	r2, r3
 8007246:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800724a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800724e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007252:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007256:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007262:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1da      	bne.n	8007220 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3308      	adds	r3, #8
 8007270:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007272:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007274:	e853 3f00 	ldrex	r3, [r3]
 8007278:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800727a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800727c:	f023 0301 	bic.w	r3, r3, #1
 8007280:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3308      	adds	r3, #8
 800728a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800728e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007292:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007296:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e1      	bne.n	800726a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3308      	adds	r3, #8
 80072ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80072b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3308      	adds	r3, #8
 80072c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80072ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80072cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80072d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80072d2:	e841 2300 	strex	r3, r2, [r1]
 80072d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80072d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1e3      	bne.n	80072a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2220      	movs	r2, #32
 80072e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2200      	movs	r2, #0
 80072ea:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80072fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072fc:	f023 0310 	bic.w	r3, r3, #16
 8007300:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	461a      	mov	r2, r3
 800730a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800730e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007310:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007314:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800731c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e4      	bne.n	80072ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007328:	4618      	mov	r0, r3
 800732a:	f7fc fc4e 	bl	8003bca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2202      	movs	r2, #2
 8007332:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007340:	b29b      	uxth	r3, r3
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	b29b      	uxth	r3, r3
 8007346:	4619      	mov	r1, r3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f007 fd75 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800734e:	e0df      	b.n	8007510 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800735c:	b29b      	uxth	r3, r3
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800736a:	b29b      	uxth	r3, r3
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 80d1 	beq.w	8007514 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007372:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 80cc 	beq.w	8007514 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800738a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800738c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007390:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800739e:	647b      	str	r3, [r7, #68]	; 0x44
 80073a0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073a6:	e841 2300 	strex	r3, r2, [r1]
 80073aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1e4      	bne.n	800737c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3308      	adds	r3, #8
 80073b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	e853 3f00 	ldrex	r3, [r3]
 80073c0:	623b      	str	r3, [r7, #32]
   return(result);
 80073c2:	6a3b      	ldr	r3, [r7, #32]
 80073c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073c8:	f023 0301 	bic.w	r3, r3, #1
 80073cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3308      	adds	r3, #8
 80073d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80073da:	633a      	str	r2, [r7, #48]	; 0x30
 80073dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e1      	bne.n	80073b2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	e853 3f00 	ldrex	r3, [r3]
 800740e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f023 0310 	bic.w	r3, r3, #16
 8007416:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007424:	61fb      	str	r3, [r7, #28]
 8007426:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007428:	69b9      	ldr	r1, [r7, #24]
 800742a:	69fa      	ldr	r2, [r7, #28]
 800742c:	e841 2300 	strex	r3, r2, [r1]
 8007430:	617b      	str	r3, [r7, #20]
   return(result);
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1e4      	bne.n	8007402 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2202      	movs	r2, #2
 800743c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800743e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007442:	4619      	mov	r1, r3
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f007 fcf7 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800744a:	e063      	b.n	8007514 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800744c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007450:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00e      	beq.n	8007476 <HAL_UART_IRQHandler+0x59e>
 8007458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800745c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d008      	beq.n	8007476 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800746c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f001 fff2 	bl	8009458 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007474:	e051      	b.n	800751a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800747a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800747e:	2b00      	cmp	r3, #0
 8007480:	d014      	beq.n	80074ac <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748a:	2b00      	cmp	r3, #0
 800748c:	d105      	bne.n	800749a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800748e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007492:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007496:	2b00      	cmp	r3, #0
 8007498:	d008      	beq.n	80074ac <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d03a      	beq.n	8007518 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	4798      	blx	r3
    }
    return;
 80074aa:	e035      	b.n	8007518 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d009      	beq.n	80074cc <HAL_UART_IRQHandler+0x5f4>
 80074b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d003      	beq.n	80074cc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f001 fa7f 	bl	80089c8 <UART_EndTransmit_IT>
    return;
 80074ca:	e026      	b.n	800751a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80074cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d009      	beq.n	80074ec <HAL_UART_IRQHandler+0x614>
 80074d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80074e4:	6878      	ldr	r0, [r7, #4]
 80074e6:	f001 ffcb 	bl	8009480 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074ea:	e016      	b.n	800751a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80074ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d010      	beq.n	800751a <HAL_UART_IRQHandler+0x642>
 80074f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	da0c      	bge.n	800751a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 ffb3 	bl	800946c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007506:	e008      	b.n	800751a <HAL_UART_IRQHandler+0x642>
      return;
 8007508:	bf00      	nop
 800750a:	e006      	b.n	800751a <HAL_UART_IRQHandler+0x642>
    return;
 800750c:	bf00      	nop
 800750e:	e004      	b.n	800751a <HAL_UART_IRQHandler+0x642>
      return;
 8007510:	bf00      	nop
 8007512:	e002      	b.n	800751a <HAL_UART_IRQHandler+0x642>
      return;
 8007514:	bf00      	nop
 8007516:	e000      	b.n	800751a <HAL_UART_IRQHandler+0x642>
    return;
 8007518:	bf00      	nop
  }
}
 800751a:	37e8      	adds	r7, #232	; 0xe8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8007550:	bf00      	nop
 8007552:	370c      	adds	r7, #12
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800755c:	b480      	push	{r7}
 800755e:	b08f      	sub	sp, #60	; 0x3c
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800756a:	2b01      	cmp	r3, #1
 800756c:	d101      	bne.n	8007572 <HAL_HalfDuplex_EnableTransmitter+0x16>
 800756e:	2302      	movs	r3, #2
 8007570:	e042      	b.n	80075f8 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2224      	movs	r2, #36	; 0x24
 800757e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007588:	6a3b      	ldr	r3, [r7, #32]
 800758a:	e853 3f00 	ldrex	r3, [r3]
 800758e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	f023 030c 	bic.w	r3, r3, #12
 8007596:	637b      	str	r3, [r7, #52]	; 0x34
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	461a      	mov	r2, r3
 800759e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80075a2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80075a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075a8:	e841 2300 	strex	r3, r2, [r1]
 80075ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e6      	bne.n	8007582 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	f043 0308 	orr.w	r3, r3, #8
 80075c8:	633b      	str	r3, [r7, #48]	; 0x30
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	461a      	mov	r2, r3
 80075d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d2:	61bb      	str	r3, [r7, #24]
 80075d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d6:	6979      	ldr	r1, [r7, #20]
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	e841 2300 	strex	r3, r2, [r1]
 80075de:	613b      	str	r3, [r7, #16]
   return(result);
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1e6      	bne.n	80075b4 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80075f6:	2300      	movs	r3, #0
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	373c      	adds	r7, #60	; 0x3c
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8007604:	b480      	push	{r7}
 8007606:	b08f      	sub	sp, #60	; 0x3c
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007612:	2b01      	cmp	r3, #1
 8007614:	d101      	bne.n	800761a <HAL_HalfDuplex_EnableReceiver+0x16>
 8007616:	2302      	movs	r3, #2
 8007618:	e042      	b.n	80076a0 <HAL_HalfDuplex_EnableReceiver+0x9c>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2224      	movs	r2, #36	; 0x24
 8007626:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	6a3b      	ldr	r3, [r7, #32]
 8007632:	e853 3f00 	ldrex	r3, [r3]
 8007636:	61fb      	str	r3, [r7, #28]
   return(result);
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	f023 030c 	bic.w	r3, r3, #12
 800763e:	637b      	str	r3, [r7, #52]	; 0x34
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	461a      	mov	r2, r3
 8007646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800764a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800764e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007650:	e841 2300 	strex	r3, r2, [r1]
 8007654:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e6      	bne.n	800762a <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	60bb      	str	r3, [r7, #8]
   return(result);
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f043 0304 	orr.w	r3, r3, #4
 8007670:	633b      	str	r3, [r7, #48]	; 0x30
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	461a      	mov	r2, r3
 8007678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767a:	61bb      	str	r3, [r7, #24]
 800767c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767e:	6979      	ldr	r1, [r7, #20]
 8007680:	69ba      	ldr	r2, [r7, #24]
 8007682:	e841 2300 	strex	r3, r2, [r1]
 8007686:	613b      	str	r3, [r7, #16]
   return(result);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1e6      	bne.n	800765c <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	373c      	adds	r7, #60	; 0x3c
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076ba:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076c2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80076c4:	68fa      	ldr	r2, [r7, #12]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4313      	orrs	r3, r2
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3714      	adds	r7, #20
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
	...

080076d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076dc:	b08c      	sub	sp, #48	; 0x30
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076e2:	2300      	movs	r3, #0
 80076e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	431a      	orrs	r2, r3
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	431a      	orrs	r2, r3
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	69db      	ldr	r3, [r3, #28]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	4baf      	ldr	r3, [pc, #700]	; (80079c4 <UART_SetConfig+0x2ec>)
 8007708:	4013      	ands	r3, r2
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	6812      	ldr	r2, [r2, #0]
 800770e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007710:	430b      	orrs	r3, r1
 8007712:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	68da      	ldr	r2, [r3, #12]
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	430a      	orrs	r2, r1
 8007728:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4aa4      	ldr	r2, [pc, #656]	; (80079c8 <UART_SetConfig+0x2f0>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d004      	beq.n	8007744 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007740:	4313      	orrs	r3, r2
 8007742:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800774e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	6812      	ldr	r2, [r2, #0]
 8007756:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007758:	430b      	orrs	r3, r1
 800775a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007762:	f023 010f 	bic.w	r1, r3, #15
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	430a      	orrs	r2, r1
 8007770:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a95      	ldr	r2, [pc, #596]	; (80079cc <UART_SetConfig+0x2f4>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d125      	bne.n	80077c8 <UART_SetConfig+0xf0>
 800777c:	2003      	movs	r0, #3
 800777e:	f7ff f877 	bl	8006870 <LL_RCC_GetUSARTClockSource>
 8007782:	4603      	mov	r3, r0
 8007784:	2b03      	cmp	r3, #3
 8007786:	d81b      	bhi.n	80077c0 <UART_SetConfig+0xe8>
 8007788:	a201      	add	r2, pc, #4	; (adr r2, 8007790 <UART_SetConfig+0xb8>)
 800778a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778e:	bf00      	nop
 8007790:	080077a1 	.word	0x080077a1
 8007794:	080077b1 	.word	0x080077b1
 8007798:	080077a9 	.word	0x080077a9
 800779c:	080077b9 	.word	0x080077b9
 80077a0:	2301      	movs	r3, #1
 80077a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077a6:	e042      	b.n	800782e <UART_SetConfig+0x156>
 80077a8:	2302      	movs	r3, #2
 80077aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077ae:	e03e      	b.n	800782e <UART_SetConfig+0x156>
 80077b0:	2304      	movs	r3, #4
 80077b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077b6:	e03a      	b.n	800782e <UART_SetConfig+0x156>
 80077b8:	2308      	movs	r3, #8
 80077ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077be:	e036      	b.n	800782e <UART_SetConfig+0x156>
 80077c0:	2310      	movs	r3, #16
 80077c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80077c6:	e032      	b.n	800782e <UART_SetConfig+0x156>
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a7e      	ldr	r2, [pc, #504]	; (80079c8 <UART_SetConfig+0x2f0>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d12a      	bne.n	8007828 <UART_SetConfig+0x150>
 80077d2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80077d6:	f7ff f85b 	bl	8006890 <LL_RCC_GetLPUARTClockSource>
 80077da:	4603      	mov	r3, r0
 80077dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80077e0:	d01a      	beq.n	8007818 <UART_SetConfig+0x140>
 80077e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80077e6:	d81b      	bhi.n	8007820 <UART_SetConfig+0x148>
 80077e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077ec:	d00c      	beq.n	8007808 <UART_SetConfig+0x130>
 80077ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077f2:	d815      	bhi.n	8007820 <UART_SetConfig+0x148>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d003      	beq.n	8007800 <UART_SetConfig+0x128>
 80077f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077fc:	d008      	beq.n	8007810 <UART_SetConfig+0x138>
 80077fe:	e00f      	b.n	8007820 <UART_SetConfig+0x148>
 8007800:	2300      	movs	r3, #0
 8007802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007806:	e012      	b.n	800782e <UART_SetConfig+0x156>
 8007808:	2302      	movs	r3, #2
 800780a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800780e:	e00e      	b.n	800782e <UART_SetConfig+0x156>
 8007810:	2304      	movs	r3, #4
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007816:	e00a      	b.n	800782e <UART_SetConfig+0x156>
 8007818:	2308      	movs	r3, #8
 800781a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800781e:	e006      	b.n	800782e <UART_SetConfig+0x156>
 8007820:	2310      	movs	r3, #16
 8007822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007826:	e002      	b.n	800782e <UART_SetConfig+0x156>
 8007828:	2310      	movs	r3, #16
 800782a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a65      	ldr	r2, [pc, #404]	; (80079c8 <UART_SetConfig+0x2f0>)
 8007834:	4293      	cmp	r3, r2
 8007836:	f040 8097 	bne.w	8007968 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800783a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800783e:	2b08      	cmp	r3, #8
 8007840:	d823      	bhi.n	800788a <UART_SetConfig+0x1b2>
 8007842:	a201      	add	r2, pc, #4	; (adr r2, 8007848 <UART_SetConfig+0x170>)
 8007844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007848:	0800786d 	.word	0x0800786d
 800784c:	0800788b 	.word	0x0800788b
 8007850:	08007875 	.word	0x08007875
 8007854:	0800788b 	.word	0x0800788b
 8007858:	0800787b 	.word	0x0800787b
 800785c:	0800788b 	.word	0x0800788b
 8007860:	0800788b 	.word	0x0800788b
 8007864:	0800788b 	.word	0x0800788b
 8007868:	08007883 	.word	0x08007883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800786c:	f7fe f85a 	bl	8005924 <HAL_RCC_GetPCLK1Freq>
 8007870:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007872:	e010      	b.n	8007896 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007874:	4b56      	ldr	r3, [pc, #344]	; (80079d0 <UART_SetConfig+0x2f8>)
 8007876:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007878:	e00d      	b.n	8007896 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800787a:	f7fd ffd3 	bl	8005824 <HAL_RCC_GetSysClockFreq>
 800787e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007880:	e009      	b.n	8007896 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007886:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007888:	e005      	b.n	8007896 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800788a:	2300      	movs	r3, #0
 800788c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007894:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 812b 	beq.w	8007af4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a2:	4a4c      	ldr	r2, [pc, #304]	; (80079d4 <UART_SetConfig+0x2fc>)
 80078a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078a8:	461a      	mov	r2, r3
 80078aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80078b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	4613      	mov	r3, r2
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	4413      	add	r3, r2
 80078bc:	69ba      	ldr	r2, [r7, #24]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d305      	bcc.n	80078ce <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d903      	bls.n	80078d6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80078d4:	e10e      	b.n	8007af4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d8:	2200      	movs	r2, #0
 80078da:	60bb      	str	r3, [r7, #8]
 80078dc:	60fa      	str	r2, [r7, #12]
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e2:	4a3c      	ldr	r2, [pc, #240]	; (80079d4 <UART_SetConfig+0x2fc>)
 80078e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	2200      	movs	r2, #0
 80078ec:	603b      	str	r3, [r7, #0]
 80078ee:	607a      	str	r2, [r7, #4]
 80078f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078f8:	f7f9 f908 	bl	8000b0c <__aeabi_uldivmod>
 80078fc:	4602      	mov	r2, r0
 80078fe:	460b      	mov	r3, r1
 8007900:	4610      	mov	r0, r2
 8007902:	4619      	mov	r1, r3
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	020b      	lsls	r3, r1, #8
 800790e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007912:	0202      	lsls	r2, r0, #8
 8007914:	6979      	ldr	r1, [r7, #20]
 8007916:	6849      	ldr	r1, [r1, #4]
 8007918:	0849      	lsrs	r1, r1, #1
 800791a:	2000      	movs	r0, #0
 800791c:	460c      	mov	r4, r1
 800791e:	4605      	mov	r5, r0
 8007920:	eb12 0804 	adds.w	r8, r2, r4
 8007924:	eb43 0905 	adc.w	r9, r3, r5
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	469a      	mov	sl, r3
 8007930:	4693      	mov	fp, r2
 8007932:	4652      	mov	r2, sl
 8007934:	465b      	mov	r3, fp
 8007936:	4640      	mov	r0, r8
 8007938:	4649      	mov	r1, r9
 800793a:	f7f9 f8e7 	bl	8000b0c <__aeabi_uldivmod>
 800793e:	4602      	mov	r2, r0
 8007940:	460b      	mov	r3, r1
 8007942:	4613      	mov	r3, r2
 8007944:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800794c:	d308      	bcc.n	8007960 <UART_SetConfig+0x288>
 800794e:	6a3b      	ldr	r3, [r7, #32]
 8007950:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007954:	d204      	bcs.n	8007960 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6a3a      	ldr	r2, [r7, #32]
 800795c:	60da      	str	r2, [r3, #12]
 800795e:	e0c9      	b.n	8007af4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007966:	e0c5      	b.n	8007af4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007970:	d16d      	bne.n	8007a4e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007972:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007976:	3b01      	subs	r3, #1
 8007978:	2b07      	cmp	r3, #7
 800797a:	d82d      	bhi.n	80079d8 <UART_SetConfig+0x300>
 800797c:	a201      	add	r2, pc, #4	; (adr r2, 8007984 <UART_SetConfig+0x2ac>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	080079a5 	.word	0x080079a5
 8007988:	080079ad 	.word	0x080079ad
 800798c:	080079d9 	.word	0x080079d9
 8007990:	080079b3 	.word	0x080079b3
 8007994:	080079d9 	.word	0x080079d9
 8007998:	080079d9 	.word	0x080079d9
 800799c:	080079d9 	.word	0x080079d9
 80079a0:	080079bb 	.word	0x080079bb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079a4:	f7fd ffd4 	bl	8005950 <HAL_RCC_GetPCLK2Freq>
 80079a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80079aa:	e01b      	b.n	80079e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079ac:	4b08      	ldr	r3, [pc, #32]	; (80079d0 <UART_SetConfig+0x2f8>)
 80079ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80079b0:	e018      	b.n	80079e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079b2:	f7fd ff37 	bl	8005824 <HAL_RCC_GetSysClockFreq>
 80079b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80079b8:	e014      	b.n	80079e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80079c0:	e010      	b.n	80079e4 <UART_SetConfig+0x30c>
 80079c2:	bf00      	nop
 80079c4:	cfff69f3 	.word	0xcfff69f3
 80079c8:	40008000 	.word	0x40008000
 80079cc:	40013800 	.word	0x40013800
 80079d0:	00f42400 	.word	0x00f42400
 80079d4:	0800f1ec 	.word	0x0800f1ec
      default:
        pclk = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80079e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f000 8084 	beq.w	8007af4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	4a4b      	ldr	r2, [pc, #300]	; (8007b20 <UART_SetConfig+0x448>)
 80079f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079f6:	461a      	mov	r2, r3
 80079f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80079fe:	005a      	lsls	r2, r3, #1
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	085b      	lsrs	r3, r3, #1
 8007a06:	441a      	add	r2, r3
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a10:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a12:	6a3b      	ldr	r3, [r7, #32]
 8007a14:	2b0f      	cmp	r3, #15
 8007a16:	d916      	bls.n	8007a46 <UART_SetConfig+0x36e>
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a1e:	d212      	bcs.n	8007a46 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a20:	6a3b      	ldr	r3, [r7, #32]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	f023 030f 	bic.w	r3, r3, #15
 8007a28:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	f003 0307 	and.w	r3, r3, #7
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	8bfb      	ldrh	r3, [r7, #30]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	8bfa      	ldrh	r2, [r7, #30]
 8007a42:	60da      	str	r2, [r3, #12]
 8007a44:	e056      	b.n	8007af4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007a4c:	e052      	b.n	8007af4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007a52:	3b01      	subs	r3, #1
 8007a54:	2b07      	cmp	r3, #7
 8007a56:	d822      	bhi.n	8007a9e <UART_SetConfig+0x3c6>
 8007a58:	a201      	add	r2, pc, #4	; (adr r2, 8007a60 <UART_SetConfig+0x388>)
 8007a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5e:	bf00      	nop
 8007a60:	08007a81 	.word	0x08007a81
 8007a64:	08007a89 	.word	0x08007a89
 8007a68:	08007a9f 	.word	0x08007a9f
 8007a6c:	08007a8f 	.word	0x08007a8f
 8007a70:	08007a9f 	.word	0x08007a9f
 8007a74:	08007a9f 	.word	0x08007a9f
 8007a78:	08007a9f 	.word	0x08007a9f
 8007a7c:	08007a97 	.word	0x08007a97
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a80:	f7fd ff66 	bl	8005950 <HAL_RCC_GetPCLK2Freq>
 8007a84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a86:	e010      	b.n	8007aaa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a88:	4b26      	ldr	r3, [pc, #152]	; (8007b24 <UART_SetConfig+0x44c>)
 8007a8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a8c:	e00d      	b.n	8007aaa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a8e:	f7fd fec9 	bl	8005824 <HAL_RCC_GetSysClockFreq>
 8007a92:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007a94:	e009      	b.n	8007aaa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007a9c:	e005      	b.n	8007aaa <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007aa8:	bf00      	nop
    }

    if (pclk != 0U)
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d021      	beq.n	8007af4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab4:	4a1a      	ldr	r2, [pc, #104]	; (8007b20 <UART_SetConfig+0x448>)
 8007ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007aba:	461a      	mov	r2, r3
 8007abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abe:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	085b      	lsrs	r3, r3, #1
 8007ac8:	441a      	add	r2, r3
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ad4:	6a3b      	ldr	r3, [r7, #32]
 8007ad6:	2b0f      	cmp	r3, #15
 8007ad8:	d909      	bls.n	8007aee <UART_SetConfig+0x416>
 8007ada:	6a3b      	ldr	r3, [r7, #32]
 8007adc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ae0:	d205      	bcs.n	8007aee <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	60da      	str	r2, [r3, #12]
 8007aec:	e002      	b.n	8007af4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	2200      	movs	r2, #0
 8007b08:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007b10:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	3730      	adds	r7, #48	; 0x30
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b1e:	bf00      	nop
 8007b20:	0800f1ec 	.word	0x0800f1ec
 8007b24:	00f42400 	.word	0x00f42400

08007b28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b34:	f003 0308 	and.w	r3, r3, #8
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d00a      	beq.n	8007b52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	430a      	orrs	r2, r1
 8007b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d00a      	beq.n	8007b74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	430a      	orrs	r2, r1
 8007b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b78:	f003 0302 	and.w	r3, r3, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00a      	beq.n	8007b96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	430a      	orrs	r2, r1
 8007b94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b9a:	f003 0304 	and.w	r3, r3, #4
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00a      	beq.n	8007bb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bbc:	f003 0310 	and.w	r3, r3, #16
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00a      	beq.n	8007bda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bde:	f003 0320 	and.w	r3, r3, #32
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00a      	beq.n	8007bfc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d01a      	beq.n	8007c3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	430a      	orrs	r2, r1
 8007c1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c26:	d10a      	bne.n	8007c3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00a      	beq.n	8007c60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
  }
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b098      	sub	sp, #96	; 0x60
 8007c70:	af02      	add	r7, sp, #8
 8007c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c7c:	f7fa fab0 	bl	80021e0 <HAL_GetTick>
 8007c80:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 0308 	and.w	r3, r3, #8
 8007c8c:	2b08      	cmp	r3, #8
 8007c8e:	d12f      	bne.n	8007cf0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c94:	9300      	str	r3, [sp, #0]
 8007c96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 f88e 	bl	8007dc0 <UART_WaitOnFlagUntilTimeout>
 8007ca4:	4603      	mov	r3, r0
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d022      	beq.n	8007cf0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cbe:	653b      	str	r3, [r7, #80]	; 0x50
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cc8:	647b      	str	r3, [r7, #68]	; 0x44
 8007cca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ccc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cd0:	e841 2300 	strex	r3, r2, [r1]
 8007cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1e6      	bne.n	8007caa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2220      	movs	r2, #32
 8007ce0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	e063      	b.n	8007db8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f003 0304 	and.w	r3, r3, #4
 8007cfa:	2b04      	cmp	r3, #4
 8007cfc:	d149      	bne.n	8007d92 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007d02:	9300      	str	r3, [sp, #0]
 8007d04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d06:	2200      	movs	r2, #0
 8007d08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f857 	bl	8007dc0 <UART_WaitOnFlagUntilTimeout>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d03c      	beq.n	8007d92 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d20:	e853 3f00 	ldrex	r3, [r3]
 8007d24:	623b      	str	r3, [r7, #32]
   return(result);
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d36:	633b      	str	r3, [r7, #48]	; 0x30
 8007d38:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d3e:	e841 2300 	strex	r3, r2, [r1]
 8007d42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1e6      	bne.n	8007d18 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3308      	adds	r3, #8
 8007d50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	e853 3f00 	ldrex	r3, [r3]
 8007d58:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f023 0301 	bic.w	r3, r3, #1
 8007d60:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	3308      	adds	r3, #8
 8007d68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d6a:	61fa      	str	r2, [r7, #28]
 8007d6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6e:	69b9      	ldr	r1, [r7, #24]
 8007d70:	69fa      	ldr	r2, [r7, #28]
 8007d72:	e841 2300 	strex	r3, r2, [r1]
 8007d76:	617b      	str	r3, [r7, #20]
   return(result);
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1e5      	bne.n	8007d4a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2220      	movs	r2, #32
 8007d82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e012      	b.n	8007db8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2220      	movs	r2, #32
 8007d96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2220      	movs	r2, #32
 8007d9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2200      	movs	r2, #0
 8007da6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3758      	adds	r7, #88	; 0x58
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}

08007dc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b084      	sub	sp, #16
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	603b      	str	r3, [r7, #0]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dd0:	e049      	b.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd8:	d045      	beq.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dda:	f7fa fa01 	bl	80021e0 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	69ba      	ldr	r2, [r7, #24]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d302      	bcc.n	8007df0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d101      	bne.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e048      	b.n	8007e86 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 0304 	and.w	r3, r3, #4
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d031      	beq.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	f003 0308 	and.w	r3, r3, #8
 8007e0c:	2b08      	cmp	r3, #8
 8007e0e:	d110      	bne.n	8007e32 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2208      	movs	r2, #8
 8007e16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f000 fa42 	bl	80082a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2208      	movs	r2, #8
 8007e22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e029      	b.n	8007e86 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e40:	d111      	bne.n	8007e66 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 fa28 	bl	80082a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2220      	movs	r2, #32
 8007e56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e00f      	b.n	8007e86 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	69da      	ldr	r2, [r3, #28]
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	4013      	ands	r3, r2
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	bf0c      	ite	eq
 8007e76:	2301      	moveq	r3, #1
 8007e78:	2300      	movne	r3, #0
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	79fb      	ldrb	r3, [r7, #7]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d0a6      	beq.n	8007dd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3710      	adds	r7, #16
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
	...

08007e90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b0a3      	sub	sp, #140	; 0x8c
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	88fa      	ldrh	r2, [r7, #6]
 8007ea8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	88fa      	ldrh	r2, [r7, #6]
 8007eb0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ec2:	d10e      	bne.n	8007ee2 <UART_Start_Receive_IT+0x52>
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	691b      	ldr	r3, [r3, #16]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d105      	bne.n	8007ed8 <UART_Start_Receive_IT+0x48>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007ed2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007ed6:	e02d      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	22ff      	movs	r2, #255	; 0xff
 8007edc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007ee0:	e028      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10d      	bne.n	8007f06 <UART_Start_Receive_IT+0x76>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d104      	bne.n	8007efc <UART_Start_Receive_IT+0x6c>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	22ff      	movs	r2, #255	; 0xff
 8007ef6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007efa:	e01b      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	227f      	movs	r2, #127	; 0x7f
 8007f00:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007f04:	e016      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007f0e:	d10d      	bne.n	8007f2c <UART_Start_Receive_IT+0x9c>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	691b      	ldr	r3, [r3, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d104      	bne.n	8007f22 <UART_Start_Receive_IT+0x92>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	227f      	movs	r2, #127	; 0x7f
 8007f1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007f20:	e008      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	223f      	movs	r2, #63	; 0x3f
 8007f26:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007f2a:	e003      	b.n	8007f34 <UART_Start_Receive_IT+0xa4>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2222      	movs	r2, #34	; 0x22
 8007f40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3308      	adds	r3, #8
 8007f4a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007f54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f56:	f043 0301 	orr.w	r3, r3, #1
 8007f5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	3308      	adds	r3, #8
 8007f64:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007f68:	673a      	str	r2, [r7, #112]	; 0x70
 8007f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007f6e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007f76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e3      	bne.n	8007f44 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f84:	d14f      	bne.n	8008026 <UART_Start_Receive_IT+0x196>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007f8c:	88fa      	ldrh	r2, [r7, #6]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d349      	bcc.n	8008026 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f9a:	d107      	bne.n	8007fac <UART_Start_Receive_IT+0x11c>
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	691b      	ldr	r3, [r3, #16]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d103      	bne.n	8007fac <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	4a47      	ldr	r2, [pc, #284]	; (80080c4 <UART_Start_Receive_IT+0x234>)
 8007fa8:	675a      	str	r2, [r3, #116]	; 0x74
 8007faa:	e002      	b.n	8007fb2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	4a46      	ldr	r2, [pc, #280]	; (80080c8 <UART_Start_Receive_IT+0x238>)
 8007fb0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d01a      	beq.n	8007ff0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fc2:	e853 3f00 	ldrex	r3, [r3]
 8007fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fde:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007fe2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007fe4:	e841 2300 	strex	r3, r2, [r1]
 8007fe8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007fea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1e4      	bne.n	8007fba <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	3308      	adds	r3, #8
 8007ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ffa:	e853 3f00 	ldrex	r3, [r3]
 8007ffe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008006:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	3308      	adds	r3, #8
 800800e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008010:	64ba      	str	r2, [r7, #72]	; 0x48
 8008012:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008014:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008016:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008018:	e841 2300 	strex	r3, r2, [r1]
 800801c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800801e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1e5      	bne.n	8007ff0 <UART_Start_Receive_IT+0x160>
 8008024:	e046      	b.n	80080b4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800802e:	d107      	bne.n	8008040 <UART_Start_Receive_IT+0x1b0>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d103      	bne.n	8008040 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	4a24      	ldr	r2, [pc, #144]	; (80080cc <UART_Start_Receive_IT+0x23c>)
 800803c:	675a      	str	r2, [r3, #116]	; 0x74
 800803e:	e002      	b.n	8008046 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4a23      	ldr	r2, [pc, #140]	; (80080d0 <UART_Start_Receive_IT+0x240>)
 8008044:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d019      	beq.n	8008082 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008056:	e853 3f00 	ldrex	r3, [r3]
 800805a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008062:	677b      	str	r3, [r7, #116]	; 0x74
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	461a      	mov	r2, r3
 800806a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800806c:	637b      	str	r3, [r7, #52]	; 0x34
 800806e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008070:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008074:	e841 2300 	strex	r3, r2, [r1]
 8008078:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800807a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1e6      	bne.n	800804e <UART_Start_Receive_IT+0x1be>
 8008080:	e018      	b.n	80080b4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	e853 3f00 	ldrex	r3, [r3]
 800808e:	613b      	str	r3, [r7, #16]
   return(result);
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	f043 0320 	orr.w	r3, r3, #32
 8008096:	67bb      	str	r3, [r7, #120]	; 0x78
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	461a      	mov	r2, r3
 800809e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080a0:	623b      	str	r3, [r7, #32]
 80080a2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a4:	69f9      	ldr	r1, [r7, #28]
 80080a6:	6a3a      	ldr	r2, [r7, #32]
 80080a8:	e841 2300 	strex	r3, r2, [r1]
 80080ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e6      	bne.n	8008082 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	378c      	adds	r7, #140	; 0x8c
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr
 80080c2:	bf00      	nop
 80080c4:	080090f1 	.word	0x080090f1
 80080c8:	08008d91 	.word	0x08008d91
 80080cc:	08008bd9 	.word	0x08008bd9
 80080d0:	08008a21 	.word	0x08008a21

080080d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b096      	sub	sp, #88	; 0x58
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	4613      	mov	r3, r2
 80080e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	88fa      	ldrh	r2, [r7, #6]
 80080ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2222      	movs	r2, #34	; 0x22
 80080fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008106:	2b00      	cmp	r3, #0
 8008108:	d02d      	beq.n	8008166 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008110:	4a40      	ldr	r2, [pc, #256]	; (8008214 <UART_Start_Receive_DMA+0x140>)
 8008112:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800811a:	4a3f      	ldr	r2, [pc, #252]	; (8008218 <UART_Start_Receive_DMA+0x144>)
 800811c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008124:	4a3d      	ldr	r2, [pc, #244]	; (800821c <UART_Start_Receive_DMA+0x148>)
 8008126:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800812e:	2200      	movs	r2, #0
 8008130:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3324      	adds	r3, #36	; 0x24
 800813e:	4619      	mov	r1, r3
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008144:	461a      	mov	r2, r3
 8008146:	88fb      	ldrh	r3, [r7, #6]
 8008148:	f7fb fcc4 	bl	8003ad4 <HAL_DMA_Start_IT>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d009      	beq.n	8008166 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2210      	movs	r2, #16
 8008156:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2220      	movs	r2, #32
 800815e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e051      	b.n	800820a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d018      	beq.n	80081a0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800817c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008182:	657b      	str	r3, [r7, #84]	; 0x54
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	461a      	mov	r2, r3
 800818a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800818c:	64bb      	str	r3, [r7, #72]	; 0x48
 800818e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008192:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800819a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e6      	bne.n	800816e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	3308      	adds	r3, #8
 80081a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b2:	f043 0301 	orr.w	r3, r3, #1
 80081b6:	653b      	str	r3, [r7, #80]	; 0x50
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	3308      	adds	r3, #8
 80081be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80081c0:	637a      	str	r2, [r7, #52]	; 0x34
 80081c2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80081c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80081ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e5      	bne.n	80081a0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	3308      	adds	r3, #8
 80081da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	e853 3f00 	ldrex	r3, [r3]
 80081e2:	613b      	str	r3, [r7, #16]
   return(result);
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80081f4:	623a      	str	r2, [r7, #32]
 80081f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f8:	69f9      	ldr	r1, [r7, #28]
 80081fa:	6a3a      	ldr	r2, [r7, #32]
 80081fc:	e841 2300 	strex	r3, r2, [r1]
 8008200:	61bb      	str	r3, [r7, #24]
   return(result);
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1e5      	bne.n	80081d4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3758      	adds	r7, #88	; 0x58
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	08008425 	.word	0x08008425
 8008218:	08008551 	.word	0x08008551
 800821c:	0800858f 	.word	0x0800858f

08008220 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008220:	b480      	push	{r7}
 8008222:	b08f      	sub	sp, #60	; 0x3c
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822e:	6a3b      	ldr	r3, [r7, #32]
 8008230:	e853 3f00 	ldrex	r3, [r3]
 8008234:	61fb      	str	r3, [r7, #28]
   return(result);
 8008236:	69fb      	ldr	r3, [r7, #28]
 8008238:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800823c:	637b      	str	r3, [r7, #52]	; 0x34
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	461a      	mov	r2, r3
 8008244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008246:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008248:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800824c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800824e:	e841 2300 	strex	r3, r2, [r1]
 8008252:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1e6      	bne.n	8008228 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	e853 3f00 	ldrex	r3, [r3]
 8008268:	60bb      	str	r3, [r7, #8]
   return(result);
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008270:	633b      	str	r3, [r7, #48]	; 0x30
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	3308      	adds	r3, #8
 8008278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800827a:	61ba      	str	r2, [r7, #24]
 800827c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827e:	6979      	ldr	r1, [r7, #20]
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	613b      	str	r3, [r7, #16]
   return(result);
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e5      	bne.n	800825a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2220      	movs	r2, #32
 8008292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8008296:	bf00      	nop
 8008298:	373c      	adds	r7, #60	; 0x3c
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr

080082a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082a2:	b480      	push	{r7}
 80082a4:	b095      	sub	sp, #84	; 0x54
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80082b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	461a      	mov	r2, r3
 80082c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082c8:	643b      	str	r3, [r7, #64]	; 0x40
 80082ca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80082ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80082d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e6      	bne.n	80082aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	3308      	adds	r3, #8
 80082e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	e853 3f00 	ldrex	r3, [r3]
 80082ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082f2:	f023 0301 	bic.w	r3, r3, #1
 80082f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	3308      	adds	r3, #8
 80082fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008300:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008302:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008304:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008308:	e841 2300 	strex	r3, r2, [r1]
 800830c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800830e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1e3      	bne.n	80082dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008318:	2b01      	cmp	r3, #1
 800831a:	d118      	bne.n	800834e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	e853 3f00 	ldrex	r3, [r3]
 8008328:	60bb      	str	r3, [r7, #8]
   return(result);
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	f023 0310 	bic.w	r3, r3, #16
 8008330:	647b      	str	r3, [r7, #68]	; 0x44
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	461a      	mov	r2, r3
 8008338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800833a:	61bb      	str	r3, [r7, #24]
 800833c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	6979      	ldr	r1, [r7, #20]
 8008340:	69ba      	ldr	r2, [r7, #24]
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	613b      	str	r3, [r7, #16]
   return(result);
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1e6      	bne.n	800831c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2220      	movs	r2, #32
 8008352:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008362:	bf00      	nop
 8008364:	3754      	adds	r7, #84	; 0x54
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b090      	sub	sp, #64	; 0x40
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0320 	and.w	r3, r3, #32
 8008386:	2b00      	cmp	r3, #0
 8008388:	d137      	bne.n	80083fa <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800838a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800838c:	2200      	movs	r2, #0
 800838e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839c:	e853 3f00 	ldrex	r3, [r3]
 80083a0:	623b      	str	r3, [r7, #32]
   return(result);
 80083a2:	6a3b      	ldr	r3, [r7, #32]
 80083a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80083aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3308      	adds	r3, #8
 80083b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80083b2:	633a      	str	r2, [r7, #48]	; 0x30
 80083b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e5      	bne.n	8008392 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	e853 3f00 	ldrex	r3, [r3]
 80083d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083da:	637b      	str	r3, [r7, #52]	; 0x34
 80083dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	461a      	mov	r2, r3
 80083e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083e4:	61fb      	str	r3, [r7, #28]
 80083e6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e8:	69b9      	ldr	r1, [r7, #24]
 80083ea:	69fa      	ldr	r2, [r7, #28]
 80083ec:	e841 2300 	strex	r3, r2, [r1]
 80083f0:	617b      	str	r3, [r7, #20]
   return(result);
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1e6      	bne.n	80083c6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80083f8:	e002      	b.n	8008400 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80083fa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80083fc:	f006 fc1a 	bl	800ec34 <HAL_UART_TxCpltCallback>
}
 8008400:	bf00      	nop
 8008402:	3740      	adds	r7, #64	; 0x40
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008414:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f7ff f882 	bl	8007520 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800841c:	bf00      	nop
 800841e:	3710      	adds	r7, #16
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b09c      	sub	sp, #112	; 0x70
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008430:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 0320 	and.w	r3, r3, #32
 800843c:	2b00      	cmp	r3, #0
 800843e:	d171      	bne.n	8008524 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008440:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008442:	2200      	movs	r2, #0
 8008444:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008450:	e853 3f00 	ldrex	r3, [r3]
 8008454:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800845c:	66bb      	str	r3, [r7, #104]	; 0x68
 800845e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	461a      	mov	r2, r3
 8008464:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008466:	65bb      	str	r3, [r7, #88]	; 0x58
 8008468:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800846c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008474:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e6      	bne.n	8008448 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800847a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	3308      	adds	r3, #8
 8008480:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800848a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800848c:	f023 0301 	bic.w	r3, r3, #1
 8008490:	667b      	str	r3, [r7, #100]	; 0x64
 8008492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3308      	adds	r3, #8
 8008498:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800849a:	647a      	str	r2, [r7, #68]	; 0x44
 800849c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80084a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80084a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e5      	bne.n	800847a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3308      	adds	r3, #8
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	e853 3f00 	ldrex	r3, [r3]
 80084bc:	623b      	str	r3, [r7, #32]
   return(result);
 80084be:	6a3b      	ldr	r3, [r7, #32]
 80084c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084c4:	663b      	str	r3, [r7, #96]	; 0x60
 80084c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3308      	adds	r3, #8
 80084cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80084ce:	633a      	str	r2, [r7, #48]	; 0x30
 80084d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084d6:	e841 2300 	strex	r3, r2, [r1]
 80084da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1e5      	bne.n	80084ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80084e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084e4:	2220      	movs	r2, #32
 80084e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d118      	bne.n	8008524 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 0310 	bic.w	r3, r3, #16
 8008506:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	461a      	mov	r2, r3
 800850e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008510:	61fb      	str	r3, [r7, #28]
 8008512:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008514:	69b9      	ldr	r1, [r7, #24]
 8008516:	69fa      	ldr	r2, [r7, #28]
 8008518:	e841 2300 	strex	r3, r2, [r1]
 800851c:	617b      	str	r3, [r7, #20]
   return(result);
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1e6      	bne.n	80084f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008524:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008526:	2200      	movs	r2, #0
 8008528:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800852a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800852c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800852e:	2b01      	cmp	r3, #1
 8008530:	d107      	bne.n	8008542 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008532:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008534:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008538:	4619      	mov	r1, r3
 800853a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800853c:	f006 fc7c 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008540:	e002      	b.n	8008548 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008542:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008544:	f006 fbb4 	bl	800ecb0 <HAL_UART_RxCpltCallback>
}
 8008548:	bf00      	nop
 800854a:	3770      	adds	r7, #112	; 0x70
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2201      	movs	r2, #1
 8008562:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008568:	2b01      	cmp	r3, #1
 800856a:	d109      	bne.n	8008580 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008572:	085b      	lsrs	r3, r3, #1
 8008574:	b29b      	uxth	r3, r3
 8008576:	4619      	mov	r1, r3
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f006 fc5d 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800857e:	e002      	b.n	8008586 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008580:	68f8      	ldr	r0, [r7, #12]
 8008582:	f7fe ffd7 	bl	8007534 <HAL_UART_RxHalfCpltCallback>
}
 8008586:	bf00      	nop
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b086      	sub	sp, #24
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800859a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085a2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085aa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085b6:	2b80      	cmp	r3, #128	; 0x80
 80085b8:	d109      	bne.n	80085ce <UART_DMAError+0x40>
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2b21      	cmp	r3, #33	; 0x21
 80085be:	d106      	bne.n	80085ce <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80085c8:	6978      	ldr	r0, [r7, #20]
 80085ca:	f7ff fe29 	bl	8008220 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d8:	2b40      	cmp	r3, #64	; 0x40
 80085da:	d109      	bne.n	80085f0 <UART_DMAError+0x62>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2b22      	cmp	r3, #34	; 0x22
 80085e0:	d106      	bne.n	80085f0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80085ea:	6978      	ldr	r0, [r7, #20]
 80085ec:	f7ff fe59 	bl	80082a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085f6:	f043 0210 	orr.w	r2, r3, #16
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008600:	6978      	ldr	r0, [r7, #20]
 8008602:	f006 fbbf 	bl	800ed84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008606:	bf00      	nop
 8008608:	3718      	adds	r7, #24
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800861a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2200      	movs	r2, #0
 8008620:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f006 fba9 	bl	800ed84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008632:	bf00      	nop
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008646:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	220f      	movs	r2, #15
 8008656:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	699a      	ldr	r2, [r3, #24]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f042 0208 	orr.w	r2, r2, #8
 8008666:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2220      	movs	r2, #32
 800866c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f7fe ff66 	bl	8007548 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008684:	b480      	push	{r7}
 8008686:	b08f      	sub	sp, #60	; 0x3c
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008692:	2b21      	cmp	r3, #33	; 0x21
 8008694:	d14c      	bne.n	8008730 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800869c:	b29b      	uxth	r3, r3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d132      	bne.n	8008708 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a8:	6a3b      	ldr	r3, [r7, #32]
 80086aa:	e853 3f00 	ldrex	r3, [r3]
 80086ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086b6:	637b      	str	r3, [r7, #52]	; 0x34
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	461a      	mov	r2, r3
 80086be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086c2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e6      	bne.n	80086a2 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	e853 3f00 	ldrex	r3, [r3]
 80086e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086e8:	633b      	str	r3, [r7, #48]	; 0x30
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	461a      	mov	r2, r3
 80086f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f2:	61bb      	str	r3, [r7, #24]
 80086f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f6:	6979      	ldr	r1, [r7, #20]
 80086f8:	69ba      	ldr	r2, [r7, #24]
 80086fa:	e841 2300 	strex	r3, r2, [r1]
 80086fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1e6      	bne.n	80086d4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008706:	e013      	b.n	8008730 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800870c:	781a      	ldrb	r2, [r3, #0]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008718:	1c5a      	adds	r2, r3, #1
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008724:	b29b      	uxth	r3, r3
 8008726:	3b01      	subs	r3, #1
 8008728:	b29a      	uxth	r2, r3
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008730:	bf00      	nop
 8008732:	373c      	adds	r7, #60	; 0x3c
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800873c:	b480      	push	{r7}
 800873e:	b091      	sub	sp, #68	; 0x44
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800874a:	2b21      	cmp	r3, #33	; 0x21
 800874c:	d151      	bne.n	80087f2 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008754:	b29b      	uxth	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	d132      	bne.n	80087c0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008762:	e853 3f00 	ldrex	r3, [r3]
 8008766:	623b      	str	r3, [r7, #32]
   return(result);
 8008768:	6a3b      	ldr	r3, [r7, #32]
 800876a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800876e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	461a      	mov	r2, r3
 8008776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008778:	633b      	str	r3, [r7, #48]	; 0x30
 800877a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800877e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008780:	e841 2300 	strex	r3, r2, [r1]
 8008784:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008788:	2b00      	cmp	r3, #0
 800878a:	d1e6      	bne.n	800875a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	e853 3f00 	ldrex	r3, [r3]
 8008798:	60fb      	str	r3, [r7, #12]
   return(result);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087a0:	637b      	str	r3, [r7, #52]	; 0x34
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	461a      	mov	r2, r3
 80087a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087aa:	61fb      	str	r3, [r7, #28]
 80087ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ae:	69b9      	ldr	r1, [r7, #24]
 80087b0:	69fa      	ldr	r2, [r7, #28]
 80087b2:	e841 2300 	strex	r3, r2, [r1]
 80087b6:	617b      	str	r3, [r7, #20]
   return(result);
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1e6      	bne.n	800878c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80087be:	e018      	b.n	80087f2 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087c4:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80087c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087c8:	881b      	ldrh	r3, [r3, #0]
 80087ca:	461a      	mov	r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087d4:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087da:	1c9a      	adds	r2, r3, #2
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	3b01      	subs	r3, #1
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80087f2:	bf00      	nop
 80087f4:	3744      	adds	r7, #68	; 0x44
 80087f6:	46bd      	mov	sp, r7
 80087f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fc:	4770      	bx	lr

080087fe <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80087fe:	b480      	push	{r7}
 8008800:	b091      	sub	sp, #68	; 0x44
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800880c:	2b21      	cmp	r3, #33	; 0x21
 800880e:	d160      	bne.n	80088d2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008816:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008818:	e057      	b.n	80088ca <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008820:	b29b      	uxth	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d133      	bne.n	800888e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3308      	adds	r3, #8
 800882c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	623b      	str	r3, [r7, #32]
   return(result);
 8008836:	6a3b      	ldr	r3, [r7, #32]
 8008838:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800883c:	63bb      	str	r3, [r7, #56]	; 0x38
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	3308      	adds	r3, #8
 8008844:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008846:	633a      	str	r2, [r7, #48]	; 0x30
 8008848:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800884c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e5      	bne.n	8008826 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	e853 3f00 	ldrex	r3, [r3]
 8008866:	60fb      	str	r3, [r7, #12]
   return(result);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800886e:	637b      	str	r3, [r7, #52]	; 0x34
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	461a      	mov	r2, r3
 8008876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008878:	61fb      	str	r3, [r7, #28]
 800887a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887c:	69b9      	ldr	r1, [r7, #24]
 800887e:	69fa      	ldr	r2, [r7, #28]
 8008880:	e841 2300 	strex	r3, r2, [r1]
 8008884:	617b      	str	r3, [r7, #20]
   return(result);
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e6      	bne.n	800885a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800888c:	e021      	b.n	80088d2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	69db      	ldr	r3, [r3, #28]
 8008894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008898:	2b00      	cmp	r3, #0
 800889a:	d013      	beq.n	80088c4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088a0:	781a      	ldrb	r2, [r3, #0]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088ac:	1c5a      	adds	r2, r3, #1
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	3b01      	subs	r3, #1
 80088bc:	b29a      	uxth	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80088c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80088c6:	3b01      	subs	r3, #1
 80088c8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80088ca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1a4      	bne.n	800881a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80088d0:	e7ff      	b.n	80088d2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80088d2:	bf00      	nop
 80088d4:	3744      	adds	r7, #68	; 0x44
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80088de:	b480      	push	{r7}
 80088e0:	b091      	sub	sp, #68	; 0x44
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088ec:	2b21      	cmp	r3, #33	; 0x21
 80088ee:	d165      	bne.n	80089bc <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80088f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80088f8:	e05c      	b.n	80089b4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008900:	b29b      	uxth	r3, r3
 8008902:	2b00      	cmp	r3, #0
 8008904:	d133      	bne.n	800896e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	3308      	adds	r3, #8
 800890c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890e:	6a3b      	ldr	r3, [r7, #32]
 8008910:	e853 3f00 	ldrex	r3, [r3]
 8008914:	61fb      	str	r3, [r7, #28]
   return(result);
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800891c:	637b      	str	r3, [r7, #52]	; 0x34
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3308      	adds	r3, #8
 8008924:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008926:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008928:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800892c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800892e:	e841 2300 	strex	r3, r2, [r1]
 8008932:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1e5      	bne.n	8008906 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	e853 3f00 	ldrex	r3, [r3]
 8008946:	60bb      	str	r3, [r7, #8]
   return(result);
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800894e:	633b      	str	r3, [r7, #48]	; 0x30
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	461a      	mov	r2, r3
 8008956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008958:	61bb      	str	r3, [r7, #24]
 800895a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895c:	6979      	ldr	r1, [r7, #20]
 800895e:	69ba      	ldr	r2, [r7, #24]
 8008960:	e841 2300 	strex	r3, r2, [r1]
 8008964:	613b      	str	r3, [r7, #16]
   return(result);
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e6      	bne.n	800893a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800896c:	e026      	b.n	80089bc <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008978:	2b00      	cmp	r3, #0
 800897a:	d018      	beq.n	80089ae <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008980:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008984:	881b      	ldrh	r3, [r3, #0]
 8008986:	461a      	mov	r2, r3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008990:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008996:	1c9a      	adds	r2, r3, #2
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	3b01      	subs	r3, #1
 80089a6:	b29a      	uxth	r2, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80089ae:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80089b0:	3b01      	subs	r3, #1
 80089b2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80089b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d19f      	bne.n	80088fa <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80089ba:	e7ff      	b.n	80089bc <UART_TxISR_16BIT_FIFOEN+0xde>
 80089bc:	bf00      	nop
 80089be:	3744      	adds	r7, #68	; 0x44
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr

080089c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b088      	sub	sp, #32
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	e853 3f00 	ldrex	r3, [r3]
 80089dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089e4:	61fb      	str	r3, [r7, #28]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	61bb      	str	r3, [r7, #24]
 80089f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	6979      	ldr	r1, [r7, #20]
 80089f4:	69ba      	ldr	r2, [r7, #24]
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	613b      	str	r3, [r7, #16]
   return(result);
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e6      	bne.n	80089d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2220      	movs	r2, #32
 8008a06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f006 f90f 	bl	800ec34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a16:	bf00      	nop
 8008a18:	3720      	adds	r7, #32
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
	...

08008a20 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b09c      	sub	sp, #112	; 0x70
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008a2e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a38:	2b22      	cmp	r3, #34	; 0x22
 8008a3a:	f040 80be 	bne.w	8008bba <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a44:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8008a4c:	b2d9      	uxtb	r1, r3
 8008a4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008a52:	b2da      	uxtb	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a58:	400a      	ands	r2, r1
 8008a5a:	b2d2      	uxtb	r2, r2
 8008a5c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a62:	1c5a      	adds	r2, r3, #1
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	3b01      	subs	r3, #1
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f040 80a1 	bne.w	8008bca <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a98:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008aa6:	65bb      	str	r3, [r7, #88]	; 0x58
 8008aa8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aaa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008aae:	e841 2300 	strex	r3, r2, [r1]
 8008ab2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008ab4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1e6      	bne.n	8008a88 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	3308      	adds	r3, #8
 8008ac0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac4:	e853 3f00 	ldrex	r3, [r3]
 8008ac8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008acc:	f023 0301 	bic.w	r3, r3, #1
 8008ad0:	667b      	str	r3, [r7, #100]	; 0x64
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	3308      	adds	r3, #8
 8008ad8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008ada:	647a      	str	r2, [r7, #68]	; 0x44
 8008adc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ade:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ae0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ae2:	e841 2300 	strex	r3, r2, [r1]
 8008ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1e5      	bne.n	8008aba <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2220      	movs	r2, #32
 8008af2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2200      	movs	r2, #0
 8008b00:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a33      	ldr	r2, [pc, #204]	; (8008bd4 <UART_RxISR_8BIT+0x1b4>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d01f      	beq.n	8008b4c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d018      	beq.n	8008b4c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b22:	e853 3f00 	ldrex	r3, [r3]
 8008b26:	623b      	str	r3, [r7, #32]
   return(result);
 8008b28:	6a3b      	ldr	r3, [r7, #32]
 8008b2a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008b2e:	663b      	str	r3, [r7, #96]	; 0x60
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	461a      	mov	r2, r3
 8008b36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b38:	633b      	str	r3, [r7, #48]	; 0x30
 8008b3a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b40:	e841 2300 	strex	r3, r2, [r1]
 8008b44:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d1e6      	bne.n	8008b1a <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d12e      	bne.n	8008bb2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	e853 3f00 	ldrex	r3, [r3]
 8008b66:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f023 0310 	bic.w	r3, r3, #16
 8008b6e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	461a      	mov	r2, r3
 8008b76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b78:	61fb      	str	r3, [r7, #28]
 8008b7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7c:	69b9      	ldr	r1, [r7, #24]
 8008b7e:	69fa      	ldr	r2, [r7, #28]
 8008b80:	e841 2300 	strex	r3, r2, [r1]
 8008b84:	617b      	str	r3, [r7, #20]
   return(result);
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e6      	bne.n	8008b5a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	f003 0310 	and.w	r3, r3, #16
 8008b96:	2b10      	cmp	r3, #16
 8008b98:	d103      	bne.n	8008ba2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2210      	movs	r2, #16
 8008ba0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f006 f944 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bb0:	e00b      	b.n	8008bca <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f006 f87c 	bl	800ecb0 <HAL_UART_RxCpltCallback>
}
 8008bb8:	e007      	b.n	8008bca <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	699a      	ldr	r2, [r3, #24]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f042 0208 	orr.w	r2, r2, #8
 8008bc8:	619a      	str	r2, [r3, #24]
}
 8008bca:	bf00      	nop
 8008bcc:	3770      	adds	r7, #112	; 0x70
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop
 8008bd4:	40008000 	.word	0x40008000

08008bd8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b09c      	sub	sp, #112	; 0x70
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008be6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bf0:	2b22      	cmp	r3, #34	; 0x22
 8008bf2:	f040 80be 	bne.w	8008d72 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bfc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c04:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008c06:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008c0a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008c0e:	4013      	ands	r3, r2
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c14:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c1a:	1c9a      	adds	r2, r3, #2
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	3b01      	subs	r3, #1
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f040 80a1 	bne.w	8008d82 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c48:	e853 3f00 	ldrex	r3, [r3]
 8008c4c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008c4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c54:	667b      	str	r3, [r7, #100]	; 0x64
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c5e:	657b      	str	r3, [r7, #84]	; 0x54
 8008c60:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c64:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008c66:	e841 2300 	strex	r3, r2, [r1]
 8008c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008c6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1e6      	bne.n	8008c40 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	3308      	adds	r3, #8
 8008c78:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c7c:	e853 3f00 	ldrex	r3, [r3]
 8008c80:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c84:	f023 0301 	bic.w	r3, r3, #1
 8008c88:	663b      	str	r3, [r7, #96]	; 0x60
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	3308      	adds	r3, #8
 8008c90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008c92:	643a      	str	r2, [r7, #64]	; 0x40
 8008c94:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c96:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c9a:	e841 2300 	strex	r3, r2, [r1]
 8008c9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1e5      	bne.n	8008c72 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2220      	movs	r2, #32
 8008caa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a33      	ldr	r2, [pc, #204]	; (8008d8c <UART_RxISR_16BIT+0x1b4>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d01f      	beq.n	8008d04 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d018      	beq.n	8008d04 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd8:	6a3b      	ldr	r3, [r7, #32]
 8008cda:	e853 3f00 	ldrex	r3, [r3]
 8008cde:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ce0:	69fb      	ldr	r3, [r7, #28]
 8008ce2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008ce6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	461a      	mov	r2, r3
 8008cee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cf2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008cf8:	e841 2300 	strex	r3, r2, [r1]
 8008cfc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d1e6      	bne.n	8008cd2 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d12e      	bne.n	8008d6a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	e853 3f00 	ldrex	r3, [r3]
 8008d1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	f023 0310 	bic.w	r3, r3, #16
 8008d26:	65bb      	str	r3, [r7, #88]	; 0x58
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d30:	61bb      	str	r3, [r7, #24]
 8008d32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d34:	6979      	ldr	r1, [r7, #20]
 8008d36:	69ba      	ldr	r2, [r7, #24]
 8008d38:	e841 2300 	strex	r3, r2, [r1]
 8008d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d1e6      	bne.n	8008d12 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	69db      	ldr	r3, [r3, #28]
 8008d4a:	f003 0310 	and.w	r3, r3, #16
 8008d4e:	2b10      	cmp	r3, #16
 8008d50:	d103      	bne.n	8008d5a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2210      	movs	r2, #16
 8008d58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f006 f868 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d68:	e00b      	b.n	8008d82 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f005 ffa0 	bl	800ecb0 <HAL_UART_RxCpltCallback>
}
 8008d70:	e007      	b.n	8008d82 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	699a      	ldr	r2, [r3, #24]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f042 0208 	orr.w	r2, r2, #8
 8008d80:	619a      	str	r2, [r3, #24]
}
 8008d82:	bf00      	nop
 8008d84:	3770      	adds	r7, #112	; 0x70
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	bf00      	nop
 8008d8c:	40008000 	.word	0x40008000

08008d90 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b0ac      	sub	sp, #176	; 0xb0
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008d9e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	69db      	ldr	r3, [r3, #28]
 8008da8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	689b      	ldr	r3, [r3, #8]
 8008dbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008dc6:	2b22      	cmp	r3, #34	; 0x22
 8008dc8:	f040 8182 	bne.w	80090d0 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008dd2:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008dd6:	e125      	b.n	8009024 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dde:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008de2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8008de6:	b2d9      	uxtb	r1, r3
 8008de8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008dec:	b2da      	uxtb	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008df2:	400a      	ands	r2, r1
 8008df4:	b2d2      	uxtb	r2, r2
 8008df6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dfc:	1c5a      	adds	r2, r3, #1
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008e1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e22:	f003 0307 	and.w	r3, r3, #7
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d053      	beq.n	8008ed2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e2e:	f003 0301 	and.w	r3, r3, #1
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d011      	beq.n	8008e5a <UART_RxISR_8BIT_FIFOEN+0xca>
 8008e36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00b      	beq.n	8008e5a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2201      	movs	r2, #1
 8008e48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e50:	f043 0201 	orr.w	r2, r3, #1
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e5e:	f003 0302 	and.w	r3, r3, #2
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d011      	beq.n	8008e8a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008e66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008e6a:	f003 0301 	and.w	r3, r3, #1
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d00b      	beq.n	8008e8a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	2202      	movs	r2, #2
 8008e78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e80:	f043 0204 	orr.w	r2, r3, #4
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e8e:	f003 0304 	and.w	r3, r3, #4
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d011      	beq.n	8008eba <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008e96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00b      	beq.n	8008eba <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2204      	movs	r2, #4
 8008ea8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008eb0:	f043 0202 	orr.w	r2, r3, #2
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d006      	beq.n	8008ed2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f005 ff5d 	bl	800ed84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f040 80a2 	bne.w	8009024 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8008eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ef4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	461a      	mov	r2, r3
 8008efe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f02:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f04:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f06:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008f08:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008f0a:	e841 2300 	strex	r3, r2, [r1]
 8008f0e:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8008f10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1e4      	bne.n	8008ee0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3308      	adds	r3, #8
 8008f1c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f20:	e853 3f00 	ldrex	r3, [r3]
 8008f24:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8008f26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f2c:	f023 0301 	bic.w	r3, r3, #1
 8008f30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3308      	adds	r3, #8
 8008f3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008f3e:	66ba      	str	r2, [r7, #104]	; 0x68
 8008f40:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8008f44:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008f4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e1      	bne.n	8008f16 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a5f      	ldr	r2, [pc, #380]	; (80090e8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d021      	beq.n	8008fb4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d01a      	beq.n	8008fb4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f86:	e853 3f00 	ldrex	r3, [r3]
 8008f8a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f8e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008f92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008fa0:	657b      	str	r3, [r7, #84]	; 0x54
 8008fa2:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008fa6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fa8:	e841 2300 	strex	r3, r2, [r1]
 8008fac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008fae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1e4      	bne.n	8008f7e <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d130      	bne.n	800901e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fca:	e853 3f00 	ldrex	r3, [r3]
 8008fce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd2:	f023 0310 	bic.w	r3, r3, #16
 8008fd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	461a      	mov	r2, r3
 8008fe0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008fe4:	643b      	str	r3, [r7, #64]	; 0x40
 8008fe6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008fea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008fec:	e841 2300 	strex	r3, r2, [r1]
 8008ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1e4      	bne.n	8008fc2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	f003 0310 	and.w	r3, r3, #16
 8009002:	2b10      	cmp	r3, #16
 8009004:	d103      	bne.n	800900e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2210      	movs	r2, #16
 800900c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f005 ff0e 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
 800901c:	e002      	b.n	8009024 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f005 fe46 	bl	800ecb0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009024:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8009028:	2b00      	cmp	r3, #0
 800902a:	d006      	beq.n	800903a <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800902c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009030:	f003 0320 	and.w	r3, r3, #32
 8009034:	2b00      	cmp	r3, #0
 8009036:	f47f aecf 	bne.w	8008dd8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009040:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009044:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009048:	2b00      	cmp	r3, #0
 800904a:	d049      	beq.n	80090e0 <UART_RxISR_8BIT_FIFOEN+0x350>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009052:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8009056:	429a      	cmp	r2, r3
 8009058:	d242      	bcs.n	80090e0 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	3308      	adds	r3, #8
 8009060:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009062:	6a3b      	ldr	r3, [r7, #32]
 8009064:	e853 3f00 	ldrex	r3, [r3]
 8009068:	61fb      	str	r3, [r7, #28]
   return(result);
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009070:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	3308      	adds	r3, #8
 800907a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800907e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009080:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009082:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009084:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009086:	e841 2300 	strex	r3, r2, [r1]
 800908a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800908c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1e3      	bne.n	800905a <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a15      	ldr	r2, [pc, #84]	; (80090ec <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009096:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	f043 0320 	orr.w	r3, r3, #32
 80090ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	461a      	mov	r2, r3
 80090b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80090ba:	61bb      	str	r3, [r7, #24]
 80090bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090be:	6979      	ldr	r1, [r7, #20]
 80090c0:	69ba      	ldr	r2, [r7, #24]
 80090c2:	e841 2300 	strex	r3, r2, [r1]
 80090c6:	613b      	str	r3, [r7, #16]
   return(result);
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1e4      	bne.n	8009098 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80090ce:	e007      	b.n	80090e0 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	699a      	ldr	r2, [r3, #24]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f042 0208 	orr.w	r2, r2, #8
 80090de:	619a      	str	r2, [r3, #24]
}
 80090e0:	bf00      	nop
 80090e2:	37b0      	adds	r7, #176	; 0xb0
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	40008000 	.word	0x40008000
 80090ec:	08008a21 	.word	0x08008a21

080090f0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b0ae      	sub	sp, #184	; 0xb8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80090fe:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	69db      	ldr	r3, [r3, #28]
 8009108:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009126:	2b22      	cmp	r3, #34	; 0x22
 8009128:	f040 8186 	bne.w	8009438 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009132:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009136:	e129      	b.n	800938c <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009146:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800914a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800914e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8009152:	4013      	ands	r3, r2
 8009154:	b29a      	uxth	r2, r3
 8009156:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800915a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009160:	1c9a      	adds	r2, r3, #2
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	69db      	ldr	r3, [r3, #28]
 800917e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009182:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009186:	f003 0307 	and.w	r3, r3, #7
 800918a:	2b00      	cmp	r3, #0
 800918c:	d053      	beq.n	8009236 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800918e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	2b00      	cmp	r3, #0
 8009198:	d011      	beq.n	80091be <UART_RxISR_16BIT_FIFOEN+0xce>
 800919a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800919e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00b      	beq.n	80091be <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2201      	movs	r2, #1
 80091ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091b4:	f043 0201 	orr.w	r2, r3, #1
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80091c2:	f003 0302 	and.w	r3, r3, #2
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d011      	beq.n	80091ee <UART_RxISR_16BIT_FIFOEN+0xfe>
 80091ca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091ce:	f003 0301 	and.w	r3, r3, #1
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00b      	beq.n	80091ee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	2202      	movs	r2, #2
 80091dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091e4:	f043 0204 	orr.w	r2, r3, #4
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80091f2:	f003 0304 	and.w	r3, r3, #4
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d011      	beq.n	800921e <UART_RxISR_16BIT_FIFOEN+0x12e>
 80091fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091fe:	f003 0301 	and.w	r3, r3, #1
 8009202:	2b00      	cmp	r3, #0
 8009204:	d00b      	beq.n	800921e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2204      	movs	r2, #4
 800920c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009214:	f043 0202 	orr.w	r2, r3, #2
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009224:	2b00      	cmp	r3, #0
 8009226:	d006      	beq.n	8009236 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f005 fdab 	bl	800ed84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2200      	movs	r2, #0
 8009232:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800923c:	b29b      	uxth	r3, r3
 800923e:	2b00      	cmp	r3, #0
 8009240:	f040 80a4 	bne.w	800938c <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800924a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800924c:	e853 3f00 	ldrex	r3, [r3]
 8009250:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009252:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009258:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	461a      	mov	r2, r3
 8009262:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009266:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800926a:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800926e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009278:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e2      	bne.n	8009244 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3308      	adds	r3, #8
 8009284:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800928e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009294:	f023 0301 	bic.w	r3, r3, #1
 8009298:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3308      	adds	r3, #8
 80092a2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80092a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80092a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80092ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80092ae:	e841 2300 	strex	r3, r2, [r1]
 80092b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80092b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1e1      	bne.n	800927e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2220      	movs	r2, #32
 80092be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2200      	movs	r2, #0
 80092c6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2200      	movs	r2, #0
 80092cc:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a5f      	ldr	r2, [pc, #380]	; (8009450 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d021      	beq.n	800931c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d01a      	beq.n	800931c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092ee:	e853 3f00 	ldrex	r3, [r3]
 80092f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80092f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80092fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009308:	65bb      	str	r3, [r7, #88]	; 0x58
 800930a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800930e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009310:	e841 2300 	strex	r3, r2, [r1]
 8009314:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1e4      	bne.n	80092e6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009320:	2b01      	cmp	r3, #1
 8009322:	d130      	bne.n	8009386 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009332:	e853 3f00 	ldrex	r3, [r3]
 8009336:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800933a:	f023 0310 	bic.w	r3, r3, #16
 800933e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	461a      	mov	r2, r3
 8009348:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800934c:	647b      	str	r3, [r7, #68]	; 0x44
 800934e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009350:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009352:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009354:	e841 2300 	strex	r3, r2, [r1]
 8009358:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800935a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1e4      	bne.n	800932a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	69db      	ldr	r3, [r3, #28]
 8009366:	f003 0310 	and.w	r3, r3, #16
 800936a:	2b10      	cmp	r3, #16
 800936c:	d103      	bne.n	8009376 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	2210      	movs	r2, #16
 8009374:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800937c:	4619      	mov	r1, r3
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f005 fd5a 	bl	800ee38 <HAL_UARTEx_RxEventCallback>
 8009384:	e002      	b.n	800938c <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f005 fc92 	bl	800ecb0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800938c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8009390:	2b00      	cmp	r3, #0
 8009392:	d006      	beq.n	80093a2 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009394:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009398:	f003 0320 	and.w	r3, r3, #32
 800939c:	2b00      	cmp	r3, #0
 800939e:	f47f aecb 	bne.w	8009138 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80093a8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80093ac:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d049      	beq.n	8009448 <UART_RxISR_16BIT_FIFOEN+0x358>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80093ba:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80093be:	429a      	cmp	r2, r3
 80093c0:	d242      	bcs.n	8009448 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3308      	adds	r3, #8
 80093c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	623b      	str	r3, [r7, #32]
   return(result);
 80093d2:	6a3b      	ldr	r3, [r7, #32]
 80093d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	3308      	adds	r3, #8
 80093e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80093e6:	633a      	str	r2, [r7, #48]	; 0x30
 80093e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80093ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80093f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e3      	bne.n	80093c2 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a15      	ldr	r2, [pc, #84]	; (8009454 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80093fe:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	e853 3f00 	ldrex	r3, [r3]
 800940c:	60fb      	str	r3, [r7, #12]
   return(result);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f043 0320 	orr.w	r3, r3, #32
 8009414:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	461a      	mov	r2, r3
 800941e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009422:	61fb      	str	r3, [r7, #28]
 8009424:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009426:	69b9      	ldr	r1, [r7, #24]
 8009428:	69fa      	ldr	r2, [r7, #28]
 800942a:	e841 2300 	strex	r3, r2, [r1]
 800942e:	617b      	str	r3, [r7, #20]
   return(result);
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d1e4      	bne.n	8009400 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009436:	e007      	b.n	8009448 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	699a      	ldr	r2, [r3, #24]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f042 0208 	orr.w	r2, r2, #8
 8009446:	619a      	str	r2, [r3, #24]
}
 8009448:	bf00      	nop
 800944a:	37b8      	adds	r7, #184	; 0xb8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	40008000 	.word	0x40008000
 8009454:	08008bd9 	.word	0x08008bd9

08009458 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009474:	bf00      	nop
 8009476:	370c      	adds	r7, #12
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009488:	bf00      	nop
 800948a:	370c      	adds	r7, #12
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009494:	b480      	push	{r7}
 8009496:	b085      	sub	sp, #20
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d101      	bne.n	80094aa <HAL_UARTEx_DisableFifoMode+0x16>
 80094a6:	2302      	movs	r3, #2
 80094a8:	e027      	b.n	80094fa <HAL_UARTEx_DisableFifoMode+0x66>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2201      	movs	r2, #1
 80094ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2224      	movs	r2, #36	; 0x24
 80094b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f022 0201 	bic.w	r2, r2, #1
 80094d0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80094d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	2200      	movs	r2, #0
 80094de:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2220      	movs	r2, #32
 80094ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80094f8:	2300      	movs	r3, #0
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr

08009506 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b084      	sub	sp, #16
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
 800950e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009516:	2b01      	cmp	r3, #1
 8009518:	d101      	bne.n	800951e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800951a:	2302      	movs	r3, #2
 800951c:	e02d      	b.n	800957a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2201      	movs	r2, #1
 8009522:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2224      	movs	r2, #36	; 0x24
 800952a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	681a      	ldr	r2, [r3, #0]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f022 0201 	bic.w	r2, r2, #1
 8009544:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	683a      	ldr	r2, [r7, #0]
 8009556:	430a      	orrs	r2, r1
 8009558:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f8a4 	bl	80096a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	68fa      	ldr	r2, [r7, #12]
 8009566:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2220      	movs	r2, #32
 800956c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}

08009582 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009582:	b580      	push	{r7, lr}
 8009584:	b084      	sub	sp, #16
 8009586:	af00      	add	r7, sp, #0
 8009588:	6078      	str	r0, [r7, #4]
 800958a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009592:	2b01      	cmp	r3, #1
 8009594:	d101      	bne.n	800959a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009596:	2302      	movs	r3, #2
 8009598:	e02d      	b.n	80095f6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2201      	movs	r2, #1
 800959e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2224      	movs	r2, #36	; 0x24
 80095a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0201 	bic.w	r2, r2, #1
 80095c0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	430a      	orrs	r2, r1
 80095d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f866 	bl	80096a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	68fa      	ldr	r2, [r7, #12]
 80095e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2220      	movs	r2, #32
 80095e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095fe:	b580      	push	{r7, lr}
 8009600:	b08c      	sub	sp, #48	; 0x30
 8009602:	af00      	add	r7, sp, #0
 8009604:	60f8      	str	r0, [r7, #12]
 8009606:	60b9      	str	r1, [r7, #8]
 8009608:	4613      	mov	r3, r2
 800960a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009612:	2b20      	cmp	r3, #32
 8009614:	d142      	bne.n	800969c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d002      	beq.n	8009622 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800961c:	88fb      	ldrh	r3, [r7, #6]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e03b      	b.n	800969e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2201      	movs	r2, #1
 800962a:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2200      	movs	r2, #0
 8009630:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009632:	88fb      	ldrh	r3, [r7, #6]
 8009634:	461a      	mov	r2, r3
 8009636:	68b9      	ldr	r1, [r7, #8]
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f7fe fd4b 	bl	80080d4 <UART_Start_Receive_DMA>
 800963e:	4603      	mov	r3, r0
 8009640:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009644:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009648:	2b00      	cmp	r3, #0
 800964a:	d124      	bne.n	8009696 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009650:	2b01      	cmp	r3, #1
 8009652:	d11d      	bne.n	8009690 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2210      	movs	r2, #16
 800965a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	e853 3f00 	ldrex	r3, [r3]
 8009668:	617b      	str	r3, [r7, #20]
   return(result);
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	f043 0310 	orr.w	r3, r3, #16
 8009670:	62bb      	str	r3, [r7, #40]	; 0x28
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	461a      	mov	r2, r3
 8009678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800967a:	627b      	str	r3, [r7, #36]	; 0x24
 800967c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967e:	6a39      	ldr	r1, [r7, #32]
 8009680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009682:	e841 2300 	strex	r3, r2, [r1]
 8009686:	61fb      	str	r3, [r7, #28]
   return(result);
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d1e6      	bne.n	800965c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800968e:	e002      	b.n	8009696 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800969a:	e000      	b.n	800969e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800969c:	2302      	movs	r3, #2
  }
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3730      	adds	r7, #48	; 0x30
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
	...

080096a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b085      	sub	sp, #20
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d108      	bne.n	80096ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80096c8:	e031      	b.n	800972e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80096ca:	2308      	movs	r3, #8
 80096cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80096ce:	2308      	movs	r3, #8
 80096d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	0e5b      	lsrs	r3, r3, #25
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	f003 0307 	and.w	r3, r3, #7
 80096e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	0f5b      	lsrs	r3, r3, #29
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	f003 0307 	and.w	r3, r3, #7
 80096f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80096f2:	7bbb      	ldrb	r3, [r7, #14]
 80096f4:	7b3a      	ldrb	r2, [r7, #12]
 80096f6:	4911      	ldr	r1, [pc, #68]	; (800973c <UARTEx_SetNbDataToProcess+0x94>)
 80096f8:	5c8a      	ldrb	r2, [r1, r2]
 80096fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80096fe:	7b3a      	ldrb	r2, [r7, #12]
 8009700:	490f      	ldr	r1, [pc, #60]	; (8009740 <UARTEx_SetNbDataToProcess+0x98>)
 8009702:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009704:	fb93 f3f2 	sdiv	r3, r3, r2
 8009708:	b29a      	uxth	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009710:	7bfb      	ldrb	r3, [r7, #15]
 8009712:	7b7a      	ldrb	r2, [r7, #13]
 8009714:	4909      	ldr	r1, [pc, #36]	; (800973c <UARTEx_SetNbDataToProcess+0x94>)
 8009716:	5c8a      	ldrb	r2, [r1, r2]
 8009718:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800971c:	7b7a      	ldrb	r2, [r7, #13]
 800971e:	4908      	ldr	r1, [pc, #32]	; (8009740 <UARTEx_SetNbDataToProcess+0x98>)
 8009720:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009722:	fb93 f3f2 	sdiv	r3, r3, r2
 8009726:	b29a      	uxth	r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800972e:	bf00      	nop
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	0800f204 	.word	0x0800f204
 8009740:	0800f20c 	.word	0x0800f20c

08009744 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800974c:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8009750:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009758:	b29a      	uxth	r2, r3
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	b29b      	uxth	r3, r3
 800975e:	43db      	mvns	r3, r3
 8009760:	b29b      	uxth	r3, r3
 8009762:	4013      	ands	r3, r2
 8009764:	b29a      	uxth	r2, r3
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3714      	adds	r7, #20
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800977a:	b084      	sub	sp, #16
 800977c:	b480      	push	{r7}
 800977e:	b083      	sub	sp, #12
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	f107 0014 	add.w	r0, r7, #20
 8009788:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2201      	movs	r2, #1
 8009790:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	370c      	adds	r7, #12
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	b004      	add	sp, #16
 80097ba:	4770      	bx	lr

080097bc <__NVIC_SetPriority>:
{
 80097bc:	b480      	push	{r7}
 80097be:	b083      	sub	sp, #12
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	4603      	mov	r3, r0
 80097c4:	6039      	str	r1, [r7, #0]
 80097c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	db0a      	blt.n	80097e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	490c      	ldr	r1, [pc, #48]	; (8009808 <__NVIC_SetPriority+0x4c>)
 80097d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097da:	0112      	lsls	r2, r2, #4
 80097dc:	b2d2      	uxtb	r2, r2
 80097de:	440b      	add	r3, r1
 80097e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80097e4:	e00a      	b.n	80097fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	b2da      	uxtb	r2, r3
 80097ea:	4908      	ldr	r1, [pc, #32]	; (800980c <__NVIC_SetPriority+0x50>)
 80097ec:	79fb      	ldrb	r3, [r7, #7]
 80097ee:	f003 030f 	and.w	r3, r3, #15
 80097f2:	3b04      	subs	r3, #4
 80097f4:	0112      	lsls	r2, r2, #4
 80097f6:	b2d2      	uxtb	r2, r2
 80097f8:	440b      	add	r3, r1
 80097fa:	761a      	strb	r2, [r3, #24]
}
 80097fc:	bf00      	nop
 80097fe:	370c      	adds	r7, #12
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr
 8009808:	e000e100 	.word	0xe000e100
 800980c:	e000ed00 	.word	0xe000ed00

08009810 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009810:	b580      	push	{r7, lr}
 8009812:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009814:	4b05      	ldr	r3, [pc, #20]	; (800982c <SysTick_Handler+0x1c>)
 8009816:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009818:	f002 f9b0 	bl	800bb7c <xTaskGetSchedulerState>
 800981c:	4603      	mov	r3, r0
 800981e:	2b01      	cmp	r3, #1
 8009820:	d001      	beq.n	8009826 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009822:	f003 fb89 	bl	800cf38 <xPortSysTickHandler>
  }
}
 8009826:	bf00      	nop
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	e000e010 	.word	0xe000e010

08009830 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009830:	b580      	push	{r7, lr}
 8009832:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009834:	2100      	movs	r1, #0
 8009836:	f06f 0004 	mvn.w	r0, #4
 800983a:	f7ff ffbf 	bl	80097bc <__NVIC_SetPriority>
#endif
}
 800983e:	bf00      	nop
 8009840:	bd80      	pop	{r7, pc}
	...

08009844 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009844:	b480      	push	{r7}
 8009846:	b083      	sub	sp, #12
 8009848:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800984a:	f3ef 8305 	mrs	r3, IPSR
 800984e:	603b      	str	r3, [r7, #0]
  return(result);
 8009850:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009852:	2b00      	cmp	r3, #0
 8009854:	d003      	beq.n	800985e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009856:	f06f 0305 	mvn.w	r3, #5
 800985a:	607b      	str	r3, [r7, #4]
 800985c:	e00c      	b.n	8009878 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800985e:	4b0a      	ldr	r3, [pc, #40]	; (8009888 <osKernelInitialize+0x44>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d105      	bne.n	8009872 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009866:	4b08      	ldr	r3, [pc, #32]	; (8009888 <osKernelInitialize+0x44>)
 8009868:	2201      	movs	r2, #1
 800986a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800986c:	2300      	movs	r3, #0
 800986e:	607b      	str	r3, [r7, #4]
 8009870:	e002      	b.n	8009878 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009872:	f04f 33ff 	mov.w	r3, #4294967295
 8009876:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009878:	687b      	ldr	r3, [r7, #4]
}
 800987a:	4618      	mov	r0, r3
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	20000834 	.word	0x20000834

0800988c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009892:	f3ef 8305 	mrs	r3, IPSR
 8009896:	603b      	str	r3, [r7, #0]
  return(result);
 8009898:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800989a:	2b00      	cmp	r3, #0
 800989c:	d003      	beq.n	80098a6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800989e:	f06f 0305 	mvn.w	r3, #5
 80098a2:	607b      	str	r3, [r7, #4]
 80098a4:	e010      	b.n	80098c8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80098a6:	4b0b      	ldr	r3, [pc, #44]	; (80098d4 <osKernelStart+0x48>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d109      	bne.n	80098c2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80098ae:	f7ff ffbf 	bl	8009830 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80098b2:	4b08      	ldr	r3, [pc, #32]	; (80098d4 <osKernelStart+0x48>)
 80098b4:	2202      	movs	r2, #2
 80098b6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80098b8:	f001 fd06 	bl	800b2c8 <vTaskStartScheduler>
      stat = osOK;
 80098bc:	2300      	movs	r3, #0
 80098be:	607b      	str	r3, [r7, #4]
 80098c0:	e002      	b.n	80098c8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80098c2:	f04f 33ff 	mov.w	r3, #4294967295
 80098c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80098c8:	687b      	ldr	r3, [r7, #4]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3708      	adds	r7, #8
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}
 80098d2:	bf00      	nop
 80098d4:	20000834 	.word	0x20000834

080098d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80098d8:	b580      	push	{r7, lr}
 80098da:	b08e      	sub	sp, #56	; 0x38
 80098dc:	af04      	add	r7, sp, #16
 80098de:	60f8      	str	r0, [r7, #12]
 80098e0:	60b9      	str	r1, [r7, #8]
 80098e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80098e4:	2300      	movs	r3, #0
 80098e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098e8:	f3ef 8305 	mrs	r3, IPSR
 80098ec:	617b      	str	r3, [r7, #20]
  return(result);
 80098ee:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d17e      	bne.n	80099f2 <osThreadNew+0x11a>
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d07b      	beq.n	80099f2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80098fa:	2380      	movs	r3, #128	; 0x80
 80098fc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80098fe:	2318      	movs	r3, #24
 8009900:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009902:	2300      	movs	r3, #0
 8009904:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009906:	f04f 33ff 	mov.w	r3, #4294967295
 800990a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d045      	beq.n	800999e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <osThreadNew+0x48>
        name = attr->name;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d002      	beq.n	800992e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	699b      	ldr	r3, [r3, #24]
 800992c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800992e:	69fb      	ldr	r3, [r7, #28]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d008      	beq.n	8009946 <osThreadNew+0x6e>
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	2b38      	cmp	r3, #56	; 0x38
 8009938:	d805      	bhi.n	8009946 <osThreadNew+0x6e>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	f003 0301 	and.w	r3, r3, #1
 8009942:	2b00      	cmp	r3, #0
 8009944:	d001      	beq.n	800994a <osThreadNew+0x72>
        return (NULL);
 8009946:	2300      	movs	r3, #0
 8009948:	e054      	b.n	80099f4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	695b      	ldr	r3, [r3, #20]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d003      	beq.n	800995a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	695b      	ldr	r3, [r3, #20]
 8009956:	089b      	lsrs	r3, r3, #2
 8009958:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00e      	beq.n	8009980 <osThreadNew+0xa8>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	2b5b      	cmp	r3, #91	; 0x5b
 8009968:	d90a      	bls.n	8009980 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800996e:	2b00      	cmp	r3, #0
 8009970:	d006      	beq.n	8009980 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	695b      	ldr	r3, [r3, #20]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d002      	beq.n	8009980 <osThreadNew+0xa8>
        mem = 1;
 800997a:	2301      	movs	r3, #1
 800997c:	61bb      	str	r3, [r7, #24]
 800997e:	e010      	b.n	80099a2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	689b      	ldr	r3, [r3, #8]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10c      	bne.n	80099a2 <osThreadNew+0xca>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d108      	bne.n	80099a2 <osThreadNew+0xca>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d104      	bne.n	80099a2 <osThreadNew+0xca>
          mem = 0;
 8009998:	2300      	movs	r3, #0
 800999a:	61bb      	str	r3, [r7, #24]
 800999c:	e001      	b.n	80099a2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800999e:	2300      	movs	r3, #0
 80099a0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d110      	bne.n	80099ca <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099b0:	9202      	str	r2, [sp, #8]
 80099b2:	9301      	str	r3, [sp, #4]
 80099b4:	69fb      	ldr	r3, [r7, #28]
 80099b6:	9300      	str	r3, [sp, #0]
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	6a3a      	ldr	r2, [r7, #32]
 80099bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f001 faac 	bl	800af1c <xTaskCreateStatic>
 80099c4:	4603      	mov	r3, r0
 80099c6:	613b      	str	r3, [r7, #16]
 80099c8:	e013      	b.n	80099f2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d110      	bne.n	80099f2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80099d0:	6a3b      	ldr	r3, [r7, #32]
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	f107 0310 	add.w	r3, r7, #16
 80099d8:	9301      	str	r3, [sp, #4]
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f001 faf7 	bl	800afd6 <xTaskCreate>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b01      	cmp	r3, #1
 80099ec:	d001      	beq.n	80099f2 <osThreadNew+0x11a>
            hTask = NULL;
 80099ee:	2300      	movs	r3, #0
 80099f0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80099f2:	693b      	ldr	r3, [r7, #16]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3728      	adds	r7, #40	; 0x28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b088      	sub	sp, #32
 8009a00:	af02      	add	r7, sp, #8
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d002      	beq.n	8009a16 <osThreadFlagsSet+0x1a>
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	da03      	bge.n	8009a1e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8009a16:	f06f 0303 	mvn.w	r3, #3
 8009a1a:	60fb      	str	r3, [r7, #12]
 8009a1c:	e035      	b.n	8009a8a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8009a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a24:	f3ef 8305 	mrs	r3, IPSR
 8009a28:	613b      	str	r3, [r7, #16]
  return(result);
 8009a2a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d01f      	beq.n	8009a70 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8009a30:	2300      	movs	r3, #0
 8009a32:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009a34:	f107 0308 	add.w	r3, r7, #8
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	6839      	ldr	r1, [r7, #0]
 8009a40:	6978      	ldr	r0, [r7, #20]
 8009a42:	f002 fb7f 	bl	800c144 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8009a46:	f107 030c 	add.w	r3, r7, #12
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	9200      	str	r2, [sp, #0]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	2100      	movs	r1, #0
 8009a52:	6978      	ldr	r0, [r7, #20]
 8009a54:	f002 fb76 	bl	800c144 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d015      	beq.n	8009a8a <osThreadFlagsSet+0x8e>
 8009a5e:	4b0d      	ldr	r3, [pc, #52]	; (8009a94 <osThreadFlagsSet+0x98>)
 8009a60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a64:	601a      	str	r2, [r3, #0]
 8009a66:	f3bf 8f4f 	dsb	sy
 8009a6a:	f3bf 8f6f 	isb	sy
 8009a6e:	e00c      	b.n	8009a8a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8009a70:	2300      	movs	r3, #0
 8009a72:	2201      	movs	r2, #1
 8009a74:	6839      	ldr	r1, [r7, #0]
 8009a76:	6978      	ldr	r0, [r7, #20]
 8009a78:	f002 faac 	bl	800bfd4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009a7c:	f107 030c 	add.w	r3, r7, #12
 8009a80:	2200      	movs	r2, #0
 8009a82:	2100      	movs	r1, #0
 8009a84:	6978      	ldr	r0, [r7, #20]
 8009a86:	f002 faa5 	bl	800bfd4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	e000ed04 	.word	0xe000ed04

08009a98 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b08c      	sub	sp, #48	; 0x30
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009aa4:	f3ef 8305 	mrs	r3, IPSR
 8009aa8:	617b      	str	r3, [r7, #20]
  return(result);
 8009aaa:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d003      	beq.n	8009ab8 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8009ab0:	f06f 0305 	mvn.w	r3, #5
 8009ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ab6:	e06b      	b.n	8009b90 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	da03      	bge.n	8009ac6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8009abe:	f06f 0303 	mvn.w	r3, #3
 8009ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ac4:	e064      	b.n	8009b90 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	f003 0302 	and.w	r3, r3, #2
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d002      	beq.n	8009ad6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ad4:	e001      	b.n	8009ada <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8009ada:	2300      	movs	r3, #0
 8009adc:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8009ae2:	f001 fd03 	bl	800b4ec <xTaskGetTickCount>
 8009ae6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009ae8:	f107 0210 	add.w	r2, r7, #16
 8009aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009af0:	2000      	movs	r0, #0
 8009af2:	f002 fa15 	bl	800bf20 <xTaskNotifyWait>
 8009af6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8009af8:	69fb      	ldr	r3, [r7, #28]
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d137      	bne.n	8009b6e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009afe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	4013      	ands	r3, r2
 8009b04:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00c      	beq.n	8009b32 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b1c:	4013      	ands	r3, r2
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d032      	beq.n	8009b8a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10f      	bne.n	8009b4a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009b2a:	f06f 0302 	mvn.w	r3, #2
 8009b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8009b30:	e02e      	b.n	8009b90 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b36:	4013      	ands	r3, r2
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d128      	bne.n	8009b8e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d103      	bne.n	8009b4a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009b42:	f06f 0302 	mvn.w	r3, #2
 8009b46:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8009b48:	e022      	b.n	8009b90 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8009b4a:	f001 fccf 	bl	800b4ec <xTaskGetTickCount>
 8009b4e:	4602      	mov	r2, r0
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	1ad3      	subs	r3, r2, r3
 8009b54:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8009b56:	69ba      	ldr	r2, [r7, #24]
 8009b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d902      	bls.n	8009b64 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	627b      	str	r3, [r7, #36]	; 0x24
 8009b62:	e00e      	b.n	8009b82 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8009b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	1ad3      	subs	r3, r2, r3
 8009b6a:	627b      	str	r3, [r7, #36]	; 0x24
 8009b6c:	e009      	b.n	8009b82 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d103      	bne.n	8009b7c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8009b74:	f06f 0302 	mvn.w	r3, #2
 8009b78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b7a:	e002      	b.n	8009b82 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009b7c:	f06f 0301 	mvn.w	r3, #1
 8009b80:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1af      	bne.n	8009ae8 <osThreadFlagsWait+0x50>
 8009b88:	e002      	b.n	8009b90 <osThreadFlagsWait+0xf8>
            break;
 8009b8a:	bf00      	nop
 8009b8c:	e000      	b.n	8009b90 <osThreadFlagsWait+0xf8>
            break;
 8009b8e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8009b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3730      	adds	r7, #48	; 0x30
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b084      	sub	sp, #16
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ba2:	f3ef 8305 	mrs	r3, IPSR
 8009ba6:	60bb      	str	r3, [r7, #8]
  return(result);
 8009ba8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d003      	beq.n	8009bb6 <osDelay+0x1c>
    stat = osErrorISR;
 8009bae:	f06f 0305 	mvn.w	r3, #5
 8009bb2:	60fb      	str	r3, [r7, #12]
 8009bb4:	e007      	b.n	8009bc6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d002      	beq.n	8009bc6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f001 fb4d 	bl	800b260 <vTaskDelay>
    }
  }

  return (stat);
 8009bc6:	68fb      	ldr	r3, [r7, #12]
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3710      	adds	r7, #16
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f002 ffcb 	bl	800cb74 <pvTimerGetTimerID>
 8009bde:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d005      	beq.n	8009bf2 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	6852      	ldr	r2, [r2, #4]
 8009bee:	4610      	mov	r0, r2
 8009bf0:	4798      	blx	r3
  }
}
 8009bf2:	bf00      	nop
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
	...

08009bfc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b08c      	sub	sp, #48	; 0x30
 8009c00:	af02      	add	r7, sp, #8
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	607a      	str	r2, [r7, #4]
 8009c06:	603b      	str	r3, [r7, #0]
 8009c08:	460b      	mov	r3, r1
 8009c0a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c10:	f3ef 8305 	mrs	r3, IPSR
 8009c14:	613b      	str	r3, [r7, #16]
  return(result);
 8009c16:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d163      	bne.n	8009ce4 <osTimerNew+0xe8>
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d060      	beq.n	8009ce4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8009c22:	2008      	movs	r0, #8
 8009c24:	f003 fa18 	bl	800d058 <pvPortMalloc>
 8009c28:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d059      	beq.n	8009ce4 <osTimerNew+0xe8>
      callb->func = func;
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	68fa      	ldr	r2, [r7, #12]
 8009c34:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8009c3c:	7afb      	ldrb	r3, [r7, #11]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d102      	bne.n	8009c48 <osTimerNew+0x4c>
        reload = pdFALSE;
 8009c42:	2300      	movs	r3, #0
 8009c44:	61fb      	str	r3, [r7, #28]
 8009c46:	e001      	b.n	8009c4c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8009c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c50:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8009c52:	2300      	movs	r3, #0
 8009c54:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d01c      	beq.n	8009c96 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d002      	beq.n	8009c6a <osTimerNew+0x6e>
          name = attr->name;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d006      	beq.n	8009c80 <osTimerNew+0x84>
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	2b2b      	cmp	r3, #43	; 0x2b
 8009c78:	d902      	bls.n	8009c80 <osTimerNew+0x84>
          mem = 1;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	61bb      	str	r3, [r7, #24]
 8009c7e:	e00c      	b.n	8009c9a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d108      	bne.n	8009c9a <osTimerNew+0x9e>
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	68db      	ldr	r3, [r3, #12]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d104      	bne.n	8009c9a <osTimerNew+0x9e>
            mem = 0;
 8009c90:	2300      	movs	r3, #0
 8009c92:	61bb      	str	r3, [r7, #24]
 8009c94:	e001      	b.n	8009c9a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009c96:	2300      	movs	r3, #0
 8009c98:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009c9a:	69bb      	ldr	r3, [r7, #24]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d10c      	bne.n	8009cba <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	4b12      	ldr	r3, [pc, #72]	; (8009cf0 <osTimerNew+0xf4>)
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	69fa      	ldr	r2, [r7, #28]
 8009cae:	2101      	movs	r1, #1
 8009cb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009cb2:	f002 fbe0 	bl	800c476 <xTimerCreateStatic>
 8009cb6:	6238      	str	r0, [r7, #32]
 8009cb8:	e00b      	b.n	8009cd2 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d108      	bne.n	8009cd2 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8009cc0:	4b0b      	ldr	r3, [pc, #44]	; (8009cf0 <osTimerNew+0xf4>)
 8009cc2:	9300      	str	r3, [sp, #0]
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	69fa      	ldr	r2, [r7, #28]
 8009cc8:	2101      	movs	r1, #1
 8009cca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009ccc:	f002 fbb2 	bl	800c434 <xTimerCreate>
 8009cd0:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d105      	bne.n	8009ce4 <osTimerNew+0xe8>
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d002      	beq.n	8009ce4 <osTimerNew+0xe8>
        vPortFree (callb);
 8009cde:	6978      	ldr	r0, [r7, #20]
 8009ce0:	f003 fa86 	bl	800d1f0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009ce4:	6a3b      	ldr	r3, [r7, #32]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3728      	adds	r7, #40	; 0x28
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	08009bd1 	.word	0x08009bd1

08009cf4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b088      	sub	sp, #32
 8009cf8:	af02      	add	r7, sp, #8
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d02:	f3ef 8305 	mrs	r3, IPSR
 8009d06:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d08:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d003      	beq.n	8009d16 <osTimerStart+0x22>
    stat = osErrorISR;
 8009d0e:	f06f 0305 	mvn.w	r3, #5
 8009d12:	617b      	str	r3, [r7, #20]
 8009d14:	e017      	b.n	8009d46 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d103      	bne.n	8009d24 <osTimerStart+0x30>
    stat = osErrorParameter;
 8009d1c:	f06f 0303 	mvn.w	r3, #3
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	e010      	b.n	8009d46 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8009d24:	2300      	movs	r3, #0
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	2300      	movs	r3, #0
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	2104      	movs	r1, #4
 8009d2e:	6938      	ldr	r0, [r7, #16]
 8009d30:	f002 fc1a 	bl	800c568 <xTimerGenericCommand>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d102      	bne.n	8009d40 <osTimerStart+0x4c>
      stat = osOK;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	617b      	str	r3, [r7, #20]
 8009d3e:	e002      	b.n	8009d46 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8009d40:	f06f 0302 	mvn.w	r3, #2
 8009d44:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009d46:	697b      	ldr	r3, [r7, #20]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3718      	adds	r7, #24
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b08a      	sub	sp, #40	; 0x28
 8009d54:	af02      	add	r7, sp, #8
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d60:	f3ef 8305 	mrs	r3, IPSR
 8009d64:	613b      	str	r3, [r7, #16]
  return(result);
 8009d66:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d175      	bne.n	8009e58 <osSemaphoreNew+0x108>
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d072      	beq.n	8009e58 <osSemaphoreNew+0x108>
 8009d72:	68ba      	ldr	r2, [r7, #8]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d86e      	bhi.n	8009e58 <osSemaphoreNew+0x108>
    mem = -1;
 8009d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d015      	beq.n	8009db2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d006      	beq.n	8009d9c <osSemaphoreNew+0x4c>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	2b4f      	cmp	r3, #79	; 0x4f
 8009d94:	d902      	bls.n	8009d9c <osSemaphoreNew+0x4c>
        mem = 1;
 8009d96:	2301      	movs	r3, #1
 8009d98:	61bb      	str	r3, [r7, #24]
 8009d9a:	e00c      	b.n	8009db6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d108      	bne.n	8009db6 <osSemaphoreNew+0x66>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d104      	bne.n	8009db6 <osSemaphoreNew+0x66>
          mem = 0;
 8009dac:	2300      	movs	r3, #0
 8009dae:	61bb      	str	r3, [r7, #24]
 8009db0:	e001      	b.n	8009db6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009db2:	2300      	movs	r3, #0
 8009db4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009db6:	69bb      	ldr	r3, [r7, #24]
 8009db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dbc:	d04c      	beq.n	8009e58 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d128      	bne.n	8009e16 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d10a      	bne.n	8009de0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	2203      	movs	r2, #3
 8009dd0:	9200      	str	r2, [sp, #0]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	2100      	movs	r1, #0
 8009dd6:	2001      	movs	r0, #1
 8009dd8:	f000 fa06 	bl	800a1e8 <xQueueGenericCreateStatic>
 8009ddc:	61f8      	str	r0, [r7, #28]
 8009dde:	e005      	b.n	8009dec <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009de0:	2203      	movs	r2, #3
 8009de2:	2100      	movs	r1, #0
 8009de4:	2001      	movs	r0, #1
 8009de6:	f000 fa77 	bl	800a2d8 <xQueueGenericCreate>
 8009dea:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009dec:	69fb      	ldr	r3, [r7, #28]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d022      	beq.n	8009e38 <osSemaphoreNew+0xe8>
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d01f      	beq.n	8009e38 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009df8:	2300      	movs	r3, #0
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	69f8      	ldr	r0, [r7, #28]
 8009e00:	f000 fb32 	bl	800a468 <xQueueGenericSend>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d016      	beq.n	8009e38 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009e0a:	69f8      	ldr	r0, [r7, #28]
 8009e0c:	f000 feb2 	bl	800ab74 <vQueueDelete>
            hSemaphore = NULL;
 8009e10:	2300      	movs	r3, #0
 8009e12:	61fb      	str	r3, [r7, #28]
 8009e14:	e010      	b.n	8009e38 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009e16:	69bb      	ldr	r3, [r7, #24]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d108      	bne.n	8009e2e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	461a      	mov	r2, r3
 8009e22:	68b9      	ldr	r1, [r7, #8]
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 fab4 	bl	800a392 <xQueueCreateCountingSemaphoreStatic>
 8009e2a:	61f8      	str	r0, [r7, #28]
 8009e2c:	e004      	b.n	8009e38 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009e2e:	68b9      	ldr	r1, [r7, #8]
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 fae5 	bl	800a400 <xQueueCreateCountingSemaphore>
 8009e36:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00c      	beq.n	8009e58 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d003      	beq.n	8009e4c <osSemaphoreNew+0xfc>
          name = attr->name;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	617b      	str	r3, [r7, #20]
 8009e4a:	e001      	b.n	8009e50 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009e50:	6979      	ldr	r1, [r7, #20]
 8009e52:	69f8      	ldr	r0, [r7, #28]
 8009e54:	f000 ffda 	bl	800ae0c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009e58:	69fb      	ldr	r3, [r7, #28]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3720      	adds	r7, #32
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b08a      	sub	sp, #40	; 0x28
 8009e66:	af02      	add	r7, sp, #8
 8009e68:	60f8      	str	r0, [r7, #12]
 8009e6a:	60b9      	str	r1, [r7, #8]
 8009e6c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e72:	f3ef 8305 	mrs	r3, IPSR
 8009e76:	613b      	str	r3, [r7, #16]
  return(result);
 8009e78:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d15f      	bne.n	8009f3e <osMessageQueueNew+0xdc>
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d05c      	beq.n	8009f3e <osMessageQueueNew+0xdc>
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d059      	beq.n	8009f3e <osMessageQueueNew+0xdc>
    mem = -1;
 8009e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d029      	beq.n	8009eea <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d012      	beq.n	8009ec4 <osMessageQueueNew+0x62>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	68db      	ldr	r3, [r3, #12]
 8009ea2:	2b4f      	cmp	r3, #79	; 0x4f
 8009ea4:	d90e      	bls.n	8009ec4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00a      	beq.n	8009ec4 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	695a      	ldr	r2, [r3, #20]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	68b9      	ldr	r1, [r7, #8]
 8009eb6:	fb01 f303 	mul.w	r3, r1, r3
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d302      	bcc.n	8009ec4 <osMessageQueueNew+0x62>
        mem = 1;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	61bb      	str	r3, [r7, #24]
 8009ec2:	e014      	b.n	8009eee <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d110      	bne.n	8009eee <osMessageQueueNew+0x8c>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10c      	bne.n	8009eee <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d108      	bne.n	8009eee <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	695b      	ldr	r3, [r3, #20]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d104      	bne.n	8009eee <osMessageQueueNew+0x8c>
          mem = 0;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	61bb      	str	r3, [r7, #24]
 8009ee8:	e001      	b.n	8009eee <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009eea:	2300      	movs	r3, #0
 8009eec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d10b      	bne.n	8009f0c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	691a      	ldr	r2, [r3, #16]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	2100      	movs	r1, #0
 8009efe:	9100      	str	r1, [sp, #0]
 8009f00:	68b9      	ldr	r1, [r7, #8]
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f000 f970 	bl	800a1e8 <xQueueGenericCreateStatic>
 8009f08:	61f8      	str	r0, [r7, #28]
 8009f0a:	e008      	b.n	8009f1e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009f0c:	69bb      	ldr	r3, [r7, #24]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d105      	bne.n	8009f1e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009f12:	2200      	movs	r2, #0
 8009f14:	68b9      	ldr	r1, [r7, #8]
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f000 f9de 	bl	800a2d8 <xQueueGenericCreate>
 8009f1c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009f1e:	69fb      	ldr	r3, [r7, #28]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00c      	beq.n	8009f3e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d003      	beq.n	8009f32 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	617b      	str	r3, [r7, #20]
 8009f30:	e001      	b.n	8009f36 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009f32:	2300      	movs	r3, #0
 8009f34:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009f36:	6979      	ldr	r1, [r7, #20]
 8009f38:	69f8      	ldr	r0, [r7, #28]
 8009f3a:	f000 ff67 	bl	800ae0c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009f3e:	69fb      	ldr	r3, [r7, #28]
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3720      	adds	r7, #32
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009f48:	b480      	push	{r7}
 8009f4a:	b085      	sub	sp, #20
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	4a07      	ldr	r2, [pc, #28]	; (8009f74 <vApplicationGetIdleTaskMemory+0x2c>)
 8009f58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	4a06      	ldr	r2, [pc, #24]	; (8009f78 <vApplicationGetIdleTaskMemory+0x30>)
 8009f5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2280      	movs	r2, #128	; 0x80
 8009f64:	601a      	str	r2, [r3, #0]
}
 8009f66:	bf00      	nop
 8009f68:	3714      	adds	r7, #20
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	20000838 	.word	0x20000838
 8009f78:	20000894 	.word	0x20000894

08009f7c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009f7c:	b480      	push	{r7}
 8009f7e:	b085      	sub	sp, #20
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	4a07      	ldr	r2, [pc, #28]	; (8009fa8 <vApplicationGetTimerTaskMemory+0x2c>)
 8009f8c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	4a06      	ldr	r2, [pc, #24]	; (8009fac <vApplicationGetTimerTaskMemory+0x30>)
 8009f92:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f9a:	601a      	str	r2, [r3, #0]
}
 8009f9c:	bf00      	nop
 8009f9e:	3714      	adds	r7, #20
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr
 8009fa8:	20000a94 	.word	0x20000a94
 8009fac:	20000af0 	.word	0x20000af0

08009fb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f103 0208 	add.w	r2, r3, #8
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8009fc8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f103 0208 	add.w	r2, r3, #8
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f103 0208 	add.w	r2, r3, #8
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009fe4:	bf00      	nop
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009ffe:	bf00      	nop
 800a000:	370c      	adds	r7, #12
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr

0800a00a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a00a:	b480      	push	{r7}
 800a00c:	b085      	sub	sp, #20
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	683a      	ldr	r2, [r7, #0]
 800a02e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	1c5a      	adds	r2, r3, #1
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	601a      	str	r2, [r3, #0]
}
 800a046:	bf00      	nop
 800a048:	3714      	adds	r7, #20
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a052:	b480      	push	{r7}
 800a054:	b085      	sub	sp, #20
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a068:	d103      	bne.n	800a072 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	691b      	ldr	r3, [r3, #16]
 800a06e:	60fb      	str	r3, [r7, #12]
 800a070:	e00c      	b.n	800a08c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	3308      	adds	r3, #8
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	e002      	b.n	800a080 <vListInsert+0x2e>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	60fb      	str	r3, [r7, #12]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68ba      	ldr	r2, [r7, #8]
 800a088:	429a      	cmp	r2, r3
 800a08a:	d2f6      	bcs.n	800a07a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	683b      	ldr	r3, [r7, #0]
 800a092:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	683a      	ldr	r2, [r7, #0]
 800a09a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	683a      	ldr	r2, [r7, #0]
 800a0a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	1c5a      	adds	r2, r3, #1
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	601a      	str	r2, [r3, #0]
}
 800a0b8:	bf00      	nop
 800a0ba:	3714      	adds	r7, #20
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b085      	sub	sp, #20
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	691b      	ldr	r3, [r3, #16]
 800a0d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	6892      	ldr	r2, [r2, #8]
 800a0da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	687a      	ldr	r2, [r7, #4]
 800a0e2:	6852      	ldr	r2, [r2, #4]
 800a0e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d103      	bne.n	800a0f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	689a      	ldr	r2, [r3, #8]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	1e5a      	subs	r2, r3, #1
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3714      	adds	r7, #20
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr

0800a118 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d10a      	bne.n	800a142 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a130:	f383 8811 	msr	BASEPRI, r3
 800a134:	f3bf 8f6f 	isb	sy
 800a138:	f3bf 8f4f 	dsb	sy
 800a13c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a13e:	bf00      	nop
 800a140:	e7fe      	b.n	800a140 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a142:	f002 fe67 	bl	800ce14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a14e:	68f9      	ldr	r1, [r7, #12]
 800a150:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a152:	fb01 f303 	mul.w	r3, r1, r3
 800a156:	441a      	add	r2, r3
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2200      	movs	r2, #0
 800a160:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681a      	ldr	r2, [r3, #0]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a172:	3b01      	subs	r3, #1
 800a174:	68f9      	ldr	r1, [r7, #12]
 800a176:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a178:	fb01 f303 	mul.w	r3, r1, r3
 800a17c:	441a      	add	r2, r3
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	22ff      	movs	r2, #255	; 0xff
 800a186:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	22ff      	movs	r2, #255	; 0xff
 800a18e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d114      	bne.n	800a1c2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d01a      	beq.n	800a1d6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	3310      	adds	r3, #16
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f001 fb2b 	bl	800b800 <xTaskRemoveFromEventList>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d012      	beq.n	800a1d6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a1b0:	4b0c      	ldr	r3, [pc, #48]	; (800a1e4 <xQueueGenericReset+0xcc>)
 800a1b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1b6:	601a      	str	r2, [r3, #0]
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	f3bf 8f6f 	isb	sy
 800a1c0:	e009      	b.n	800a1d6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	3310      	adds	r3, #16
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f7ff fef2 	bl	8009fb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	3324      	adds	r3, #36	; 0x24
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f7ff feed 	bl	8009fb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a1d6:	f002 fe4d 	bl	800ce74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a1da:	2301      	movs	r3, #1
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	e000ed04 	.word	0xe000ed04

0800a1e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b08e      	sub	sp, #56	; 0x38
 800a1ec:	af02      	add	r7, sp, #8
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	607a      	str	r2, [r7, #4]
 800a1f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10a      	bne.n	800a212 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a200:	f383 8811 	msr	BASEPRI, r3
 800a204:	f3bf 8f6f 	isb	sy
 800a208:	f3bf 8f4f 	dsb	sy
 800a20c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a20e:	bf00      	nop
 800a210:	e7fe      	b.n	800a210 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d10a      	bne.n	800a22e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a22a:	bf00      	nop
 800a22c:	e7fe      	b.n	800a22c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <xQueueGenericCreateStatic+0x52>
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d001      	beq.n	800a23e <xQueueGenericCreateStatic+0x56>
 800a23a:	2301      	movs	r3, #1
 800a23c:	e000      	b.n	800a240 <xQueueGenericCreateStatic+0x58>
 800a23e:	2300      	movs	r3, #0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10a      	bne.n	800a25a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	623b      	str	r3, [r7, #32]
}
 800a256:	bf00      	nop
 800a258:	e7fe      	b.n	800a258 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d102      	bne.n	800a266 <xQueueGenericCreateStatic+0x7e>
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d101      	bne.n	800a26a <xQueueGenericCreateStatic+0x82>
 800a266:	2301      	movs	r3, #1
 800a268:	e000      	b.n	800a26c <xQueueGenericCreateStatic+0x84>
 800a26a:	2300      	movs	r3, #0
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d10a      	bne.n	800a286 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	61fb      	str	r3, [r7, #28]
}
 800a282:	bf00      	nop
 800a284:	e7fe      	b.n	800a284 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a286:	2350      	movs	r3, #80	; 0x50
 800a288:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	2b50      	cmp	r3, #80	; 0x50
 800a28e:	d00a      	beq.n	800a2a6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a294:	f383 8811 	msr	BASEPRI, r3
 800a298:	f3bf 8f6f 	isb	sy
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	61bb      	str	r3, [r7, #24]
}
 800a2a2:	bf00      	nop
 800a2a4:	e7fe      	b.n	800a2a4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a2a6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00d      	beq.n	800a2ce <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a2b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a2ba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c0:	9300      	str	r3, [sp, #0]
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	687a      	ldr	r2, [r7, #4]
 800a2c6:	68b9      	ldr	r1, [r7, #8]
 800a2c8:	68f8      	ldr	r0, [r7, #12]
 800a2ca:	f000 f83f 	bl	800a34c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3730      	adds	r7, #48	; 0x30
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b08a      	sub	sp, #40	; 0x28
 800a2dc:	af02      	add	r7, sp, #8
 800a2de:	60f8      	str	r0, [r7, #12]
 800a2e0:	60b9      	str	r1, [r7, #8]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10a      	bne.n	800a302 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f0:	f383 8811 	msr	BASEPRI, r3
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	613b      	str	r3, [r7, #16]
}
 800a2fe:	bf00      	nop
 800a300:	e7fe      	b.n	800a300 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	68ba      	ldr	r2, [r7, #8]
 800a306:	fb02 f303 	mul.w	r3, r2, r3
 800a30a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a30c:	69fb      	ldr	r3, [r7, #28]
 800a30e:	3350      	adds	r3, #80	; 0x50
 800a310:	4618      	mov	r0, r3
 800a312:	f002 fea1 	bl	800d058 <pvPortMalloc>
 800a316:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a318:	69bb      	ldr	r3, [r7, #24]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d011      	beq.n	800a342 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	3350      	adds	r3, #80	; 0x50
 800a326:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a330:	79fa      	ldrb	r2, [r7, #7]
 800a332:	69bb      	ldr	r3, [r7, #24]
 800a334:	9300      	str	r3, [sp, #0]
 800a336:	4613      	mov	r3, r2
 800a338:	697a      	ldr	r2, [r7, #20]
 800a33a:	68b9      	ldr	r1, [r7, #8]
 800a33c:	68f8      	ldr	r0, [r7, #12]
 800a33e:	f000 f805 	bl	800a34c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a342:	69bb      	ldr	r3, [r7, #24]
	}
 800a344:	4618      	mov	r0, r3
 800a346:	3720      	adds	r7, #32
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	607a      	str	r2, [r7, #4]
 800a358:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d103      	bne.n	800a368 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	69ba      	ldr	r2, [r7, #24]
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	e002      	b.n	800a36e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	68fa      	ldr	r2, [r7, #12]
 800a372:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a37a:	2101      	movs	r1, #1
 800a37c:	69b8      	ldr	r0, [r7, #24]
 800a37e:	f7ff fecb 	bl	800a118 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a382:	69bb      	ldr	r3, [r7, #24]
 800a384:	78fa      	ldrb	r2, [r7, #3]
 800a386:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a38a:	bf00      	nop
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a392:	b580      	push	{r7, lr}
 800a394:	b08a      	sub	sp, #40	; 0x28
 800a396:	af02      	add	r7, sp, #8
 800a398:	60f8      	str	r0, [r7, #12]
 800a39a:	60b9      	str	r1, [r7, #8]
 800a39c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d10a      	bne.n	800a3ba <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a3a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a8:	f383 8811 	msr	BASEPRI, r3
 800a3ac:	f3bf 8f6f 	isb	sy
 800a3b0:	f3bf 8f4f 	dsb	sy
 800a3b4:	61bb      	str	r3, [r7, #24]
}
 800a3b6:	bf00      	nop
 800a3b8:	e7fe      	b.n	800a3b8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d90a      	bls.n	800a3d8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c6:	f383 8811 	msr	BASEPRI, r3
 800a3ca:	f3bf 8f6f 	isb	sy
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	617b      	str	r3, [r7, #20]
}
 800a3d4:	bf00      	nop
 800a3d6:	e7fe      	b.n	800a3d6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a3d8:	2302      	movs	r3, #2
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	2100      	movs	r1, #0
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7ff ff00 	bl	800a1e8 <xQueueGenericCreateStatic>
 800a3e8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d002      	beq.n	800a3f6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	68ba      	ldr	r2, [r7, #8]
 800a3f4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a3f6:	69fb      	ldr	r3, [r7, #28]
	}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3720      	adds	r7, #32
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a400:	b580      	push	{r7, lr}
 800a402:	b086      	sub	sp, #24
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10a      	bne.n	800a426 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	613b      	str	r3, [r7, #16]
}
 800a422:	bf00      	nop
 800a424:	e7fe      	b.n	800a424 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d90a      	bls.n	800a444 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	60fb      	str	r3, [r7, #12]
}
 800a440:	bf00      	nop
 800a442:	e7fe      	b.n	800a442 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a444:	2202      	movs	r2, #2
 800a446:	2100      	movs	r1, #0
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f7ff ff45 	bl	800a2d8 <xQueueGenericCreate>
 800a44e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d002      	beq.n	800a45c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	683a      	ldr	r2, [r7, #0]
 800a45a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a45c:	697b      	ldr	r3, [r7, #20]
	}
 800a45e:	4618      	mov	r0, r3
 800a460:	3718      	adds	r7, #24
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
	...

0800a468 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b08e      	sub	sp, #56	; 0x38
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	607a      	str	r2, [r7, #4]
 800a474:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a476:	2300      	movs	r3, #0
 800a478:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10a      	bne.n	800a49a <xQueueGenericSend+0x32>
	__asm volatile
 800a484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a488:	f383 8811 	msr	BASEPRI, r3
 800a48c:	f3bf 8f6f 	isb	sy
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a496:	bf00      	nop
 800a498:	e7fe      	b.n	800a498 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a49a:	68bb      	ldr	r3, [r7, #8]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d103      	bne.n	800a4a8 <xQueueGenericSend+0x40>
 800a4a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <xQueueGenericSend+0x44>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e000      	b.n	800a4ae <xQueueGenericSend+0x46>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d10a      	bne.n	800a4c8 <xQueueGenericSend+0x60>
	__asm volatile
 800a4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b6:	f383 8811 	msr	BASEPRI, r3
 800a4ba:	f3bf 8f6f 	isb	sy
 800a4be:	f3bf 8f4f 	dsb	sy
 800a4c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a4c4:	bf00      	nop
 800a4c6:	e7fe      	b.n	800a4c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	d103      	bne.n	800a4d6 <xQueueGenericSend+0x6e>
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d101      	bne.n	800a4da <xQueueGenericSend+0x72>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e000      	b.n	800a4dc <xQueueGenericSend+0x74>
 800a4da:	2300      	movs	r3, #0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10a      	bne.n	800a4f6 <xQueueGenericSend+0x8e>
	__asm volatile
 800a4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e4:	f383 8811 	msr	BASEPRI, r3
 800a4e8:	f3bf 8f6f 	isb	sy
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	623b      	str	r3, [r7, #32]
}
 800a4f2:	bf00      	nop
 800a4f4:	e7fe      	b.n	800a4f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a4f6:	f001 fb41 	bl	800bb7c <xTaskGetSchedulerState>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d102      	bne.n	800a506 <xQueueGenericSend+0x9e>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d101      	bne.n	800a50a <xQueueGenericSend+0xa2>
 800a506:	2301      	movs	r3, #1
 800a508:	e000      	b.n	800a50c <xQueueGenericSend+0xa4>
 800a50a:	2300      	movs	r3, #0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d10a      	bne.n	800a526 <xQueueGenericSend+0xbe>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a514:	f383 8811 	msr	BASEPRI, r3
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	61fb      	str	r3, [r7, #28]
}
 800a522:	bf00      	nop
 800a524:	e7fe      	b.n	800a524 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a526:	f002 fc75 	bl	800ce14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a52e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a532:	429a      	cmp	r2, r3
 800a534:	d302      	bcc.n	800a53c <xQueueGenericSend+0xd4>
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	2b02      	cmp	r3, #2
 800a53a:	d129      	bne.n	800a590 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a53c:	683a      	ldr	r2, [r7, #0]
 800a53e:	68b9      	ldr	r1, [r7, #8]
 800a540:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a542:	f000 fb52 	bl	800abea <prvCopyDataToQueue>
 800a546:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a54a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d010      	beq.n	800a572 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a552:	3324      	adds	r3, #36	; 0x24
 800a554:	4618      	mov	r0, r3
 800a556:	f001 f953 	bl	800b800 <xTaskRemoveFromEventList>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d013      	beq.n	800a588 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a560:	4b3f      	ldr	r3, [pc, #252]	; (800a660 <xQueueGenericSend+0x1f8>)
 800a562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a566:	601a      	str	r2, [r3, #0]
 800a568:	f3bf 8f4f 	dsb	sy
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	e00a      	b.n	800a588 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a574:	2b00      	cmp	r3, #0
 800a576:	d007      	beq.n	800a588 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a578:	4b39      	ldr	r3, [pc, #228]	; (800a660 <xQueueGenericSend+0x1f8>)
 800a57a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a57e:	601a      	str	r2, [r3, #0]
 800a580:	f3bf 8f4f 	dsb	sy
 800a584:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a588:	f002 fc74 	bl	800ce74 <vPortExitCritical>
				return pdPASS;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e063      	b.n	800a658 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d103      	bne.n	800a59e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a596:	f002 fc6d 	bl	800ce74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a59a:	2300      	movs	r3, #0
 800a59c:	e05c      	b.n	800a658 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a59e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d106      	bne.n	800a5b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a5a4:	f107 0314 	add.w	r3, r7, #20
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f001 f98d 	bl	800b8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a5b2:	f002 fc5f 	bl	800ce74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a5b6:	f000 feed 	bl	800b394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a5ba:	f002 fc2b 	bl	800ce14 <vPortEnterCritical>
 800a5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5c4:	b25b      	sxtb	r3, r3
 800a5c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5ca:	d103      	bne.n	800a5d4 <xQueueGenericSend+0x16c>
 800a5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5da:	b25b      	sxtb	r3, r3
 800a5dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e0:	d103      	bne.n	800a5ea <xQueueGenericSend+0x182>
 800a5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a5ea:	f002 fc43 	bl	800ce74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a5ee:	1d3a      	adds	r2, r7, #4
 800a5f0:	f107 0314 	add.w	r3, r7, #20
 800a5f4:	4611      	mov	r1, r2
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f001 f97c 	bl	800b8f4 <xTaskCheckForTimeOut>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d124      	bne.n	800a64c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a602:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a604:	f000 fbe9 	bl	800adda <prvIsQueueFull>
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d018      	beq.n	800a640 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a610:	3310      	adds	r3, #16
 800a612:	687a      	ldr	r2, [r7, #4]
 800a614:	4611      	mov	r1, r2
 800a616:	4618      	mov	r0, r3
 800a618:	f001 f8a2 	bl	800b760 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a61c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a61e:	f000 fb74 	bl	800ad0a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a622:	f000 fec5 	bl	800b3b0 <xTaskResumeAll>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f47f af7c 	bne.w	800a526 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a62e:	4b0c      	ldr	r3, [pc, #48]	; (800a660 <xQueueGenericSend+0x1f8>)
 800a630:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a634:	601a      	str	r2, [r3, #0]
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	e772      	b.n	800a526 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a640:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a642:	f000 fb62 	bl	800ad0a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a646:	f000 feb3 	bl	800b3b0 <xTaskResumeAll>
 800a64a:	e76c      	b.n	800a526 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a64c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a64e:	f000 fb5c 	bl	800ad0a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a652:	f000 fead 	bl	800b3b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a656:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3738      	adds	r7, #56	; 0x38
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}
 800a660:	e000ed04 	.word	0xe000ed04

0800a664 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b090      	sub	sp, #64	; 0x40
 800a668:	af00      	add	r7, sp, #0
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	60b9      	str	r1, [r7, #8]
 800a66e:	607a      	str	r2, [r7, #4]
 800a670:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d10a      	bne.n	800a692 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a68e:	bf00      	nop
 800a690:	e7fe      	b.n	800a690 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d103      	bne.n	800a6a0 <xQueueGenericSendFromISR+0x3c>
 800a698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d101      	bne.n	800a6a4 <xQueueGenericSendFromISR+0x40>
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e000      	b.n	800a6a6 <xQueueGenericSendFromISR+0x42>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d10a      	bne.n	800a6c0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a6bc:	bf00      	nop
 800a6be:	e7fe      	b.n	800a6be <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	2b02      	cmp	r3, #2
 800a6c4:	d103      	bne.n	800a6ce <xQueueGenericSendFromISR+0x6a>
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d101      	bne.n	800a6d2 <xQueueGenericSendFromISR+0x6e>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	e000      	b.n	800a6d4 <xQueueGenericSendFromISR+0x70>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d10a      	bne.n	800a6ee <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6dc:	f383 8811 	msr	BASEPRI, r3
 800a6e0:	f3bf 8f6f 	isb	sy
 800a6e4:	f3bf 8f4f 	dsb	sy
 800a6e8:	623b      	str	r3, [r7, #32]
}
 800a6ea:	bf00      	nop
 800a6ec:	e7fe      	b.n	800a6ec <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a6ee:	f002 fc73 	bl	800cfd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a6f2:	f3ef 8211 	mrs	r2, BASEPRI
 800a6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	61fa      	str	r2, [r7, #28]
 800a708:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a70a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a70c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a70e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a710:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a716:	429a      	cmp	r2, r3
 800a718:	d302      	bcc.n	800a720 <xQueueGenericSendFromISR+0xbc>
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	2b02      	cmp	r3, #2
 800a71e:	d12f      	bne.n	800a780 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a726:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a72e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a730:	683a      	ldr	r2, [r7, #0]
 800a732:	68b9      	ldr	r1, [r7, #8]
 800a734:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a736:	f000 fa58 	bl	800abea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a73a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a742:	d112      	bne.n	800a76a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d016      	beq.n	800a77a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a74c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a74e:	3324      	adds	r3, #36	; 0x24
 800a750:	4618      	mov	r0, r3
 800a752:	f001 f855 	bl	800b800 <xTaskRemoveFromEventList>
 800a756:	4603      	mov	r3, r0
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d00e      	beq.n	800a77a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00b      	beq.n	800a77a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2201      	movs	r2, #1
 800a766:	601a      	str	r2, [r3, #0]
 800a768:	e007      	b.n	800a77a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a76a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a76e:	3301      	adds	r3, #1
 800a770:	b2db      	uxtb	r3, r3
 800a772:	b25a      	sxtb	r2, r3
 800a774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a776:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a77a:	2301      	movs	r3, #1
 800a77c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a77e:	e001      	b.n	800a784 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a780:	2300      	movs	r3, #0
 800a782:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a786:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a78e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a792:	4618      	mov	r0, r3
 800a794:	3740      	adds	r7, #64	; 0x40
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
	...

0800a79c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b08c      	sub	sp, #48	; 0x30
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	60f8      	str	r0, [r7, #12]
 800a7a4:	60b9      	str	r1, [r7, #8]
 800a7a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a7b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d10a      	bne.n	800a7cc <xQueueReceive+0x30>
	__asm volatile
 800a7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ba:	f383 8811 	msr	BASEPRI, r3
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	623b      	str	r3, [r7, #32]
}
 800a7c8:	bf00      	nop
 800a7ca:	e7fe      	b.n	800a7ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d103      	bne.n	800a7da <xQueueReceive+0x3e>
 800a7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d101      	bne.n	800a7de <xQueueReceive+0x42>
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e000      	b.n	800a7e0 <xQueueReceive+0x44>
 800a7de:	2300      	movs	r3, #0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d10a      	bne.n	800a7fa <xQueueReceive+0x5e>
	__asm volatile
 800a7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7e8:	f383 8811 	msr	BASEPRI, r3
 800a7ec:	f3bf 8f6f 	isb	sy
 800a7f0:	f3bf 8f4f 	dsb	sy
 800a7f4:	61fb      	str	r3, [r7, #28]
}
 800a7f6:	bf00      	nop
 800a7f8:	e7fe      	b.n	800a7f8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7fa:	f001 f9bf 	bl	800bb7c <xTaskGetSchedulerState>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d102      	bne.n	800a80a <xQueueReceive+0x6e>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d101      	bne.n	800a80e <xQueueReceive+0x72>
 800a80a:	2301      	movs	r3, #1
 800a80c:	e000      	b.n	800a810 <xQueueReceive+0x74>
 800a80e:	2300      	movs	r3, #0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10a      	bne.n	800a82a <xQueueReceive+0x8e>
	__asm volatile
 800a814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a818:	f383 8811 	msr	BASEPRI, r3
 800a81c:	f3bf 8f6f 	isb	sy
 800a820:	f3bf 8f4f 	dsb	sy
 800a824:	61bb      	str	r3, [r7, #24]
}
 800a826:	bf00      	nop
 800a828:	e7fe      	b.n	800a828 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a82a:	f002 faf3 	bl	800ce14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a832:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a836:	2b00      	cmp	r3, #0
 800a838:	d01f      	beq.n	800a87a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a83a:	68b9      	ldr	r1, [r7, #8]
 800a83c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a83e:	f000 fa3e 	bl	800acbe <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a844:	1e5a      	subs	r2, r3, #1
 800a846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a848:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a84a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84c:	691b      	ldr	r3, [r3, #16]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d00f      	beq.n	800a872 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a854:	3310      	adds	r3, #16
 800a856:	4618      	mov	r0, r3
 800a858:	f000 ffd2 	bl	800b800 <xTaskRemoveFromEventList>
 800a85c:	4603      	mov	r3, r0
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d007      	beq.n	800a872 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a862:	4b3d      	ldr	r3, [pc, #244]	; (800a958 <xQueueReceive+0x1bc>)
 800a864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a868:	601a      	str	r2, [r3, #0]
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a872:	f002 faff 	bl	800ce74 <vPortExitCritical>
				return pdPASS;
 800a876:	2301      	movs	r3, #1
 800a878:	e069      	b.n	800a94e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d103      	bne.n	800a888 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a880:	f002 faf8 	bl	800ce74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a884:	2300      	movs	r3, #0
 800a886:	e062      	b.n	800a94e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d106      	bne.n	800a89c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a88e:	f107 0310 	add.w	r3, r7, #16
 800a892:	4618      	mov	r0, r3
 800a894:	f001 f818 	bl	800b8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a898:	2301      	movs	r3, #1
 800a89a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a89c:	f002 faea 	bl	800ce74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8a0:	f000 fd78 	bl	800b394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8a4:	f002 fab6 	bl	800ce14 <vPortEnterCritical>
 800a8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8ae:	b25b      	sxtb	r3, r3
 800a8b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b4:	d103      	bne.n	800a8be <xQueueReceive+0x122>
 800a8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8c4:	b25b      	sxtb	r3, r3
 800a8c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ca:	d103      	bne.n	800a8d4 <xQueueReceive+0x138>
 800a8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a8d4:	f002 face 	bl	800ce74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8d8:	1d3a      	adds	r2, r7, #4
 800a8da:	f107 0310 	add.w	r3, r7, #16
 800a8de:	4611      	mov	r1, r2
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f001 f807 	bl	800b8f4 <xTaskCheckForTimeOut>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d123      	bne.n	800a934 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8ee:	f000 fa5e 	bl	800adae <prvIsQueueEmpty>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d017      	beq.n	800a928 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8fa:	3324      	adds	r3, #36	; 0x24
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	4611      	mov	r1, r2
 800a900:	4618      	mov	r0, r3
 800a902:	f000 ff2d 	bl	800b760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a906:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a908:	f000 f9ff 	bl	800ad0a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a90c:	f000 fd50 	bl	800b3b0 <xTaskResumeAll>
 800a910:	4603      	mov	r3, r0
 800a912:	2b00      	cmp	r3, #0
 800a914:	d189      	bne.n	800a82a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a916:	4b10      	ldr	r3, [pc, #64]	; (800a958 <xQueueReceive+0x1bc>)
 800a918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a91c:	601a      	str	r2, [r3, #0]
 800a91e:	f3bf 8f4f 	dsb	sy
 800a922:	f3bf 8f6f 	isb	sy
 800a926:	e780      	b.n	800a82a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a928:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a92a:	f000 f9ee 	bl	800ad0a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a92e:	f000 fd3f 	bl	800b3b0 <xTaskResumeAll>
 800a932:	e77a      	b.n	800a82a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a934:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a936:	f000 f9e8 	bl	800ad0a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a93a:	f000 fd39 	bl	800b3b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a93e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a940:	f000 fa35 	bl	800adae <prvIsQueueEmpty>
 800a944:	4603      	mov	r3, r0
 800a946:	2b00      	cmp	r3, #0
 800a948:	f43f af6f 	beq.w	800a82a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a94c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3730      	adds	r7, #48	; 0x30
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	e000ed04 	.word	0xe000ed04

0800a95c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b08e      	sub	sp, #56	; 0x38
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a966:	2300      	movs	r3, #0
 800a968:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a96e:	2300      	movs	r3, #0
 800a970:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a974:	2b00      	cmp	r3, #0
 800a976:	d10a      	bne.n	800a98e <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	623b      	str	r3, [r7, #32]
}
 800a98a:	bf00      	nop
 800a98c:	e7fe      	b.n	800a98c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a98e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00a      	beq.n	800a9ac <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	61fb      	str	r3, [r7, #28]
}
 800a9a8:	bf00      	nop
 800a9aa:	e7fe      	b.n	800a9aa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9ac:	f001 f8e6 	bl	800bb7c <xTaskGetSchedulerState>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d102      	bne.n	800a9bc <xQueueSemaphoreTake+0x60>
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d101      	bne.n	800a9c0 <xQueueSemaphoreTake+0x64>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	e000      	b.n	800a9c2 <xQueueSemaphoreTake+0x66>
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d10a      	bne.n	800a9dc <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	61bb      	str	r3, [r7, #24]
}
 800a9d8:	bf00      	nop
 800a9da:	e7fe      	b.n	800a9da <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9dc:	f002 fa1a 	bl	800ce14 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a9e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9e4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d024      	beq.n	800aa36 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ee:	1e5a      	subs	r2, r3, #1
 800a9f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9f2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d104      	bne.n	800aa06 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a9fc:	f001 fa34 	bl	800be68 <pvTaskIncrementMutexHeldCount>
 800aa00:	4602      	mov	r2, r0
 800aa02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa04:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00f      	beq.n	800aa2e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa10:	3310      	adds	r3, #16
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 fef4 	bl	800b800 <xTaskRemoveFromEventList>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d007      	beq.n	800aa2e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa1e:	4b54      	ldr	r3, [pc, #336]	; (800ab70 <xQueueSemaphoreTake+0x214>)
 800aa20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa24:	601a      	str	r2, [r3, #0]
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa2e:	f002 fa21 	bl	800ce74 <vPortExitCritical>
				return pdPASS;
 800aa32:	2301      	movs	r3, #1
 800aa34:	e097      	b.n	800ab66 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d111      	bne.n	800aa60 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800aa3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00a      	beq.n	800aa58 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800aa42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa46:	f383 8811 	msr	BASEPRI, r3
 800aa4a:	f3bf 8f6f 	isb	sy
 800aa4e:	f3bf 8f4f 	dsb	sy
 800aa52:	617b      	str	r3, [r7, #20]
}
 800aa54:	bf00      	nop
 800aa56:	e7fe      	b.n	800aa56 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800aa58:	f002 fa0c 	bl	800ce74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	e082      	b.n	800ab66 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d106      	bne.n	800aa74 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa66:	f107 030c 	add.w	r3, r7, #12
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f000 ff2c 	bl	800b8c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa70:	2301      	movs	r3, #1
 800aa72:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa74:	f002 f9fe 	bl	800ce74 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa78:	f000 fc8c 	bl	800b394 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa7c:	f002 f9ca 	bl	800ce14 <vPortEnterCritical>
 800aa80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa86:	b25b      	sxtb	r3, r3
 800aa88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa8c:	d103      	bne.n	800aa96 <xQueueSemaphoreTake+0x13a>
 800aa8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa90:	2200      	movs	r2, #0
 800aa92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa9c:	b25b      	sxtb	r3, r3
 800aa9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaa2:	d103      	bne.n	800aaac <xQueueSemaphoreTake+0x150>
 800aaa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aaac:	f002 f9e2 	bl	800ce74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aab0:	463a      	mov	r2, r7
 800aab2:	f107 030c 	add.w	r3, r7, #12
 800aab6:	4611      	mov	r1, r2
 800aab8:	4618      	mov	r0, r3
 800aaba:	f000 ff1b 	bl	800b8f4 <xTaskCheckForTimeOut>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d132      	bne.n	800ab2a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aac4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aac6:	f000 f972 	bl	800adae <prvIsQueueEmpty>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d026      	beq.n	800ab1e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d109      	bne.n	800aaec <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800aad8:	f002 f99c 	bl	800ce14 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aadc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	4618      	mov	r0, r3
 800aae2:	f001 f869 	bl	800bbb8 <xTaskPriorityInherit>
 800aae6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aae8:	f002 f9c4 	bl	800ce74 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aaec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaee:	3324      	adds	r3, #36	; 0x24
 800aaf0:	683a      	ldr	r2, [r7, #0]
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f000 fe33 	bl	800b760 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aafa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aafc:	f000 f905 	bl	800ad0a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab00:	f000 fc56 	bl	800b3b0 <xTaskResumeAll>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f47f af68 	bne.w	800a9dc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800ab0c:	4b18      	ldr	r3, [pc, #96]	; (800ab70 <xQueueSemaphoreTake+0x214>)
 800ab0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab12:	601a      	str	r2, [r3, #0]
 800ab14:	f3bf 8f4f 	dsb	sy
 800ab18:	f3bf 8f6f 	isb	sy
 800ab1c:	e75e      	b.n	800a9dc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ab1e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ab20:	f000 f8f3 	bl	800ad0a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab24:	f000 fc44 	bl	800b3b0 <xTaskResumeAll>
 800ab28:	e758      	b.n	800a9dc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ab2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ab2c:	f000 f8ed 	bl	800ad0a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab30:	f000 fc3e 	bl	800b3b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ab36:	f000 f93a 	bl	800adae <prvIsQueueEmpty>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f43f af4d 	beq.w	800a9dc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00d      	beq.n	800ab64 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800ab48:	f002 f964 	bl	800ce14 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ab4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ab4e:	f000 f834 	bl	800abba <prvGetDisinheritPriorityAfterTimeout>
 800ab52:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ab54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f001 f902 	bl	800bd64 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ab60:	f002 f988 	bl	800ce74 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3738      	adds	r7, #56	; 0x38
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	e000ed04 	.word	0xe000ed04

0800ab74 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d10a      	bne.n	800ab9c <vQueueDelete+0x28>
	__asm volatile
 800ab86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	60bb      	str	r3, [r7, #8]
}
 800ab98:	bf00      	nop
 800ab9a:	e7fe      	b.n	800ab9a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	f000 f95f 	bl	800ae60 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d102      	bne.n	800abb2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800abac:	68f8      	ldr	r0, [r7, #12]
 800abae:	f002 fb1f 	bl	800d1f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800abb2:	bf00      	nop
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800abba:	b480      	push	{r7}
 800abbc:	b085      	sub	sp, #20
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d006      	beq.n	800abd8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800abd4:	60fb      	str	r3, [r7, #12]
 800abd6:	e001      	b.n	800abdc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800abd8:	2300      	movs	r3, #0
 800abda:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800abdc:	68fb      	ldr	r3, [r7, #12]
	}
 800abde:	4618      	mov	r0, r3
 800abe0:	3714      	adds	r7, #20
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr

0800abea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b086      	sub	sp, #24
 800abee:	af00      	add	r7, sp, #0
 800abf0:	60f8      	str	r0, [r7, #12]
 800abf2:	60b9      	str	r1, [r7, #8]
 800abf4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800abf6:	2300      	movs	r3, #0
 800abf8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abfe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d10d      	bne.n	800ac24 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d14d      	bne.n	800acac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	4618      	mov	r0, r3
 800ac16:	f001 f837 	bl	800bc88 <xTaskPriorityDisinherit>
 800ac1a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	609a      	str	r2, [r3, #8]
 800ac22:	e043      	b.n	800acac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d119      	bne.n	800ac5e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6858      	ldr	r0, [r3, #4]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac32:	461a      	mov	r2, r3
 800ac34:	68b9      	ldr	r1, [r7, #8]
 800ac36:	f004 f9b5 	bl	800efa4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	685a      	ldr	r2, [r3, #4]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac42:	441a      	add	r2, r3
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	685a      	ldr	r2, [r3, #4]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d32b      	bcc.n	800acac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681a      	ldr	r2, [r3, #0]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	605a      	str	r2, [r3, #4]
 800ac5c:	e026      	b.n	800acac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	68d8      	ldr	r0, [r3, #12]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac66:	461a      	mov	r2, r3
 800ac68:	68b9      	ldr	r1, [r7, #8]
 800ac6a:	f004 f99b 	bl	800efa4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	68da      	ldr	r2, [r3, #12]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac76:	425b      	negs	r3, r3
 800ac78:	441a      	add	r2, r3
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	68da      	ldr	r2, [r3, #12]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d207      	bcs.n	800ac9a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	689a      	ldr	r2, [r3, #8]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac92:	425b      	negs	r3, r3
 800ac94:	441a      	add	r2, r3
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d105      	bne.n	800acac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d002      	beq.n	800acac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	3b01      	subs	r3, #1
 800acaa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	1c5a      	adds	r2, r3, #1
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800acb4:	697b      	ldr	r3, [r7, #20]
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3718      	adds	r7, #24
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}

0800acbe <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b082      	sub	sp, #8
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	6078      	str	r0, [r7, #4]
 800acc6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800accc:	2b00      	cmp	r3, #0
 800acce:	d018      	beq.n	800ad02 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	68da      	ldr	r2, [r3, #12]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd8:	441a      	add	r2, r3
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	68da      	ldr	r2, [r3, #12]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d303      	bcc.n	800acf2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68d9      	ldr	r1, [r3, #12]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfa:	461a      	mov	r2, r3
 800acfc:	6838      	ldr	r0, [r7, #0]
 800acfe:	f004 f951 	bl	800efa4 <memcpy>
	}
}
 800ad02:	bf00      	nop
 800ad04:	3708      	adds	r7, #8
 800ad06:	46bd      	mov	sp, r7
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad0a:	b580      	push	{r7, lr}
 800ad0c:	b084      	sub	sp, #16
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad12:	f002 f87f 	bl	800ce14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad1c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad1e:	e011      	b.n	800ad44 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d012      	beq.n	800ad4e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	3324      	adds	r3, #36	; 0x24
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f000 fd67 	bl	800b800 <xTaskRemoveFromEventList>
 800ad32:	4603      	mov	r3, r0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d001      	beq.n	800ad3c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad38:	f000 fe3e 	bl	800b9b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad3c:	7bfb      	ldrb	r3, [r7, #15]
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	dce9      	bgt.n	800ad20 <prvUnlockQueue+0x16>
 800ad4c:	e000      	b.n	800ad50 <prvUnlockQueue+0x46>
					break;
 800ad4e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	22ff      	movs	r2, #255	; 0xff
 800ad54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ad58:	f002 f88c 	bl	800ce74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ad5c:	f002 f85a 	bl	800ce14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ad66:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad68:	e011      	b.n	800ad8e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d012      	beq.n	800ad98 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	3310      	adds	r3, #16
 800ad76:	4618      	mov	r0, r3
 800ad78:	f000 fd42 	bl	800b800 <xTaskRemoveFromEventList>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d001      	beq.n	800ad86 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ad82:	f000 fe19 	bl	800b9b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ad86:	7bbb      	ldrb	r3, [r7, #14]
 800ad88:	3b01      	subs	r3, #1
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	dce9      	bgt.n	800ad6a <prvUnlockQueue+0x60>
 800ad96:	e000      	b.n	800ad9a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ad98:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	22ff      	movs	r2, #255	; 0xff
 800ad9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ada2:	f002 f867 	bl	800ce74 <vPortExitCritical>
}
 800ada6:	bf00      	nop
 800ada8:	3710      	adds	r7, #16
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}

0800adae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800adae:	b580      	push	{r7, lr}
 800adb0:	b084      	sub	sp, #16
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800adb6:	f002 f82d 	bl	800ce14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d102      	bne.n	800adc8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800adc2:	2301      	movs	r3, #1
 800adc4:	60fb      	str	r3, [r7, #12]
 800adc6:	e001      	b.n	800adcc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800adc8:	2300      	movs	r3, #0
 800adca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adcc:	f002 f852 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800add0:	68fb      	ldr	r3, [r7, #12]
}
 800add2:	4618      	mov	r0, r3
 800add4:	3710      	adds	r7, #16
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b084      	sub	sp, #16
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ade2:	f002 f817 	bl	800ce14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adee:	429a      	cmp	r2, r3
 800adf0:	d102      	bne.n	800adf8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800adf2:	2301      	movs	r3, #1
 800adf4:	60fb      	str	r3, [r7, #12]
 800adf6:	e001      	b.n	800adfc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800adf8:	2300      	movs	r3, #0
 800adfa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adfc:	f002 f83a 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800ae00:	68fb      	ldr	r3, [r7, #12]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b085      	sub	sp, #20
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae16:	2300      	movs	r3, #0
 800ae18:	60fb      	str	r3, [r7, #12]
 800ae1a:	e014      	b.n	800ae46 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ae1c:	4a0f      	ldr	r2, [pc, #60]	; (800ae5c <vQueueAddToRegistry+0x50>)
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d10b      	bne.n	800ae40 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ae28:	490c      	ldr	r1, [pc, #48]	; (800ae5c <vQueueAddToRegistry+0x50>)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ae32:	4a0a      	ldr	r2, [pc, #40]	; (800ae5c <vQueueAddToRegistry+0x50>)
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	00db      	lsls	r3, r3, #3
 800ae38:	4413      	add	r3, r2
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ae3e:	e006      	b.n	800ae4e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	3301      	adds	r3, #1
 800ae44:	60fb      	str	r3, [r7, #12]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	2b07      	cmp	r3, #7
 800ae4a:	d9e7      	bls.n	800ae1c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ae4c:	bf00      	nop
 800ae4e:	bf00      	nop
 800ae50:	3714      	adds	r7, #20
 800ae52:	46bd      	mov	sp, r7
 800ae54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae58:	4770      	bx	lr
 800ae5a:	bf00      	nop
 800ae5c:	20000ef0 	.word	0x20000ef0

0800ae60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae68:	2300      	movs	r3, #0
 800ae6a:	60fb      	str	r3, [r7, #12]
 800ae6c:	e016      	b.n	800ae9c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ae6e:	4a10      	ldr	r2, [pc, #64]	; (800aeb0 <vQueueUnregisterQueue+0x50>)
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	00db      	lsls	r3, r3, #3
 800ae74:	4413      	add	r3, r2
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d10b      	bne.n	800ae96 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ae7e:	4a0c      	ldr	r2, [pc, #48]	; (800aeb0 <vQueueUnregisterQueue+0x50>)
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2100      	movs	r1, #0
 800ae84:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ae88:	4a09      	ldr	r2, [pc, #36]	; (800aeb0 <vQueueUnregisterQueue+0x50>)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	00db      	lsls	r3, r3, #3
 800ae8e:	4413      	add	r3, r2
 800ae90:	2200      	movs	r2, #0
 800ae92:	605a      	str	r2, [r3, #4]
				break;
 800ae94:	e006      	b.n	800aea4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	3301      	adds	r3, #1
 800ae9a:	60fb      	str	r3, [r7, #12]
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2b07      	cmp	r3, #7
 800aea0:	d9e5      	bls.n	800ae6e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800aea2:	bf00      	nop
 800aea4:	bf00      	nop
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr
 800aeb0:	20000ef0 	.word	0x20000ef0

0800aeb4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aec4:	f001 ffa6 	bl	800ce14 <vPortEnterCritical>
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aece:	b25b      	sxtb	r3, r3
 800aed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aed4:	d103      	bne.n	800aede <vQueueWaitForMessageRestricted+0x2a>
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	2200      	movs	r2, #0
 800aeda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aee4:	b25b      	sxtb	r3, r3
 800aee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeea:	d103      	bne.n	800aef4 <vQueueWaitForMessageRestricted+0x40>
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	2200      	movs	r2, #0
 800aef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aef4:	f001 ffbe 	bl	800ce74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d106      	bne.n	800af0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800af00:	697b      	ldr	r3, [r7, #20]
 800af02:	3324      	adds	r3, #36	; 0x24
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	68b9      	ldr	r1, [r7, #8]
 800af08:	4618      	mov	r0, r3
 800af0a:	f000 fc4d 	bl	800b7a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800af0e:	6978      	ldr	r0, [r7, #20]
 800af10:	f7ff fefb 	bl	800ad0a <prvUnlockQueue>
	}
 800af14:	bf00      	nop
 800af16:	3718      	adds	r7, #24
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b08e      	sub	sp, #56	; 0x38
 800af20:	af04      	add	r7, sp, #16
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
 800af28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800af2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d10a      	bne.n	800af46 <xTaskCreateStatic+0x2a>
	__asm volatile
 800af30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af34:	f383 8811 	msr	BASEPRI, r3
 800af38:	f3bf 8f6f 	isb	sy
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	623b      	str	r3, [r7, #32]
}
 800af42:	bf00      	nop
 800af44:	e7fe      	b.n	800af44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800af46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d10a      	bne.n	800af62 <xTaskCreateStatic+0x46>
	__asm volatile
 800af4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af50:	f383 8811 	msr	BASEPRI, r3
 800af54:	f3bf 8f6f 	isb	sy
 800af58:	f3bf 8f4f 	dsb	sy
 800af5c:	61fb      	str	r3, [r7, #28]
}
 800af5e:	bf00      	nop
 800af60:	e7fe      	b.n	800af60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af62:	235c      	movs	r3, #92	; 0x5c
 800af64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	2b5c      	cmp	r3, #92	; 0x5c
 800af6a:	d00a      	beq.n	800af82 <xTaskCreateStatic+0x66>
	__asm volatile
 800af6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af70:	f383 8811 	msr	BASEPRI, r3
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	61bb      	str	r3, [r7, #24]
}
 800af7e:	bf00      	nop
 800af80:	e7fe      	b.n	800af80 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af86:	2b00      	cmp	r3, #0
 800af88:	d01e      	beq.n	800afc8 <xTaskCreateStatic+0xac>
 800af8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d01b      	beq.n	800afc8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af9c:	2202      	movs	r2, #2
 800af9e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800afa2:	2300      	movs	r3, #0
 800afa4:	9303      	str	r3, [sp, #12]
 800afa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa8:	9302      	str	r3, [sp, #8]
 800afaa:	f107 0314 	add.w	r3, r7, #20
 800afae:	9301      	str	r3, [sp, #4]
 800afb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb2:	9300      	str	r3, [sp, #0]
 800afb4:	683b      	ldr	r3, [r7, #0]
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	68b9      	ldr	r1, [r7, #8]
 800afba:	68f8      	ldr	r0, [r7, #12]
 800afbc:	f000 f850 	bl	800b060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800afc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800afc2:	f000 f8dd 	bl	800b180 <prvAddNewTaskToReadyList>
 800afc6:	e001      	b.n	800afcc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800afc8:	2300      	movs	r3, #0
 800afca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800afcc:	697b      	ldr	r3, [r7, #20]
	}
 800afce:	4618      	mov	r0, r3
 800afd0:	3728      	adds	r7, #40	; 0x28
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b08c      	sub	sp, #48	; 0x30
 800afda:	af04      	add	r7, sp, #16
 800afdc:	60f8      	str	r0, [r7, #12]
 800afde:	60b9      	str	r1, [r7, #8]
 800afe0:	603b      	str	r3, [r7, #0]
 800afe2:	4613      	mov	r3, r2
 800afe4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800afe6:	88fb      	ldrh	r3, [r7, #6]
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	4618      	mov	r0, r3
 800afec:	f002 f834 	bl	800d058 <pvPortMalloc>
 800aff0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d00e      	beq.n	800b016 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aff8:	205c      	movs	r0, #92	; 0x5c
 800affa:	f002 f82d 	bl	800d058 <pvPortMalloc>
 800affe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d003      	beq.n	800b00e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	697a      	ldr	r2, [r7, #20]
 800b00a:	631a      	str	r2, [r3, #48]	; 0x30
 800b00c:	e005      	b.n	800b01a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b00e:	6978      	ldr	r0, [r7, #20]
 800b010:	f002 f8ee 	bl	800d1f0 <vPortFree>
 800b014:	e001      	b.n	800b01a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b016:	2300      	movs	r3, #0
 800b018:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d017      	beq.n	800b050 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b020:	69fb      	ldr	r3, [r7, #28]
 800b022:	2200      	movs	r2, #0
 800b024:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b028:	88fa      	ldrh	r2, [r7, #6]
 800b02a:	2300      	movs	r3, #0
 800b02c:	9303      	str	r3, [sp, #12]
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	9302      	str	r3, [sp, #8]
 800b032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b034:	9301      	str	r3, [sp, #4]
 800b036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	68b9      	ldr	r1, [r7, #8]
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f000 f80e 	bl	800b060 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b044:	69f8      	ldr	r0, [r7, #28]
 800b046:	f000 f89b 	bl	800b180 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b04a:	2301      	movs	r3, #1
 800b04c:	61bb      	str	r3, [r7, #24]
 800b04e:	e002      	b.n	800b056 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b050:	f04f 33ff 	mov.w	r3, #4294967295
 800b054:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b056:	69bb      	ldr	r3, [r7, #24]
	}
 800b058:	4618      	mov	r0, r3
 800b05a:	3720      	adds	r7, #32
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b088      	sub	sp, #32
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	607a      	str	r2, [r7, #4]
 800b06c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b070:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	009b      	lsls	r3, r3, #2
 800b076:	461a      	mov	r2, r3
 800b078:	21a5      	movs	r1, #165	; 0xa5
 800b07a:	f003 ff67 	bl	800ef4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b088:	3b01      	subs	r3, #1
 800b08a:	009b      	lsls	r3, r3, #2
 800b08c:	4413      	add	r3, r2
 800b08e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	f023 0307 	bic.w	r3, r3, #7
 800b096:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	f003 0307 	and.w	r3, r3, #7
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d00a      	beq.n	800b0b8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b0a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a6:	f383 8811 	msr	BASEPRI, r3
 800b0aa:	f3bf 8f6f 	isb	sy
 800b0ae:	f3bf 8f4f 	dsb	sy
 800b0b2:	617b      	str	r3, [r7, #20]
}
 800b0b4:	bf00      	nop
 800b0b6:	e7fe      	b.n	800b0b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d01f      	beq.n	800b0fe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0be:	2300      	movs	r3, #0
 800b0c0:	61fb      	str	r3, [r7, #28]
 800b0c2:	e012      	b.n	800b0ea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b0c4:	68ba      	ldr	r2, [r7, #8]
 800b0c6:	69fb      	ldr	r3, [r7, #28]
 800b0c8:	4413      	add	r3, r2
 800b0ca:	7819      	ldrb	r1, [r3, #0]
 800b0cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0ce:	69fb      	ldr	r3, [r7, #28]
 800b0d0:	4413      	add	r3, r2
 800b0d2:	3334      	adds	r3, #52	; 0x34
 800b0d4:	460a      	mov	r2, r1
 800b0d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b0d8:	68ba      	ldr	r2, [r7, #8]
 800b0da:	69fb      	ldr	r3, [r7, #28]
 800b0dc:	4413      	add	r3, r2
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d006      	beq.n	800b0f2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	61fb      	str	r3, [r7, #28]
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	2b0f      	cmp	r3, #15
 800b0ee:	d9e9      	bls.n	800b0c4 <prvInitialiseNewTask+0x64>
 800b0f0:	e000      	b.n	800b0f4 <prvInitialiseNewTask+0x94>
			{
				break;
 800b0f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b0fc:	e003      	b.n	800b106 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b108:	2b37      	cmp	r3, #55	; 0x37
 800b10a:	d901      	bls.n	800b110 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b10c:	2337      	movs	r3, #55	; 0x37
 800b10e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b112:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b114:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b11a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11e:	2200      	movs	r2, #0
 800b120:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b124:	3304      	adds	r3, #4
 800b126:	4618      	mov	r0, r3
 800b128:	f7fe ff62 	bl	8009ff0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12e:	3318      	adds	r3, #24
 800b130:	4618      	mov	r0, r3
 800b132:	f7fe ff5d 	bl	8009ff0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b13a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b13e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b144:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b14a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b14c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14e:	2200      	movs	r2, #0
 800b150:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	2200      	movs	r2, #0
 800b156:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b15a:	683a      	ldr	r2, [r7, #0]
 800b15c:	68f9      	ldr	r1, [r7, #12]
 800b15e:	69b8      	ldr	r0, [r7, #24]
 800b160:	f001 fd28 	bl	800cbb4 <pxPortInitialiseStack>
 800b164:	4602      	mov	r2, r0
 800b166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b168:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d002      	beq.n	800b176 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b172:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b176:	bf00      	nop
 800b178:	3720      	adds	r7, #32
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
	...

0800b180 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b082      	sub	sp, #8
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b188:	f001 fe44 	bl	800ce14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b18c:	4b2d      	ldr	r3, [pc, #180]	; (800b244 <prvAddNewTaskToReadyList+0xc4>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	3301      	adds	r3, #1
 800b192:	4a2c      	ldr	r2, [pc, #176]	; (800b244 <prvAddNewTaskToReadyList+0xc4>)
 800b194:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b196:	4b2c      	ldr	r3, [pc, #176]	; (800b248 <prvAddNewTaskToReadyList+0xc8>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d109      	bne.n	800b1b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b19e:	4a2a      	ldr	r2, [pc, #168]	; (800b248 <prvAddNewTaskToReadyList+0xc8>)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b1a4:	4b27      	ldr	r3, [pc, #156]	; (800b244 <prvAddNewTaskToReadyList+0xc4>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d110      	bne.n	800b1ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b1ac:	f000 fc28 	bl	800ba00 <prvInitialiseTaskLists>
 800b1b0:	e00d      	b.n	800b1ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b1b2:	4b26      	ldr	r3, [pc, #152]	; (800b24c <prvAddNewTaskToReadyList+0xcc>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d109      	bne.n	800b1ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b1ba:	4b23      	ldr	r3, [pc, #140]	; (800b248 <prvAddNewTaskToReadyList+0xc8>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c4:	429a      	cmp	r2, r3
 800b1c6:	d802      	bhi.n	800b1ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b1c8:	4a1f      	ldr	r2, [pc, #124]	; (800b248 <prvAddNewTaskToReadyList+0xc8>)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b1ce:	4b20      	ldr	r3, [pc, #128]	; (800b250 <prvAddNewTaskToReadyList+0xd0>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	3301      	adds	r3, #1
 800b1d4:	4a1e      	ldr	r2, [pc, #120]	; (800b250 <prvAddNewTaskToReadyList+0xd0>)
 800b1d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b1d8:	4b1d      	ldr	r3, [pc, #116]	; (800b250 <prvAddNewTaskToReadyList+0xd0>)
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1e4:	4b1b      	ldr	r3, [pc, #108]	; (800b254 <prvAddNewTaskToReadyList+0xd4>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d903      	bls.n	800b1f4 <prvAddNewTaskToReadyList+0x74>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f0:	4a18      	ldr	r2, [pc, #96]	; (800b254 <prvAddNewTaskToReadyList+0xd4>)
 800b1f2:	6013      	str	r3, [r2, #0]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	009b      	lsls	r3, r3, #2
 800b1fc:	4413      	add	r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	4a15      	ldr	r2, [pc, #84]	; (800b258 <prvAddNewTaskToReadyList+0xd8>)
 800b202:	441a      	add	r2, r3
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	3304      	adds	r3, #4
 800b208:	4619      	mov	r1, r3
 800b20a:	4610      	mov	r0, r2
 800b20c:	f7fe fefd 	bl	800a00a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b210:	f001 fe30 	bl	800ce74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b214:	4b0d      	ldr	r3, [pc, #52]	; (800b24c <prvAddNewTaskToReadyList+0xcc>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d00e      	beq.n	800b23a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b21c:	4b0a      	ldr	r3, [pc, #40]	; (800b248 <prvAddNewTaskToReadyList+0xc8>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b226:	429a      	cmp	r2, r3
 800b228:	d207      	bcs.n	800b23a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b22a:	4b0c      	ldr	r3, [pc, #48]	; (800b25c <prvAddNewTaskToReadyList+0xdc>)
 800b22c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b230:	601a      	str	r2, [r3, #0]
 800b232:	f3bf 8f4f 	dsb	sy
 800b236:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b23a:	bf00      	nop
 800b23c:	3708      	adds	r7, #8
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	20001404 	.word	0x20001404
 800b248:	20000f30 	.word	0x20000f30
 800b24c:	20001410 	.word	0x20001410
 800b250:	20001420 	.word	0x20001420
 800b254:	2000140c 	.word	0x2000140c
 800b258:	20000f34 	.word	0x20000f34
 800b25c:	e000ed04 	.word	0xe000ed04

0800b260 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b268:	2300      	movs	r3, #0
 800b26a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d017      	beq.n	800b2a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b272:	4b13      	ldr	r3, [pc, #76]	; (800b2c0 <vTaskDelay+0x60>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00a      	beq.n	800b290 <vTaskDelay+0x30>
	__asm volatile
 800b27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b27e:	f383 8811 	msr	BASEPRI, r3
 800b282:	f3bf 8f6f 	isb	sy
 800b286:	f3bf 8f4f 	dsb	sy
 800b28a:	60bb      	str	r3, [r7, #8]
}
 800b28c:	bf00      	nop
 800b28e:	e7fe      	b.n	800b28e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b290:	f000 f880 	bl	800b394 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b294:	2100      	movs	r1, #0
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f001 f830 	bl	800c2fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b29c:	f000 f888 	bl	800b3b0 <xTaskResumeAll>
 800b2a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d107      	bne.n	800b2b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b2a8:	4b06      	ldr	r3, [pc, #24]	; (800b2c4 <vTaskDelay+0x64>)
 800b2aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	f3bf 8f4f 	dsb	sy
 800b2b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2b8:	bf00      	nop
 800b2ba:	3710      	adds	r7, #16
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}
 800b2c0:	2000142c 	.word	0x2000142c
 800b2c4:	e000ed04 	.word	0xe000ed04

0800b2c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b08a      	sub	sp, #40	; 0x28
 800b2cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b2d6:	463a      	mov	r2, r7
 800b2d8:	1d39      	adds	r1, r7, #4
 800b2da:	f107 0308 	add.w	r3, r7, #8
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f7fe fe32 	bl	8009f48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b2e4:	6839      	ldr	r1, [r7, #0]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	68ba      	ldr	r2, [r7, #8]
 800b2ea:	9202      	str	r2, [sp, #8]
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	460a      	mov	r2, r1
 800b2f6:	4921      	ldr	r1, [pc, #132]	; (800b37c <vTaskStartScheduler+0xb4>)
 800b2f8:	4821      	ldr	r0, [pc, #132]	; (800b380 <vTaskStartScheduler+0xb8>)
 800b2fa:	f7ff fe0f 	bl	800af1c <xTaskCreateStatic>
 800b2fe:	4603      	mov	r3, r0
 800b300:	4a20      	ldr	r2, [pc, #128]	; (800b384 <vTaskStartScheduler+0xbc>)
 800b302:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b304:	4b1f      	ldr	r3, [pc, #124]	; (800b384 <vTaskStartScheduler+0xbc>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d002      	beq.n	800b312 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b30c:	2301      	movs	r3, #1
 800b30e:	617b      	str	r3, [r7, #20]
 800b310:	e001      	b.n	800b316 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b312:	2300      	movs	r3, #0
 800b314:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d102      	bne.n	800b322 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b31c:	f001 f842 	bl	800c3a4 <xTimerCreateTimerTask>
 800b320:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	2b01      	cmp	r3, #1
 800b326:	d116      	bne.n	800b356 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	613b      	str	r3, [r7, #16]
}
 800b33a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b33c:	4b12      	ldr	r3, [pc, #72]	; (800b388 <vTaskStartScheduler+0xc0>)
 800b33e:	f04f 32ff 	mov.w	r2, #4294967295
 800b342:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b344:	4b11      	ldr	r3, [pc, #68]	; (800b38c <vTaskStartScheduler+0xc4>)
 800b346:	2201      	movs	r2, #1
 800b348:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b34a:	4b11      	ldr	r3, [pc, #68]	; (800b390 <vTaskStartScheduler+0xc8>)
 800b34c:	2200      	movs	r2, #0
 800b34e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b350:	f001 fcbe 	bl	800ccd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b354:	e00e      	b.n	800b374 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b35c:	d10a      	bne.n	800b374 <vTaskStartScheduler+0xac>
	__asm volatile
 800b35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b362:	f383 8811 	msr	BASEPRI, r3
 800b366:	f3bf 8f6f 	isb	sy
 800b36a:	f3bf 8f4f 	dsb	sy
 800b36e:	60fb      	str	r3, [r7, #12]
}
 800b370:	bf00      	nop
 800b372:	e7fe      	b.n	800b372 <vTaskStartScheduler+0xaa>
}
 800b374:	bf00      	nop
 800b376:	3718      	adds	r7, #24
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}
 800b37c:	0800f048 	.word	0x0800f048
 800b380:	0800b9d1 	.word	0x0800b9d1
 800b384:	20001428 	.word	0x20001428
 800b388:	20001424 	.word	0x20001424
 800b38c:	20001410 	.word	0x20001410
 800b390:	20001408 	.word	0x20001408

0800b394 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b394:	b480      	push	{r7}
 800b396:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b398:	4b04      	ldr	r3, [pc, #16]	; (800b3ac <vTaskSuspendAll+0x18>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	3301      	adds	r3, #1
 800b39e:	4a03      	ldr	r2, [pc, #12]	; (800b3ac <vTaskSuspendAll+0x18>)
 800b3a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b3a2:	bf00      	nop
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3aa:	4770      	bx	lr
 800b3ac:	2000142c 	.word	0x2000142c

0800b3b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b084      	sub	sp, #16
 800b3b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b3be:	4b42      	ldr	r3, [pc, #264]	; (800b4c8 <xTaskResumeAll+0x118>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10a      	bne.n	800b3dc <xTaskResumeAll+0x2c>
	__asm volatile
 800b3c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ca:	f383 8811 	msr	BASEPRI, r3
 800b3ce:	f3bf 8f6f 	isb	sy
 800b3d2:	f3bf 8f4f 	dsb	sy
 800b3d6:	603b      	str	r3, [r7, #0]
}
 800b3d8:	bf00      	nop
 800b3da:	e7fe      	b.n	800b3da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3dc:	f001 fd1a 	bl	800ce14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3e0:	4b39      	ldr	r3, [pc, #228]	; (800b4c8 <xTaskResumeAll+0x118>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	3b01      	subs	r3, #1
 800b3e6:	4a38      	ldr	r2, [pc, #224]	; (800b4c8 <xTaskResumeAll+0x118>)
 800b3e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3ea:	4b37      	ldr	r3, [pc, #220]	; (800b4c8 <xTaskResumeAll+0x118>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d162      	bne.n	800b4b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3f2:	4b36      	ldr	r3, [pc, #216]	; (800b4cc <xTaskResumeAll+0x11c>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d05e      	beq.n	800b4b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3fa:	e02f      	b.n	800b45c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3fc:	4b34      	ldr	r3, [pc, #208]	; (800b4d0 <xTaskResumeAll+0x120>)
 800b3fe:	68db      	ldr	r3, [r3, #12]
 800b400:	68db      	ldr	r3, [r3, #12]
 800b402:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	3318      	adds	r3, #24
 800b408:	4618      	mov	r0, r3
 800b40a:	f7fe fe5b 	bl	800a0c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	3304      	adds	r3, #4
 800b412:	4618      	mov	r0, r3
 800b414:	f7fe fe56 	bl	800a0c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b41c:	4b2d      	ldr	r3, [pc, #180]	; (800b4d4 <xTaskResumeAll+0x124>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	429a      	cmp	r2, r3
 800b422:	d903      	bls.n	800b42c <xTaskResumeAll+0x7c>
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b428:	4a2a      	ldr	r2, [pc, #168]	; (800b4d4 <xTaskResumeAll+0x124>)
 800b42a:	6013      	str	r3, [r2, #0]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b430:	4613      	mov	r3, r2
 800b432:	009b      	lsls	r3, r3, #2
 800b434:	4413      	add	r3, r2
 800b436:	009b      	lsls	r3, r3, #2
 800b438:	4a27      	ldr	r2, [pc, #156]	; (800b4d8 <xTaskResumeAll+0x128>)
 800b43a:	441a      	add	r2, r3
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	3304      	adds	r3, #4
 800b440:	4619      	mov	r1, r3
 800b442:	4610      	mov	r0, r2
 800b444:	f7fe fde1 	bl	800a00a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b44c:	4b23      	ldr	r3, [pc, #140]	; (800b4dc <xTaskResumeAll+0x12c>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b452:	429a      	cmp	r2, r3
 800b454:	d302      	bcc.n	800b45c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b456:	4b22      	ldr	r3, [pc, #136]	; (800b4e0 <xTaskResumeAll+0x130>)
 800b458:	2201      	movs	r2, #1
 800b45a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b45c:	4b1c      	ldr	r3, [pc, #112]	; (800b4d0 <xTaskResumeAll+0x120>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d1cb      	bne.n	800b3fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d001      	beq.n	800b46e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b46a:	f000 fb67 	bl	800bb3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b46e:	4b1d      	ldr	r3, [pc, #116]	; (800b4e4 <xTaskResumeAll+0x134>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d010      	beq.n	800b49c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b47a:	f000 f859 	bl	800b530 <xTaskIncrementTick>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b484:	4b16      	ldr	r3, [pc, #88]	; (800b4e0 <xTaskResumeAll+0x130>)
 800b486:	2201      	movs	r2, #1
 800b488:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	3b01      	subs	r3, #1
 800b48e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d1f1      	bne.n	800b47a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b496:	4b13      	ldr	r3, [pc, #76]	; (800b4e4 <xTaskResumeAll+0x134>)
 800b498:	2200      	movs	r2, #0
 800b49a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b49c:	4b10      	ldr	r3, [pc, #64]	; (800b4e0 <xTaskResumeAll+0x130>)
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d009      	beq.n	800b4b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b4a8:	4b0f      	ldr	r3, [pc, #60]	; (800b4e8 <xTaskResumeAll+0x138>)
 800b4aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ae:	601a      	str	r2, [r3, #0]
 800b4b0:	f3bf 8f4f 	dsb	sy
 800b4b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4b8:	f001 fcdc 	bl	800ce74 <vPortExitCritical>

	return xAlreadyYielded;
 800b4bc:	68bb      	ldr	r3, [r7, #8]
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3710      	adds	r7, #16
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}
 800b4c6:	bf00      	nop
 800b4c8:	2000142c 	.word	0x2000142c
 800b4cc:	20001404 	.word	0x20001404
 800b4d0:	200013c4 	.word	0x200013c4
 800b4d4:	2000140c 	.word	0x2000140c
 800b4d8:	20000f34 	.word	0x20000f34
 800b4dc:	20000f30 	.word	0x20000f30
 800b4e0:	20001418 	.word	0x20001418
 800b4e4:	20001414 	.word	0x20001414
 800b4e8:	e000ed04 	.word	0xe000ed04

0800b4ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b083      	sub	sp, #12
 800b4f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b4f2:	4b05      	ldr	r3, [pc, #20]	; (800b508 <xTaskGetTickCount+0x1c>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b4f8:	687b      	ldr	r3, [r7, #4]
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	370c      	adds	r7, #12
 800b4fe:	46bd      	mov	sp, r7
 800b500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b504:	4770      	bx	lr
 800b506:	bf00      	nop
 800b508:	20001408 	.word	0x20001408

0800b50c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b512:	f001 fd61 	bl	800cfd8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b516:	2300      	movs	r3, #0
 800b518:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b51a:	4b04      	ldr	r3, [pc, #16]	; (800b52c <xTaskGetTickCountFromISR+0x20>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b520:	683b      	ldr	r3, [r7, #0]
}
 800b522:	4618      	mov	r0, r3
 800b524:	3708      	adds	r7, #8
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop
 800b52c:	20001408 	.word	0x20001408

0800b530 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b086      	sub	sp, #24
 800b534:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b536:	2300      	movs	r3, #0
 800b538:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b53a:	4b4f      	ldr	r3, [pc, #316]	; (800b678 <xTaskIncrementTick+0x148>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	f040 808f 	bne.w	800b662 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b544:	4b4d      	ldr	r3, [pc, #308]	; (800b67c <xTaskIncrementTick+0x14c>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	3301      	adds	r3, #1
 800b54a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b54c:	4a4b      	ldr	r2, [pc, #300]	; (800b67c <xTaskIncrementTick+0x14c>)
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d120      	bne.n	800b59a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b558:	4b49      	ldr	r3, [pc, #292]	; (800b680 <xTaskIncrementTick+0x150>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d00a      	beq.n	800b578 <xTaskIncrementTick+0x48>
	__asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	603b      	str	r3, [r7, #0]
}
 800b574:	bf00      	nop
 800b576:	e7fe      	b.n	800b576 <xTaskIncrementTick+0x46>
 800b578:	4b41      	ldr	r3, [pc, #260]	; (800b680 <xTaskIncrementTick+0x150>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	60fb      	str	r3, [r7, #12]
 800b57e:	4b41      	ldr	r3, [pc, #260]	; (800b684 <xTaskIncrementTick+0x154>)
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4a3f      	ldr	r2, [pc, #252]	; (800b680 <xTaskIncrementTick+0x150>)
 800b584:	6013      	str	r3, [r2, #0]
 800b586:	4a3f      	ldr	r2, [pc, #252]	; (800b684 <xTaskIncrementTick+0x154>)
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6013      	str	r3, [r2, #0]
 800b58c:	4b3e      	ldr	r3, [pc, #248]	; (800b688 <xTaskIncrementTick+0x158>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	3301      	adds	r3, #1
 800b592:	4a3d      	ldr	r2, [pc, #244]	; (800b688 <xTaskIncrementTick+0x158>)
 800b594:	6013      	str	r3, [r2, #0]
 800b596:	f000 fad1 	bl	800bb3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b59a:	4b3c      	ldr	r3, [pc, #240]	; (800b68c <xTaskIncrementTick+0x15c>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	693a      	ldr	r2, [r7, #16]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d349      	bcc.n	800b638 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5a4:	4b36      	ldr	r3, [pc, #216]	; (800b680 <xTaskIncrementTick+0x150>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d104      	bne.n	800b5b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5ae:	4b37      	ldr	r3, [pc, #220]	; (800b68c <xTaskIncrementTick+0x15c>)
 800b5b0:	f04f 32ff 	mov.w	r2, #4294967295
 800b5b4:	601a      	str	r2, [r3, #0]
					break;
 800b5b6:	e03f      	b.n	800b638 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5b8:	4b31      	ldr	r3, [pc, #196]	; (800b680 <xTaskIncrementTick+0x150>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	68db      	ldr	r3, [r3, #12]
 800b5be:	68db      	ldr	r3, [r3, #12]
 800b5c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b5c8:	693a      	ldr	r2, [r7, #16]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d203      	bcs.n	800b5d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b5d0:	4a2e      	ldr	r2, [pc, #184]	; (800b68c <xTaskIncrementTick+0x15c>)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b5d6:	e02f      	b.n	800b638 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	3304      	adds	r3, #4
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7fe fd71 	bl	800a0c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d004      	beq.n	800b5f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	3318      	adds	r3, #24
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7fe fd68 	bl	800a0c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5f8:	4b25      	ldr	r3, [pc, #148]	; (800b690 <xTaskIncrementTick+0x160>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d903      	bls.n	800b608 <xTaskIncrementTick+0xd8>
 800b600:	68bb      	ldr	r3, [r7, #8]
 800b602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b604:	4a22      	ldr	r2, [pc, #136]	; (800b690 <xTaskIncrementTick+0x160>)
 800b606:	6013      	str	r3, [r2, #0]
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b60c:	4613      	mov	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4413      	add	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	4a1f      	ldr	r2, [pc, #124]	; (800b694 <xTaskIncrementTick+0x164>)
 800b616:	441a      	add	r2, r3
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	3304      	adds	r3, #4
 800b61c:	4619      	mov	r1, r3
 800b61e:	4610      	mov	r0, r2
 800b620:	f7fe fcf3 	bl	800a00a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b628:	4b1b      	ldr	r3, [pc, #108]	; (800b698 <xTaskIncrementTick+0x168>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b62e:	429a      	cmp	r2, r3
 800b630:	d3b8      	bcc.n	800b5a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b632:	2301      	movs	r3, #1
 800b634:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b636:	e7b5      	b.n	800b5a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b638:	4b17      	ldr	r3, [pc, #92]	; (800b698 <xTaskIncrementTick+0x168>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b63e:	4915      	ldr	r1, [pc, #84]	; (800b694 <xTaskIncrementTick+0x164>)
 800b640:	4613      	mov	r3, r2
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	4413      	add	r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	440b      	add	r3, r1
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d901      	bls.n	800b654 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b650:	2301      	movs	r3, #1
 800b652:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b654:	4b11      	ldr	r3, [pc, #68]	; (800b69c <xTaskIncrementTick+0x16c>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d007      	beq.n	800b66c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b65c:	2301      	movs	r3, #1
 800b65e:	617b      	str	r3, [r7, #20]
 800b660:	e004      	b.n	800b66c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b662:	4b0f      	ldr	r3, [pc, #60]	; (800b6a0 <xTaskIncrementTick+0x170>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	3301      	adds	r3, #1
 800b668:	4a0d      	ldr	r2, [pc, #52]	; (800b6a0 <xTaskIncrementTick+0x170>)
 800b66a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b66c:	697b      	ldr	r3, [r7, #20]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3718      	adds	r7, #24
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	2000142c 	.word	0x2000142c
 800b67c:	20001408 	.word	0x20001408
 800b680:	200013bc 	.word	0x200013bc
 800b684:	200013c0 	.word	0x200013c0
 800b688:	2000141c 	.word	0x2000141c
 800b68c:	20001424 	.word	0x20001424
 800b690:	2000140c 	.word	0x2000140c
 800b694:	20000f34 	.word	0x20000f34
 800b698:	20000f30 	.word	0x20000f30
 800b69c:	20001418 	.word	0x20001418
 800b6a0:	20001414 	.word	0x20001414

0800b6a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b6aa:	4b28      	ldr	r3, [pc, #160]	; (800b74c <vTaskSwitchContext+0xa8>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d003      	beq.n	800b6ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b6b2:	4b27      	ldr	r3, [pc, #156]	; (800b750 <vTaskSwitchContext+0xac>)
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b6b8:	e041      	b.n	800b73e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800b6ba:	4b25      	ldr	r3, [pc, #148]	; (800b750 <vTaskSwitchContext+0xac>)
 800b6bc:	2200      	movs	r2, #0
 800b6be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6c0:	4b24      	ldr	r3, [pc, #144]	; (800b754 <vTaskSwitchContext+0xb0>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	60fb      	str	r3, [r7, #12]
 800b6c6:	e010      	b.n	800b6ea <vTaskSwitchContext+0x46>
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d10a      	bne.n	800b6e4 <vTaskSwitchContext+0x40>
	__asm volatile
 800b6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	607b      	str	r3, [r7, #4]
}
 800b6e0:	bf00      	nop
 800b6e2:	e7fe      	b.n	800b6e2 <vTaskSwitchContext+0x3e>
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	491b      	ldr	r1, [pc, #108]	; (800b758 <vTaskSwitchContext+0xb4>)
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	4413      	add	r3, r2
 800b6f4:	009b      	lsls	r3, r3, #2
 800b6f6:	440b      	add	r3, r1
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d0e4      	beq.n	800b6c8 <vTaskSwitchContext+0x24>
 800b6fe:	68fa      	ldr	r2, [r7, #12]
 800b700:	4613      	mov	r3, r2
 800b702:	009b      	lsls	r3, r3, #2
 800b704:	4413      	add	r3, r2
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4a13      	ldr	r2, [pc, #76]	; (800b758 <vTaskSwitchContext+0xb4>)
 800b70a:	4413      	add	r3, r2
 800b70c:	60bb      	str	r3, [r7, #8]
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	605a      	str	r2, [r3, #4]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	685a      	ldr	r2, [r3, #4]
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	3308      	adds	r3, #8
 800b720:	429a      	cmp	r2, r3
 800b722:	d104      	bne.n	800b72e <vTaskSwitchContext+0x8a>
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	685a      	ldr	r2, [r3, #4]
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	605a      	str	r2, [r3, #4]
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	68db      	ldr	r3, [r3, #12]
 800b734:	4a09      	ldr	r2, [pc, #36]	; (800b75c <vTaskSwitchContext+0xb8>)
 800b736:	6013      	str	r3, [r2, #0]
 800b738:	4a06      	ldr	r2, [pc, #24]	; (800b754 <vTaskSwitchContext+0xb0>)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6013      	str	r3, [r2, #0]
}
 800b73e:	bf00      	nop
 800b740:	3714      	adds	r7, #20
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr
 800b74a:	bf00      	nop
 800b74c:	2000142c 	.word	0x2000142c
 800b750:	20001418 	.word	0x20001418
 800b754:	2000140c 	.word	0x2000140c
 800b758:	20000f34 	.word	0x20000f34
 800b75c:	20000f30 	.word	0x20000f30

0800b760 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
 800b768:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d10a      	bne.n	800b786 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b774:	f383 8811 	msr	BASEPRI, r3
 800b778:	f3bf 8f6f 	isb	sy
 800b77c:	f3bf 8f4f 	dsb	sy
 800b780:	60fb      	str	r3, [r7, #12]
}
 800b782:	bf00      	nop
 800b784:	e7fe      	b.n	800b784 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b786:	4b07      	ldr	r3, [pc, #28]	; (800b7a4 <vTaskPlaceOnEventList+0x44>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	3318      	adds	r3, #24
 800b78c:	4619      	mov	r1, r3
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7fe fc5f 	bl	800a052 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b794:	2101      	movs	r1, #1
 800b796:	6838      	ldr	r0, [r7, #0]
 800b798:	f000 fdb0 	bl	800c2fc <prvAddCurrentTaskToDelayedList>
}
 800b79c:	bf00      	nop
 800b79e:	3710      	adds	r7, #16
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	20000f30 	.word	0x20000f30

0800b7a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d10a      	bne.n	800b7d0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7be:	f383 8811 	msr	BASEPRI, r3
 800b7c2:	f3bf 8f6f 	isb	sy
 800b7c6:	f3bf 8f4f 	dsb	sy
 800b7ca:	617b      	str	r3, [r7, #20]
}
 800b7cc:	bf00      	nop
 800b7ce:	e7fe      	b.n	800b7ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b7d0:	4b0a      	ldr	r3, [pc, #40]	; (800b7fc <vTaskPlaceOnEventListRestricted+0x54>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	3318      	adds	r3, #24
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	68f8      	ldr	r0, [r7, #12]
 800b7da:	f7fe fc16 	bl	800a00a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d002      	beq.n	800b7ea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b7e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7e8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b7ea:	6879      	ldr	r1, [r7, #4]
 800b7ec:	68b8      	ldr	r0, [r7, #8]
 800b7ee:	f000 fd85 	bl	800c2fc <prvAddCurrentTaskToDelayedList>
	}
 800b7f2:	bf00      	nop
 800b7f4:	3718      	adds	r7, #24
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}
 800b7fa:	bf00      	nop
 800b7fc:	20000f30 	.word	0x20000f30

0800b800 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	68db      	ldr	r3, [r3, #12]
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d10a      	bne.n	800b82c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81a:	f383 8811 	msr	BASEPRI, r3
 800b81e:	f3bf 8f6f 	isb	sy
 800b822:	f3bf 8f4f 	dsb	sy
 800b826:	60fb      	str	r3, [r7, #12]
}
 800b828:	bf00      	nop
 800b82a:	e7fe      	b.n	800b82a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	3318      	adds	r3, #24
 800b830:	4618      	mov	r0, r3
 800b832:	f7fe fc47 	bl	800a0c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b836:	4b1e      	ldr	r3, [pc, #120]	; (800b8b0 <xTaskRemoveFromEventList+0xb0>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d11d      	bne.n	800b87a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	3304      	adds	r3, #4
 800b842:	4618      	mov	r0, r3
 800b844:	f7fe fc3e 	bl	800a0c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b84c:	4b19      	ldr	r3, [pc, #100]	; (800b8b4 <xTaskRemoveFromEventList+0xb4>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	429a      	cmp	r2, r3
 800b852:	d903      	bls.n	800b85c <xTaskRemoveFromEventList+0x5c>
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b858:	4a16      	ldr	r2, [pc, #88]	; (800b8b4 <xTaskRemoveFromEventList+0xb4>)
 800b85a:	6013      	str	r3, [r2, #0]
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b860:	4613      	mov	r3, r2
 800b862:	009b      	lsls	r3, r3, #2
 800b864:	4413      	add	r3, r2
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	4a13      	ldr	r2, [pc, #76]	; (800b8b8 <xTaskRemoveFromEventList+0xb8>)
 800b86a:	441a      	add	r2, r3
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	3304      	adds	r3, #4
 800b870:	4619      	mov	r1, r3
 800b872:	4610      	mov	r0, r2
 800b874:	f7fe fbc9 	bl	800a00a <vListInsertEnd>
 800b878:	e005      	b.n	800b886 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	3318      	adds	r3, #24
 800b87e:	4619      	mov	r1, r3
 800b880:	480e      	ldr	r0, [pc, #56]	; (800b8bc <xTaskRemoveFromEventList+0xbc>)
 800b882:	f7fe fbc2 	bl	800a00a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b88a:	4b0d      	ldr	r3, [pc, #52]	; (800b8c0 <xTaskRemoveFromEventList+0xc0>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b890:	429a      	cmp	r2, r3
 800b892:	d905      	bls.n	800b8a0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b894:	2301      	movs	r3, #1
 800b896:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b898:	4b0a      	ldr	r3, [pc, #40]	; (800b8c4 <xTaskRemoveFromEventList+0xc4>)
 800b89a:	2201      	movs	r2, #1
 800b89c:	601a      	str	r2, [r3, #0]
 800b89e:	e001      	b.n	800b8a4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b8a4:	697b      	ldr	r3, [r7, #20]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3718      	adds	r7, #24
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	2000142c 	.word	0x2000142c
 800b8b4:	2000140c 	.word	0x2000140c
 800b8b8:	20000f34 	.word	0x20000f34
 800b8bc:	200013c4 	.word	0x200013c4
 800b8c0:	20000f30 	.word	0x20000f30
 800b8c4:	20001418 	.word	0x20001418

0800b8c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b8d0:	4b06      	ldr	r3, [pc, #24]	; (800b8ec <vTaskInternalSetTimeOutState+0x24>)
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b8d8:	4b05      	ldr	r3, [pc, #20]	; (800b8f0 <vTaskInternalSetTimeOutState+0x28>)
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	605a      	str	r2, [r3, #4]
}
 800b8e0:	bf00      	nop
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr
 800b8ec:	2000141c 	.word	0x2000141c
 800b8f0:	20001408 	.word	0x20001408

0800b8f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b088      	sub	sp, #32
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10a      	bne.n	800b91a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b908:	f383 8811 	msr	BASEPRI, r3
 800b90c:	f3bf 8f6f 	isb	sy
 800b910:	f3bf 8f4f 	dsb	sy
 800b914:	613b      	str	r3, [r7, #16]
}
 800b916:	bf00      	nop
 800b918:	e7fe      	b.n	800b918 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d10a      	bne.n	800b936 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b924:	f383 8811 	msr	BASEPRI, r3
 800b928:	f3bf 8f6f 	isb	sy
 800b92c:	f3bf 8f4f 	dsb	sy
 800b930:	60fb      	str	r3, [r7, #12]
}
 800b932:	bf00      	nop
 800b934:	e7fe      	b.n	800b934 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b936:	f001 fa6d 	bl	800ce14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b93a:	4b1d      	ldr	r3, [pc, #116]	; (800b9b0 <xTaskCheckForTimeOut+0xbc>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	685b      	ldr	r3, [r3, #4]
 800b944:	69ba      	ldr	r2, [r7, #24]
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b952:	d102      	bne.n	800b95a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b954:	2300      	movs	r3, #0
 800b956:	61fb      	str	r3, [r7, #28]
 800b958:	e023      	b.n	800b9a2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681a      	ldr	r2, [r3, #0]
 800b95e:	4b15      	ldr	r3, [pc, #84]	; (800b9b4 <xTaskCheckForTimeOut+0xc0>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	429a      	cmp	r2, r3
 800b964:	d007      	beq.n	800b976 <xTaskCheckForTimeOut+0x82>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	685b      	ldr	r3, [r3, #4]
 800b96a:	69ba      	ldr	r2, [r7, #24]
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d302      	bcc.n	800b976 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b970:	2301      	movs	r3, #1
 800b972:	61fb      	str	r3, [r7, #28]
 800b974:	e015      	b.n	800b9a2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	697a      	ldr	r2, [r7, #20]
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d20b      	bcs.n	800b998 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	1ad2      	subs	r2, r2, r3
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f7ff ff9b 	bl	800b8c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b992:	2300      	movs	r3, #0
 800b994:	61fb      	str	r3, [r7, #28]
 800b996:	e004      	b.n	800b9a2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	2200      	movs	r2, #0
 800b99c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b9a2:	f001 fa67 	bl	800ce74 <vPortExitCritical>

	return xReturn;
 800b9a6:	69fb      	ldr	r3, [r7, #28]
}
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	3720      	adds	r7, #32
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	bd80      	pop	{r7, pc}
 800b9b0:	20001408 	.word	0x20001408
 800b9b4:	2000141c 	.word	0x2000141c

0800b9b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b9bc:	4b03      	ldr	r3, [pc, #12]	; (800b9cc <vTaskMissedYield+0x14>)
 800b9be:	2201      	movs	r2, #1
 800b9c0:	601a      	str	r2, [r3, #0]
}
 800b9c2:	bf00      	nop
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr
 800b9cc:	20001418 	.word	0x20001418

0800b9d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b9d8:	f000 f852 	bl	800ba80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b9dc:	4b06      	ldr	r3, [pc, #24]	; (800b9f8 <prvIdleTask+0x28>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	d9f9      	bls.n	800b9d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b9e4:	4b05      	ldr	r3, [pc, #20]	; (800b9fc <prvIdleTask+0x2c>)
 800b9e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ea:	601a      	str	r2, [r3, #0]
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b9f4:	e7f0      	b.n	800b9d8 <prvIdleTask+0x8>
 800b9f6:	bf00      	nop
 800b9f8:	20000f34 	.word	0x20000f34
 800b9fc:	e000ed04 	.word	0xe000ed04

0800ba00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b082      	sub	sp, #8
 800ba04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba06:	2300      	movs	r3, #0
 800ba08:	607b      	str	r3, [r7, #4]
 800ba0a:	e00c      	b.n	800ba26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	4413      	add	r3, r2
 800ba14:	009b      	lsls	r3, r3, #2
 800ba16:	4a12      	ldr	r2, [pc, #72]	; (800ba60 <prvInitialiseTaskLists+0x60>)
 800ba18:	4413      	add	r3, r2
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7fe fac8 	bl	8009fb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	3301      	adds	r3, #1
 800ba24:	607b      	str	r3, [r7, #4]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2b37      	cmp	r3, #55	; 0x37
 800ba2a:	d9ef      	bls.n	800ba0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ba2c:	480d      	ldr	r0, [pc, #52]	; (800ba64 <prvInitialiseTaskLists+0x64>)
 800ba2e:	f7fe fabf 	bl	8009fb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ba32:	480d      	ldr	r0, [pc, #52]	; (800ba68 <prvInitialiseTaskLists+0x68>)
 800ba34:	f7fe fabc 	bl	8009fb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ba38:	480c      	ldr	r0, [pc, #48]	; (800ba6c <prvInitialiseTaskLists+0x6c>)
 800ba3a:	f7fe fab9 	bl	8009fb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ba3e:	480c      	ldr	r0, [pc, #48]	; (800ba70 <prvInitialiseTaskLists+0x70>)
 800ba40:	f7fe fab6 	bl	8009fb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ba44:	480b      	ldr	r0, [pc, #44]	; (800ba74 <prvInitialiseTaskLists+0x74>)
 800ba46:	f7fe fab3 	bl	8009fb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ba4a:	4b0b      	ldr	r3, [pc, #44]	; (800ba78 <prvInitialiseTaskLists+0x78>)
 800ba4c:	4a05      	ldr	r2, [pc, #20]	; (800ba64 <prvInitialiseTaskLists+0x64>)
 800ba4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ba50:	4b0a      	ldr	r3, [pc, #40]	; (800ba7c <prvInitialiseTaskLists+0x7c>)
 800ba52:	4a05      	ldr	r2, [pc, #20]	; (800ba68 <prvInitialiseTaskLists+0x68>)
 800ba54:	601a      	str	r2, [r3, #0]
}
 800ba56:	bf00      	nop
 800ba58:	3708      	adds	r7, #8
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}
 800ba5e:	bf00      	nop
 800ba60:	20000f34 	.word	0x20000f34
 800ba64:	20001394 	.word	0x20001394
 800ba68:	200013a8 	.word	0x200013a8
 800ba6c:	200013c4 	.word	0x200013c4
 800ba70:	200013d8 	.word	0x200013d8
 800ba74:	200013f0 	.word	0x200013f0
 800ba78:	200013bc 	.word	0x200013bc
 800ba7c:	200013c0 	.word	0x200013c0

0800ba80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ba86:	e019      	b.n	800babc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ba88:	f001 f9c4 	bl	800ce14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba8c:	4b10      	ldr	r3, [pc, #64]	; (800bad0 <prvCheckTasksWaitingTermination+0x50>)
 800ba8e:	68db      	ldr	r3, [r3, #12]
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	3304      	adds	r3, #4
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f7fe fb13 	bl	800a0c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ba9e:	4b0d      	ldr	r3, [pc, #52]	; (800bad4 <prvCheckTasksWaitingTermination+0x54>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	3b01      	subs	r3, #1
 800baa4:	4a0b      	ldr	r2, [pc, #44]	; (800bad4 <prvCheckTasksWaitingTermination+0x54>)
 800baa6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800baa8:	4b0b      	ldr	r3, [pc, #44]	; (800bad8 <prvCheckTasksWaitingTermination+0x58>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	3b01      	subs	r3, #1
 800baae:	4a0a      	ldr	r2, [pc, #40]	; (800bad8 <prvCheckTasksWaitingTermination+0x58>)
 800bab0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bab2:	f001 f9df 	bl	800ce74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f000 f810 	bl	800badc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800babc:	4b06      	ldr	r3, [pc, #24]	; (800bad8 <prvCheckTasksWaitingTermination+0x58>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1e1      	bne.n	800ba88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bac4:	bf00      	nop
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	200013d8 	.word	0x200013d8
 800bad4:	20001404 	.word	0x20001404
 800bad8:	200013ec 	.word	0x200013ec

0800badc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800baea:	2b00      	cmp	r3, #0
 800baec:	d108      	bne.n	800bb00 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800baf2:	4618      	mov	r0, r3
 800baf4:	f001 fb7c 	bl	800d1f0 <vPortFree>
				vPortFree( pxTCB );
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f001 fb79 	bl	800d1f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bafe:	e018      	b.n	800bb32 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d103      	bne.n	800bb12 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f001 fb70 	bl	800d1f0 <vPortFree>
	}
 800bb10:	e00f      	b.n	800bb32 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb18:	2b02      	cmp	r3, #2
 800bb1a:	d00a      	beq.n	800bb32 <prvDeleteTCB+0x56>
	__asm volatile
 800bb1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb20:	f383 8811 	msr	BASEPRI, r3
 800bb24:	f3bf 8f6f 	isb	sy
 800bb28:	f3bf 8f4f 	dsb	sy
 800bb2c:	60fb      	str	r3, [r7, #12]
}
 800bb2e:	bf00      	nop
 800bb30:	e7fe      	b.n	800bb30 <prvDeleteTCB+0x54>
	}
 800bb32:	bf00      	nop
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
	...

0800bb3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb42:	4b0c      	ldr	r3, [pc, #48]	; (800bb74 <prvResetNextTaskUnblockTime+0x38>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d104      	bne.n	800bb56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bb4c:	4b0a      	ldr	r3, [pc, #40]	; (800bb78 <prvResetNextTaskUnblockTime+0x3c>)
 800bb4e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bb54:	e008      	b.n	800bb68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb56:	4b07      	ldr	r3, [pc, #28]	; (800bb74 <prvResetNextTaskUnblockTime+0x38>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	68db      	ldr	r3, [r3, #12]
 800bb5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	685b      	ldr	r3, [r3, #4]
 800bb64:	4a04      	ldr	r2, [pc, #16]	; (800bb78 <prvResetNextTaskUnblockTime+0x3c>)
 800bb66:	6013      	str	r3, [r2, #0]
}
 800bb68:	bf00      	nop
 800bb6a:	370c      	adds	r7, #12
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr
 800bb74:	200013bc 	.word	0x200013bc
 800bb78:	20001424 	.word	0x20001424

0800bb7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b083      	sub	sp, #12
 800bb80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bb82:	4b0b      	ldr	r3, [pc, #44]	; (800bbb0 <xTaskGetSchedulerState+0x34>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d102      	bne.n	800bb90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	607b      	str	r3, [r7, #4]
 800bb8e:	e008      	b.n	800bba2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb90:	4b08      	ldr	r3, [pc, #32]	; (800bbb4 <xTaskGetSchedulerState+0x38>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d102      	bne.n	800bb9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bb98:	2302      	movs	r3, #2
 800bb9a:	607b      	str	r3, [r7, #4]
 800bb9c:	e001      	b.n	800bba2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bba2:	687b      	ldr	r3, [r7, #4]
	}
 800bba4:	4618      	mov	r0, r3
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr
 800bbb0:	20001410 	.word	0x20001410
 800bbb4:	2000142c 	.word	0x2000142c

0800bbb8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d051      	beq.n	800bc72 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbd2:	4b2a      	ldr	r3, [pc, #168]	; (800bc7c <xTaskPriorityInherit+0xc4>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d241      	bcs.n	800bc60 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	699b      	ldr	r3, [r3, #24]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	db06      	blt.n	800bbf2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbe4:	4b25      	ldr	r3, [pc, #148]	; (800bc7c <xTaskPriorityInherit+0xc4>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	6959      	ldr	r1, [r3, #20]
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbfa:	4613      	mov	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	4413      	add	r3, r2
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	4a1f      	ldr	r2, [pc, #124]	; (800bc80 <xTaskPriorityInherit+0xc8>)
 800bc04:	4413      	add	r3, r2
 800bc06:	4299      	cmp	r1, r3
 800bc08:	d122      	bne.n	800bc50 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	3304      	adds	r3, #4
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7fe fa58 	bl	800a0c4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bc14:	4b19      	ldr	r3, [pc, #100]	; (800bc7c <xTaskPriorityInherit+0xc4>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc22:	4b18      	ldr	r3, [pc, #96]	; (800bc84 <xTaskPriorityInherit+0xcc>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	429a      	cmp	r2, r3
 800bc28:	d903      	bls.n	800bc32 <xTaskPriorityInherit+0x7a>
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc2e:	4a15      	ldr	r2, [pc, #84]	; (800bc84 <xTaskPriorityInherit+0xcc>)
 800bc30:	6013      	str	r3, [r2, #0]
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc36:	4613      	mov	r3, r2
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	4413      	add	r3, r2
 800bc3c:	009b      	lsls	r3, r3, #2
 800bc3e:	4a10      	ldr	r2, [pc, #64]	; (800bc80 <xTaskPriorityInherit+0xc8>)
 800bc40:	441a      	add	r2, r3
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	3304      	adds	r3, #4
 800bc46:	4619      	mov	r1, r3
 800bc48:	4610      	mov	r0, r2
 800bc4a:	f7fe f9de 	bl	800a00a <vListInsertEnd>
 800bc4e:	e004      	b.n	800bc5a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bc50:	4b0a      	ldr	r3, [pc, #40]	; (800bc7c <xTaskPriorityInherit+0xc4>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	60fb      	str	r3, [r7, #12]
 800bc5e:	e008      	b.n	800bc72 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc64:	4b05      	ldr	r3, [pc, #20]	; (800bc7c <xTaskPriorityInherit+0xc4>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d201      	bcs.n	800bc72 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc72:	68fb      	ldr	r3, [r7, #12]
	}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}
 800bc7c:	20000f30 	.word	0x20000f30
 800bc80:	20000f34 	.word	0x20000f34
 800bc84:	2000140c 	.word	0x2000140c

0800bc88 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b086      	sub	sp, #24
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bc94:	2300      	movs	r3, #0
 800bc96:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d056      	beq.n	800bd4c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bc9e:	4b2e      	ldr	r3, [pc, #184]	; (800bd58 <xTaskPriorityDisinherit+0xd0>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	693a      	ldr	r2, [r7, #16]
 800bca4:	429a      	cmp	r2, r3
 800bca6:	d00a      	beq.n	800bcbe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcac:	f383 8811 	msr	BASEPRI, r3
 800bcb0:	f3bf 8f6f 	isb	sy
 800bcb4:	f3bf 8f4f 	dsb	sy
 800bcb8:	60fb      	str	r3, [r7, #12]
}
 800bcba:	bf00      	nop
 800bcbc:	e7fe      	b.n	800bcbc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10a      	bne.n	800bcdc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcca:	f383 8811 	msr	BASEPRI, r3
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f3bf 8f4f 	dsb	sy
 800bcd6:	60bb      	str	r3, [r7, #8]
}
 800bcd8:	bf00      	nop
 800bcda:	e7fe      	b.n	800bcda <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bce0:	1e5a      	subs	r2, r3, #1
 800bce2:	693b      	ldr	r3, [r7, #16]
 800bce4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcea:	693b      	ldr	r3, [r7, #16]
 800bcec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d02c      	beq.n	800bd4c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d128      	bne.n	800bd4c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	3304      	adds	r3, #4
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7fe f9e0 	bl	800a0c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd10:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd1c:	4b0f      	ldr	r3, [pc, #60]	; (800bd5c <xTaskPriorityDisinherit+0xd4>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d903      	bls.n	800bd2c <xTaskPriorityDisinherit+0xa4>
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd28:	4a0c      	ldr	r2, [pc, #48]	; (800bd5c <xTaskPriorityDisinherit+0xd4>)
 800bd2a:	6013      	str	r3, [r2, #0]
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd30:	4613      	mov	r3, r2
 800bd32:	009b      	lsls	r3, r3, #2
 800bd34:	4413      	add	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	4a09      	ldr	r2, [pc, #36]	; (800bd60 <xTaskPriorityDisinherit+0xd8>)
 800bd3a:	441a      	add	r2, r3
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	3304      	adds	r3, #4
 800bd40:	4619      	mov	r1, r3
 800bd42:	4610      	mov	r0, r2
 800bd44:	f7fe f961 	bl	800a00a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bd48:	2301      	movs	r3, #1
 800bd4a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bd4c:	697b      	ldr	r3, [r7, #20]
	}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	20000f30 	.word	0x20000f30
 800bd5c:	2000140c 	.word	0x2000140c
 800bd60:	20000f34 	.word	0x20000f34

0800bd64 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b088      	sub	sp, #32
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800bd72:	2301      	movs	r3, #1
 800bd74:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d06a      	beq.n	800be52 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bd7c:	69bb      	ldr	r3, [r7, #24]
 800bd7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d10a      	bne.n	800bd9a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800bd84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd88:	f383 8811 	msr	BASEPRI, r3
 800bd8c:	f3bf 8f6f 	isb	sy
 800bd90:	f3bf 8f4f 	dsb	sy
 800bd94:	60fb      	str	r3, [r7, #12]
}
 800bd96:	bf00      	nop
 800bd98:	e7fe      	b.n	800bd98 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bd9a:	69bb      	ldr	r3, [r7, #24]
 800bd9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd9e:	683a      	ldr	r2, [r7, #0]
 800bda0:	429a      	cmp	r2, r3
 800bda2:	d902      	bls.n	800bdaa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	61fb      	str	r3, [r7, #28]
 800bda8:	e002      	b.n	800bdb0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bdaa:	69bb      	ldr	r3, [r7, #24]
 800bdac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdae:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb4:	69fa      	ldr	r2, [r7, #28]
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d04b      	beq.n	800be52 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdbe:	697a      	ldr	r2, [r7, #20]
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d146      	bne.n	800be52 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bdc4:	4b25      	ldr	r3, [pc, #148]	; (800be5c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	69ba      	ldr	r2, [r7, #24]
 800bdca:	429a      	cmp	r2, r3
 800bdcc:	d10a      	bne.n	800bde4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800bdce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd2:	f383 8811 	msr	BASEPRI, r3
 800bdd6:	f3bf 8f6f 	isb	sy
 800bdda:	f3bf 8f4f 	dsb	sy
 800bdde:	60bb      	str	r3, [r7, #8]
}
 800bde0:	bf00      	nop
 800bde2:	e7fe      	b.n	800bde2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bdea:	69bb      	ldr	r3, [r7, #24]
 800bdec:	69fa      	ldr	r2, [r7, #28]
 800bdee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	699b      	ldr	r3, [r3, #24]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	db04      	blt.n	800be02 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bdf8:	69fb      	ldr	r3, [r7, #28]
 800bdfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800be02:	69bb      	ldr	r3, [r7, #24]
 800be04:	6959      	ldr	r1, [r3, #20]
 800be06:	693a      	ldr	r2, [r7, #16]
 800be08:	4613      	mov	r3, r2
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	4413      	add	r3, r2
 800be0e:	009b      	lsls	r3, r3, #2
 800be10:	4a13      	ldr	r2, [pc, #76]	; (800be60 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800be12:	4413      	add	r3, r2
 800be14:	4299      	cmp	r1, r3
 800be16:	d11c      	bne.n	800be52 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be18:	69bb      	ldr	r3, [r7, #24]
 800be1a:	3304      	adds	r3, #4
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7fe f951 	bl	800a0c4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be26:	4b0f      	ldr	r3, [pc, #60]	; (800be64 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d903      	bls.n	800be36 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800be2e:	69bb      	ldr	r3, [r7, #24]
 800be30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be32:	4a0c      	ldr	r2, [pc, #48]	; (800be64 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800be34:	6013      	str	r3, [r2, #0]
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be3a:	4613      	mov	r3, r2
 800be3c:	009b      	lsls	r3, r3, #2
 800be3e:	4413      	add	r3, r2
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	4a07      	ldr	r2, [pc, #28]	; (800be60 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800be44:	441a      	add	r2, r3
 800be46:	69bb      	ldr	r3, [r7, #24]
 800be48:	3304      	adds	r3, #4
 800be4a:	4619      	mov	r1, r3
 800be4c:	4610      	mov	r0, r2
 800be4e:	f7fe f8dc 	bl	800a00a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be52:	bf00      	nop
 800be54:	3720      	adds	r7, #32
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}
 800be5a:	bf00      	nop
 800be5c:	20000f30 	.word	0x20000f30
 800be60:	20000f34 	.word	0x20000f34
 800be64:	2000140c 	.word	0x2000140c

0800be68 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800be68:	b480      	push	{r7}
 800be6a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800be6c:	4b07      	ldr	r3, [pc, #28]	; (800be8c <pvTaskIncrementMutexHeldCount+0x24>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d004      	beq.n	800be7e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800be74:	4b05      	ldr	r3, [pc, #20]	; (800be8c <pvTaskIncrementMutexHeldCount+0x24>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800be7a:	3201      	adds	r2, #1
 800be7c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800be7e:	4b03      	ldr	r3, [pc, #12]	; (800be8c <pvTaskIncrementMutexHeldCount+0x24>)
 800be80:	681b      	ldr	r3, [r3, #0]
	}
 800be82:	4618      	mov	r0, r3
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr
 800be8c:	20000f30 	.word	0x20000f30

0800be90 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800be90:	b580      	push	{r7, lr}
 800be92:	b084      	sub	sp, #16
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800be9a:	f000 ffbb 	bl	800ce14 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800be9e:	4b1e      	ldr	r3, [pc, #120]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d113      	bne.n	800bed0 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800bea8:	4b1b      	ldr	r3, [pc, #108]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2201      	movs	r2, #1
 800beae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00b      	beq.n	800bed0 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800beb8:	2101      	movs	r1, #1
 800beba:	6838      	ldr	r0, [r7, #0]
 800bebc:	f000 fa1e 	bl	800c2fc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800bec0:	4b16      	ldr	r3, [pc, #88]	; (800bf1c <ulTaskNotifyTake+0x8c>)
 800bec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bec6:	601a      	str	r2, [r3, #0]
 800bec8:	f3bf 8f4f 	dsb	sy
 800becc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bed0:	f000 ffd0 	bl	800ce74 <vPortExitCritical>

		taskENTER_CRITICAL();
 800bed4:	f000 ff9e 	bl	800ce14 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800bed8:	4b0f      	ldr	r3, [pc, #60]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bede:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00c      	beq.n	800bf00 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d004      	beq.n	800bef6 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800beec:	4b0a      	ldr	r3, [pc, #40]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2200      	movs	r2, #0
 800bef2:	655a      	str	r2, [r3, #84]	; 0x54
 800bef4:	e004      	b.n	800bf00 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800bef6:	4b08      	ldr	r3, [pc, #32]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	68fa      	ldr	r2, [r7, #12]
 800befc:	3a01      	subs	r2, #1
 800befe:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf00:	4b05      	ldr	r3, [pc, #20]	; (800bf18 <ulTaskNotifyTake+0x88>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	2200      	movs	r2, #0
 800bf06:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800bf0a:	f000 ffb3 	bl	800ce74 <vPortExitCritical>

		return ulReturn;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
	}
 800bf10:	4618      	mov	r0, r3
 800bf12:	3710      	adds	r7, #16
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}
 800bf18:	20000f30 	.word	0x20000f30
 800bf1c:	e000ed04 	.word	0xe000ed04

0800bf20 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b086      	sub	sp, #24
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	607a      	str	r2, [r7, #4]
 800bf2c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800bf2e:	f000 ff71 	bl	800ce14 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bf32:	4b26      	ldr	r3, [pc, #152]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	d01a      	beq.n	800bf76 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800bf40:	4b22      	ldr	r3, [pc, #136]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	43d2      	mvns	r2, r2
 800bf4a:	400a      	ands	r2, r1
 800bf4c:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800bf4e:	4b1f      	ldr	r3, [pc, #124]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	2201      	movs	r2, #1
 800bf54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d00b      	beq.n	800bf76 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bf5e:	2101      	movs	r1, #1
 800bf60:	6838      	ldr	r0, [r7, #0]
 800bf62:	f000 f9cb 	bl	800c2fc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800bf66:	4b1a      	ldr	r3, [pc, #104]	; (800bfd0 <xTaskNotifyWait+0xb0>)
 800bf68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf6c:	601a      	str	r2, [r3, #0]
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bf76:	f000 ff7d 	bl	800ce74 <vPortExitCritical>

		taskENTER_CRITICAL();
 800bf7a:	f000 ff4b 	bl	800ce14 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d004      	beq.n	800bf8e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800bf84:	4b11      	ldr	r3, [pc, #68]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bf8e:	4b0f      	ldr	r3, [pc, #60]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	2b02      	cmp	r3, #2
 800bf9a:	d002      	beq.n	800bfa2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	617b      	str	r3, [r7, #20]
 800bfa0:	e008      	b.n	800bfb4 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800bfa2:	4b0a      	ldr	r3, [pc, #40]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	43d2      	mvns	r2, r2
 800bfac:	400a      	ands	r2, r1
 800bfae:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bfb4:	4b05      	ldr	r3, [pc, #20]	; (800bfcc <xTaskNotifyWait+0xac>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800bfbe:	f000 ff59 	bl	800ce74 <vPortExitCritical>

		return xReturn;
 800bfc2:	697b      	ldr	r3, [r7, #20]
	}
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3718      	adds	r7, #24
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}
 800bfcc:	20000f30 	.word	0x20000f30
 800bfd0:	e000ed04 	.word	0xe000ed04

0800bfd4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b08a      	sub	sp, #40	; 0x28
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d10a      	bne.n	800c004 <xTaskGenericNotify+0x30>
	__asm volatile
 800bfee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bff2:	f383 8811 	msr	BASEPRI, r3
 800bff6:	f3bf 8f6f 	isb	sy
 800bffa:	f3bf 8f4f 	dsb	sy
 800bffe:	61bb      	str	r3, [r7, #24]
}
 800c000:	bf00      	nop
 800c002:	e7fe      	b.n	800c002 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800c008:	f000 ff04 	bl	800ce14 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d003      	beq.n	800c01a <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c012:	6a3b      	ldr	r3, [r7, #32]
 800c014:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c01a:	6a3b      	ldr	r3, [r7, #32]
 800c01c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c020:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c022:	6a3b      	ldr	r3, [r7, #32]
 800c024:	2202      	movs	r2, #2
 800c026:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800c02a:	79fb      	ldrb	r3, [r7, #7]
 800c02c:	2b04      	cmp	r3, #4
 800c02e:	d828      	bhi.n	800c082 <xTaskGenericNotify+0xae>
 800c030:	a201      	add	r2, pc, #4	; (adr r2, 800c038 <xTaskGenericNotify+0x64>)
 800c032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c036:	bf00      	nop
 800c038:	0800c0a3 	.word	0x0800c0a3
 800c03c:	0800c04d 	.word	0x0800c04d
 800c040:	0800c05b 	.word	0x0800c05b
 800c044:	0800c067 	.word	0x0800c067
 800c048:	0800c06f 	.word	0x0800c06f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c04c:	6a3b      	ldr	r3, [r7, #32]
 800c04e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	431a      	orrs	r2, r3
 800c054:	6a3b      	ldr	r3, [r7, #32]
 800c056:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c058:	e026      	b.n	800c0a8 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c05a:	6a3b      	ldr	r3, [r7, #32]
 800c05c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c05e:	1c5a      	adds	r2, r3, #1
 800c060:	6a3b      	ldr	r3, [r7, #32]
 800c062:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c064:	e020      	b.n	800c0a8 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c066:	6a3b      	ldr	r3, [r7, #32]
 800c068:	68ba      	ldr	r2, [r7, #8]
 800c06a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c06c:	e01c      	b.n	800c0a8 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c06e:	7ffb      	ldrb	r3, [r7, #31]
 800c070:	2b02      	cmp	r3, #2
 800c072:	d003      	beq.n	800c07c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c074:	6a3b      	ldr	r3, [r7, #32]
 800c076:	68ba      	ldr	r2, [r7, #8]
 800c078:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c07a:	e015      	b.n	800c0a8 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800c07c:	2300      	movs	r3, #0
 800c07e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800c080:	e012      	b.n	800c0a8 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c082:	6a3b      	ldr	r3, [r7, #32]
 800c084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08a:	d00c      	beq.n	800c0a6 <xTaskGenericNotify+0xd2>
	__asm volatile
 800c08c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c090:	f383 8811 	msr	BASEPRI, r3
 800c094:	f3bf 8f6f 	isb	sy
 800c098:	f3bf 8f4f 	dsb	sy
 800c09c:	617b      	str	r3, [r7, #20]
}
 800c09e:	bf00      	nop
 800c0a0:	e7fe      	b.n	800c0a0 <xTaskGenericNotify+0xcc>
					break;
 800c0a2:	bf00      	nop
 800c0a4:	e000      	b.n	800c0a8 <xTaskGenericNotify+0xd4>

					break;
 800c0a6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c0a8:	7ffb      	ldrb	r3, [r7, #31]
 800c0aa:	2b01      	cmp	r3, #1
 800c0ac:	d13a      	bne.n	800c124 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0ae:	6a3b      	ldr	r3, [r7, #32]
 800c0b0:	3304      	adds	r3, #4
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7fe f806 	bl	800a0c4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800c0b8:	6a3b      	ldr	r3, [r7, #32]
 800c0ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0bc:	4b1d      	ldr	r3, [pc, #116]	; (800c134 <xTaskGenericNotify+0x160>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	429a      	cmp	r2, r3
 800c0c2:	d903      	bls.n	800c0cc <xTaskGenericNotify+0xf8>
 800c0c4:	6a3b      	ldr	r3, [r7, #32]
 800c0c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c8:	4a1a      	ldr	r2, [pc, #104]	; (800c134 <xTaskGenericNotify+0x160>)
 800c0ca:	6013      	str	r3, [r2, #0]
 800c0cc:	6a3b      	ldr	r3, [r7, #32]
 800c0ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d0:	4613      	mov	r3, r2
 800c0d2:	009b      	lsls	r3, r3, #2
 800c0d4:	4413      	add	r3, r2
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	4a17      	ldr	r2, [pc, #92]	; (800c138 <xTaskGenericNotify+0x164>)
 800c0da:	441a      	add	r2, r3
 800c0dc:	6a3b      	ldr	r3, [r7, #32]
 800c0de:	3304      	adds	r3, #4
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	4610      	mov	r0, r2
 800c0e4:	f7fd ff91 	bl	800a00a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c0e8:	6a3b      	ldr	r3, [r7, #32]
 800c0ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d00a      	beq.n	800c106 <xTaskGenericNotify+0x132>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	613b      	str	r3, [r7, #16]
}
 800c102:	bf00      	nop
 800c104:	e7fe      	b.n	800c104 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c106:	6a3b      	ldr	r3, [r7, #32]
 800c108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c10a:	4b0c      	ldr	r3, [pc, #48]	; (800c13c <xTaskGenericNotify+0x168>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c110:	429a      	cmp	r2, r3
 800c112:	d907      	bls.n	800c124 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800c114:	4b0a      	ldr	r3, [pc, #40]	; (800c140 <xTaskGenericNotify+0x16c>)
 800c116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c11a:	601a      	str	r2, [r3, #0]
 800c11c:	f3bf 8f4f 	dsb	sy
 800c120:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c124:	f000 fea6 	bl	800ce74 <vPortExitCritical>

		return xReturn;
 800c128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3728      	adds	r7, #40	; 0x28
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
 800c132:	bf00      	nop
 800c134:	2000140c 	.word	0x2000140c
 800c138:	20000f34 	.word	0x20000f34
 800c13c:	20000f30 	.word	0x20000f30
 800c140:	e000ed04 	.word	0xe000ed04

0800c144 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c144:	b580      	push	{r7, lr}
 800c146:	b08e      	sub	sp, #56	; 0x38
 800c148:	af00      	add	r7, sp, #0
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	60b9      	str	r1, [r7, #8]
 800c14e:	603b      	str	r3, [r7, #0]
 800c150:	4613      	mov	r3, r2
 800c152:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800c154:	2301      	movs	r3, #1
 800c156:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d10a      	bne.n	800c174 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800c15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c162:	f383 8811 	msr	BASEPRI, r3
 800c166:	f3bf 8f6f 	isb	sy
 800c16a:	f3bf 8f4f 	dsb	sy
 800c16e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c170:	bf00      	nop
 800c172:	e7fe      	b.n	800c172 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c174:	f000 ff30 	bl	800cfd8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800c17c:	f3ef 8211 	mrs	r2, BASEPRI
 800c180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c184:	f383 8811 	msr	BASEPRI, r3
 800c188:	f3bf 8f6f 	isb	sy
 800c18c:	f3bf 8f4f 	dsb	sy
 800c190:	623a      	str	r2, [r7, #32]
 800c192:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800c194:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c196:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d003      	beq.n	800c1a6 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800c1ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b2:	2202      	movs	r2, #2
 800c1b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800c1b8:	79fb      	ldrb	r3, [r7, #7]
 800c1ba:	2b04      	cmp	r3, #4
 800c1bc:	d828      	bhi.n	800c210 <xTaskGenericNotifyFromISR+0xcc>
 800c1be:	a201      	add	r2, pc, #4	; (adr r2, 800c1c4 <xTaskGenericNotifyFromISR+0x80>)
 800c1c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1c4:	0800c231 	.word	0x0800c231
 800c1c8:	0800c1d9 	.word	0x0800c1d9
 800c1cc:	0800c1e7 	.word	0x0800c1e7
 800c1d0:	0800c1f3 	.word	0x0800c1f3
 800c1d4:	0800c1fb 	.word	0x0800c1fb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800c1d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	431a      	orrs	r2, r3
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c1e4:	e027      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800c1e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ee:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c1f0:	e021      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800c1f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f4:	68ba      	ldr	r2, [r7, #8]
 800c1f6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800c1f8:	e01d      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c1fa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d003      	beq.n	800c20a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800c202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c204:	68ba      	ldr	r2, [r7, #8]
 800c206:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800c208:	e015      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800c20a:	2300      	movs	r3, #0
 800c20c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800c20e:	e012      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800c210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c214:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c218:	d00c      	beq.n	800c234 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800c21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c21e:	f383 8811 	msr	BASEPRI, r3
 800c222:	f3bf 8f6f 	isb	sy
 800c226:	f3bf 8f4f 	dsb	sy
 800c22a:	61bb      	str	r3, [r7, #24]
}
 800c22c:	bf00      	nop
 800c22e:	e7fe      	b.n	800c22e <xTaskGenericNotifyFromISR+0xea>
					break;
 800c230:	bf00      	nop
 800c232:	e000      	b.n	800c236 <xTaskGenericNotifyFromISR+0xf2>
					break;
 800c234:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c236:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c23a:	2b01      	cmp	r3, #1
 800c23c:	d146      	bne.n	800c2cc <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c242:	2b00      	cmp	r3, #0
 800c244:	d00a      	beq.n	800c25c <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800c246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c24a:	f383 8811 	msr	BASEPRI, r3
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f3bf 8f4f 	dsb	sy
 800c256:	617b      	str	r3, [r7, #20]
}
 800c258:	bf00      	nop
 800c25a:	e7fe      	b.n	800c25a <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c25c:	4b21      	ldr	r3, [pc, #132]	; (800c2e4 <xTaskGenericNotifyFromISR+0x1a0>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d11d      	bne.n	800c2a0 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c266:	3304      	adds	r3, #4
 800c268:	4618      	mov	r0, r3
 800c26a:	f7fd ff2b 	bl	800a0c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c272:	4b1d      	ldr	r3, [pc, #116]	; (800c2e8 <xTaskGenericNotifyFromISR+0x1a4>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	429a      	cmp	r2, r3
 800c278:	d903      	bls.n	800c282 <xTaskGenericNotifyFromISR+0x13e>
 800c27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c27c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c27e:	4a1a      	ldr	r2, [pc, #104]	; (800c2e8 <xTaskGenericNotifyFromISR+0x1a4>)
 800c280:	6013      	str	r3, [r2, #0]
 800c282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c286:	4613      	mov	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4a17      	ldr	r2, [pc, #92]	; (800c2ec <xTaskGenericNotifyFromISR+0x1a8>)
 800c290:	441a      	add	r2, r3
 800c292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c294:	3304      	adds	r3, #4
 800c296:	4619      	mov	r1, r3
 800c298:	4610      	mov	r0, r2
 800c29a:	f7fd feb6 	bl	800a00a <vListInsertEnd>
 800c29e:	e005      	b.n	800c2ac <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a2:	3318      	adds	r3, #24
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	4812      	ldr	r0, [pc, #72]	; (800c2f0 <xTaskGenericNotifyFromISR+0x1ac>)
 800c2a8:	f7fd feaf 	bl	800a00a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2b0:	4b10      	ldr	r3, [pc, #64]	; (800c2f4 <xTaskGenericNotifyFromISR+0x1b0>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d908      	bls.n	800c2cc <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c2ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d002      	beq.n	800c2c6 <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c2c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c2c6:	4b0c      	ldr	r3, [pc, #48]	; (800c2f8 <xTaskGenericNotifyFromISR+0x1b4>)
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	601a      	str	r2, [r3, #0]
 800c2cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ce:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c2d0:	693b      	ldr	r3, [r7, #16]
 800c2d2:	f383 8811 	msr	BASEPRI, r3
}
 800c2d6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800c2d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3738      	adds	r7, #56	; 0x38
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	2000142c 	.word	0x2000142c
 800c2e8:	2000140c 	.word	0x2000140c
 800c2ec:	20000f34 	.word	0x20000f34
 800c2f0:	200013c4 	.word	0x200013c4
 800c2f4:	20000f30 	.word	0x20000f30
 800c2f8:	20001418 	.word	0x20001418

0800c2fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b084      	sub	sp, #16
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
 800c304:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c306:	4b21      	ldr	r3, [pc, #132]	; (800c38c <prvAddCurrentTaskToDelayedList+0x90>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c30c:	4b20      	ldr	r3, [pc, #128]	; (800c390 <prvAddCurrentTaskToDelayedList+0x94>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	3304      	adds	r3, #4
 800c312:	4618      	mov	r0, r3
 800c314:	f7fd fed6 	bl	800a0c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c31e:	d10a      	bne.n	800c336 <prvAddCurrentTaskToDelayedList+0x3a>
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d007      	beq.n	800c336 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c326:	4b1a      	ldr	r3, [pc, #104]	; (800c390 <prvAddCurrentTaskToDelayedList+0x94>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	3304      	adds	r3, #4
 800c32c:	4619      	mov	r1, r3
 800c32e:	4819      	ldr	r0, [pc, #100]	; (800c394 <prvAddCurrentTaskToDelayedList+0x98>)
 800c330:	f7fd fe6b 	bl	800a00a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c334:	e026      	b.n	800c384 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c336:	68fa      	ldr	r2, [r7, #12]
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	4413      	add	r3, r2
 800c33c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c33e:	4b14      	ldr	r3, [pc, #80]	; (800c390 <prvAddCurrentTaskToDelayedList+0x94>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	68ba      	ldr	r2, [r7, #8]
 800c344:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c346:	68ba      	ldr	r2, [r7, #8]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d209      	bcs.n	800c362 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c34e:	4b12      	ldr	r3, [pc, #72]	; (800c398 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c350:	681a      	ldr	r2, [r3, #0]
 800c352:	4b0f      	ldr	r3, [pc, #60]	; (800c390 <prvAddCurrentTaskToDelayedList+0x94>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3304      	adds	r3, #4
 800c358:	4619      	mov	r1, r3
 800c35a:	4610      	mov	r0, r2
 800c35c:	f7fd fe79 	bl	800a052 <vListInsert>
}
 800c360:	e010      	b.n	800c384 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c362:	4b0e      	ldr	r3, [pc, #56]	; (800c39c <prvAddCurrentTaskToDelayedList+0xa0>)
 800c364:	681a      	ldr	r2, [r3, #0]
 800c366:	4b0a      	ldr	r3, [pc, #40]	; (800c390 <prvAddCurrentTaskToDelayedList+0x94>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	3304      	adds	r3, #4
 800c36c:	4619      	mov	r1, r3
 800c36e:	4610      	mov	r0, r2
 800c370:	f7fd fe6f 	bl	800a052 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c374:	4b0a      	ldr	r3, [pc, #40]	; (800c3a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	68ba      	ldr	r2, [r7, #8]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d202      	bcs.n	800c384 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c37e:	4a08      	ldr	r2, [pc, #32]	; (800c3a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	6013      	str	r3, [r2, #0]
}
 800c384:	bf00      	nop
 800c386:	3710      	adds	r7, #16
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}
 800c38c:	20001408 	.word	0x20001408
 800c390:	20000f30 	.word	0x20000f30
 800c394:	200013f0 	.word	0x200013f0
 800c398:	200013c0 	.word	0x200013c0
 800c39c:	200013bc 	.word	0x200013bc
 800c3a0:	20001424 	.word	0x20001424

0800c3a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b08a      	sub	sp, #40	; 0x28
 800c3a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c3ae:	f000 fba1 	bl	800caf4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c3b2:	4b1c      	ldr	r3, [pc, #112]	; (800c424 <xTimerCreateTimerTask+0x80>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d021      	beq.n	800c3fe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c3c2:	1d3a      	adds	r2, r7, #4
 800c3c4:	f107 0108 	add.w	r1, r7, #8
 800c3c8:	f107 030c 	add.w	r3, r7, #12
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f7fd fdd5 	bl	8009f7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c3d2:	6879      	ldr	r1, [r7, #4]
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	9202      	str	r2, [sp, #8]
 800c3da:	9301      	str	r3, [sp, #4]
 800c3dc:	2302      	movs	r3, #2
 800c3de:	9300      	str	r3, [sp, #0]
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	460a      	mov	r2, r1
 800c3e4:	4910      	ldr	r1, [pc, #64]	; (800c428 <xTimerCreateTimerTask+0x84>)
 800c3e6:	4811      	ldr	r0, [pc, #68]	; (800c42c <xTimerCreateTimerTask+0x88>)
 800c3e8:	f7fe fd98 	bl	800af1c <xTaskCreateStatic>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	4a10      	ldr	r2, [pc, #64]	; (800c430 <xTimerCreateTimerTask+0x8c>)
 800c3f0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c3f2:	4b0f      	ldr	r3, [pc, #60]	; (800c430 <xTimerCreateTimerTask+0x8c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d001      	beq.n	800c3fe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d10a      	bne.n	800c41a <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c404:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c408:	f383 8811 	msr	BASEPRI, r3
 800c40c:	f3bf 8f6f 	isb	sy
 800c410:	f3bf 8f4f 	dsb	sy
 800c414:	613b      	str	r3, [r7, #16]
}
 800c416:	bf00      	nop
 800c418:	e7fe      	b.n	800c418 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c41a:	697b      	ldr	r3, [r7, #20]
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3718      	adds	r7, #24
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}
 800c424:	20001460 	.word	0x20001460
 800c428:	0800f050 	.word	0x0800f050
 800c42c:	0800c69d 	.word	0x0800c69d
 800c430:	20001464 	.word	0x20001464

0800c434 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c434:	b580      	push	{r7, lr}
 800c436:	b088      	sub	sp, #32
 800c438:	af02      	add	r7, sp, #8
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	607a      	str	r2, [r7, #4]
 800c440:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c442:	202c      	movs	r0, #44	; 0x2c
 800c444:	f000 fe08 	bl	800d058 <pvPortMalloc>
 800c448:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00d      	beq.n	800c46c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	2200      	movs	r2, #0
 800c454:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	9301      	str	r3, [sp, #4]
 800c45c:	6a3b      	ldr	r3, [r7, #32]
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	687a      	ldr	r2, [r7, #4]
 800c464:	68b9      	ldr	r1, [r7, #8]
 800c466:	68f8      	ldr	r0, [r7, #12]
 800c468:	f000 f843 	bl	800c4f2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c46c:	697b      	ldr	r3, [r7, #20]
	}
 800c46e:	4618      	mov	r0, r3
 800c470:	3718      	adds	r7, #24
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}

0800c476 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c476:	b580      	push	{r7, lr}
 800c478:	b08a      	sub	sp, #40	; 0x28
 800c47a:	af02      	add	r7, sp, #8
 800c47c:	60f8      	str	r0, [r7, #12]
 800c47e:	60b9      	str	r1, [r7, #8]
 800c480:	607a      	str	r2, [r7, #4]
 800c482:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c484:	232c      	movs	r3, #44	; 0x2c
 800c486:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c488:	693b      	ldr	r3, [r7, #16]
 800c48a:	2b2c      	cmp	r3, #44	; 0x2c
 800c48c:	d00a      	beq.n	800c4a4 <xTimerCreateStatic+0x2e>
	__asm volatile
 800c48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c492:	f383 8811 	msr	BASEPRI, r3
 800c496:	f3bf 8f6f 	isb	sy
 800c49a:	f3bf 8f4f 	dsb	sy
 800c49e:	61bb      	str	r3, [r7, #24]
}
 800c4a0:	bf00      	nop
 800c4a2:	e7fe      	b.n	800c4a2 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c4a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800c4a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d10a      	bne.n	800c4c2 <xTimerCreateStatic+0x4c>
	__asm volatile
 800c4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4b0:	f383 8811 	msr	BASEPRI, r3
 800c4b4:	f3bf 8f6f 	isb	sy
 800c4b8:	f3bf 8f4f 	dsb	sy
 800c4bc:	617b      	str	r3, [r7, #20]
}
 800c4be:	bf00      	nop
 800c4c0:	e7fe      	b.n	800c4c0 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800c4c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c4:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800c4c6:	69fb      	ldr	r3, [r7, #28]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d00d      	beq.n	800c4e8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800c4cc:	69fb      	ldr	r3, [r7, #28]
 800c4ce:	2202      	movs	r2, #2
 800c4d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c4d4:	69fb      	ldr	r3, [r7, #28]
 800c4d6:	9301      	str	r3, [sp, #4]
 800c4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4da:	9300      	str	r3, [sp, #0]
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	687a      	ldr	r2, [r7, #4]
 800c4e0:	68b9      	ldr	r1, [r7, #8]
 800c4e2:	68f8      	ldr	r0, [r7, #12]
 800c4e4:	f000 f805 	bl	800c4f2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c4e8:	69fb      	ldr	r3, [r7, #28]
	}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3720      	adds	r7, #32
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}

0800c4f2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800c4f2:	b580      	push	{r7, lr}
 800c4f4:	b086      	sub	sp, #24
 800c4f6:	af00      	add	r7, sp, #0
 800c4f8:	60f8      	str	r0, [r7, #12]
 800c4fa:	60b9      	str	r1, [r7, #8]
 800c4fc:	607a      	str	r2, [r7, #4]
 800c4fe:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800c500:	68bb      	ldr	r3, [r7, #8]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d10a      	bne.n	800c51c <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800c506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c50a:	f383 8811 	msr	BASEPRI, r3
 800c50e:	f3bf 8f6f 	isb	sy
 800c512:	f3bf 8f4f 	dsb	sy
 800c516:	617b      	str	r3, [r7, #20]
}
 800c518:	bf00      	nop
 800c51a:	e7fe      	b.n	800c51a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800c51c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d01e      	beq.n	800c560 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800c522:	f000 fae7 	bl	800caf4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800c526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c528:	68fa      	ldr	r2, [r7, #12]
 800c52a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800c52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c52e:	68ba      	ldr	r2, [r7, #8]
 800c530:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800c532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c534:	683a      	ldr	r2, [r7, #0]
 800c536:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800c538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c53a:	6a3a      	ldr	r2, [r7, #32]
 800c53c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800c53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c540:	3304      	adds	r3, #4
 800c542:	4618      	mov	r0, r3
 800c544:	f7fd fd54 	bl	8009ff0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d008      	beq.n	800c560 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800c54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c550:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c554:	f043 0304 	orr.w	r3, r3, #4
 800c558:	b2da      	uxtb	r2, r3
 800c55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c55c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800c560:	bf00      	nop
 800c562:	3718      	adds	r7, #24
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}

0800c568 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b08a      	sub	sp, #40	; 0x28
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	60f8      	str	r0, [r7, #12]
 800c570:	60b9      	str	r1, [r7, #8]
 800c572:	607a      	str	r2, [r7, #4]
 800c574:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c576:	2300      	movs	r3, #0
 800c578:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d10a      	bne.n	800c596 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c584:	f383 8811 	msr	BASEPRI, r3
 800c588:	f3bf 8f6f 	isb	sy
 800c58c:	f3bf 8f4f 	dsb	sy
 800c590:	623b      	str	r3, [r7, #32]
}
 800c592:	bf00      	nop
 800c594:	e7fe      	b.n	800c594 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c596:	4b1a      	ldr	r3, [pc, #104]	; (800c600 <xTimerGenericCommand+0x98>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d02a      	beq.n	800c5f4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	2b05      	cmp	r3, #5
 800c5ae:	dc18      	bgt.n	800c5e2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c5b0:	f7ff fae4 	bl	800bb7c <xTaskGetSchedulerState>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b02      	cmp	r3, #2
 800c5b8:	d109      	bne.n	800c5ce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c5ba:	4b11      	ldr	r3, [pc, #68]	; (800c600 <xTimerGenericCommand+0x98>)
 800c5bc:	6818      	ldr	r0, [r3, #0]
 800c5be:	f107 0110 	add.w	r1, r7, #16
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5c6:	f7fd ff4f 	bl	800a468 <xQueueGenericSend>
 800c5ca:	6278      	str	r0, [r7, #36]	; 0x24
 800c5cc:	e012      	b.n	800c5f4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c5ce:	4b0c      	ldr	r3, [pc, #48]	; (800c600 <xTimerGenericCommand+0x98>)
 800c5d0:	6818      	ldr	r0, [r3, #0]
 800c5d2:	f107 0110 	add.w	r1, r7, #16
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	2200      	movs	r2, #0
 800c5da:	f7fd ff45 	bl	800a468 <xQueueGenericSend>
 800c5de:	6278      	str	r0, [r7, #36]	; 0x24
 800c5e0:	e008      	b.n	800c5f4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c5e2:	4b07      	ldr	r3, [pc, #28]	; (800c600 <xTimerGenericCommand+0x98>)
 800c5e4:	6818      	ldr	r0, [r3, #0]
 800c5e6:	f107 0110 	add.w	r1, r7, #16
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	683a      	ldr	r2, [r7, #0]
 800c5ee:	f7fe f839 	bl	800a664 <xQueueGenericSendFromISR>
 800c5f2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3728      	adds	r7, #40	; 0x28
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	20001460 	.word	0x20001460

0800c604 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b088      	sub	sp, #32
 800c608:	af02      	add	r7, sp, #8
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c60e:	4b22      	ldr	r3, [pc, #136]	; (800c698 <prvProcessExpiredTimer+0x94>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	68db      	ldr	r3, [r3, #12]
 800c614:	68db      	ldr	r3, [r3, #12]
 800c616:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	3304      	adds	r3, #4
 800c61c:	4618      	mov	r0, r3
 800c61e:	f7fd fd51 	bl	800a0c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c628:	f003 0304 	and.w	r3, r3, #4
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d022      	beq.n	800c676 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c630:	697b      	ldr	r3, [r7, #20]
 800c632:	699a      	ldr	r2, [r3, #24]
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	18d1      	adds	r1, r2, r3
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	683a      	ldr	r2, [r7, #0]
 800c63c:	6978      	ldr	r0, [r7, #20]
 800c63e:	f000 f8d1 	bl	800c7e4 <prvInsertTimerInActiveList>
 800c642:	4603      	mov	r3, r0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d01f      	beq.n	800c688 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c648:	2300      	movs	r3, #0
 800c64a:	9300      	str	r3, [sp, #0]
 800c64c:	2300      	movs	r3, #0
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	2100      	movs	r1, #0
 800c652:	6978      	ldr	r0, [r7, #20]
 800c654:	f7ff ff88 	bl	800c568 <xTimerGenericCommand>
 800c658:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d113      	bne.n	800c688 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c664:	f383 8811 	msr	BASEPRI, r3
 800c668:	f3bf 8f6f 	isb	sy
 800c66c:	f3bf 8f4f 	dsb	sy
 800c670:	60fb      	str	r3, [r7, #12]
}
 800c672:	bf00      	nop
 800c674:	e7fe      	b.n	800c674 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c67c:	f023 0301 	bic.w	r3, r3, #1
 800c680:	b2da      	uxtb	r2, r3
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c688:	697b      	ldr	r3, [r7, #20]
 800c68a:	6a1b      	ldr	r3, [r3, #32]
 800c68c:	6978      	ldr	r0, [r7, #20]
 800c68e:	4798      	blx	r3
}
 800c690:	bf00      	nop
 800c692:	3718      	adds	r7, #24
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	20001458 	.word	0x20001458

0800c69c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b084      	sub	sp, #16
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6a4:	f107 0308 	add.w	r3, r7, #8
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f000 f857 	bl	800c75c <prvGetNextExpireTime>
 800c6ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c6b0:	68bb      	ldr	r3, [r7, #8]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	68f8      	ldr	r0, [r7, #12]
 800c6b6:	f000 f803 	bl	800c6c0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c6ba:	f000 f8d5 	bl	800c868 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c6be:	e7f1      	b.n	800c6a4 <prvTimerTask+0x8>

0800c6c0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b084      	sub	sp, #16
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c6ca:	f7fe fe63 	bl	800b394 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c6ce:	f107 0308 	add.w	r3, r7, #8
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f000 f866 	bl	800c7a4 <prvSampleTimeNow>
 800c6d8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d130      	bne.n	800c742 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d10a      	bne.n	800c6fc <prvProcessTimerOrBlockTask+0x3c>
 800c6e6:	687a      	ldr	r2, [r7, #4]
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d806      	bhi.n	800c6fc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c6ee:	f7fe fe5f 	bl	800b3b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c6f2:	68f9      	ldr	r1, [r7, #12]
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f7ff ff85 	bl	800c604 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c6fa:	e024      	b.n	800c746 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d008      	beq.n	800c714 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c702:	4b13      	ldr	r3, [pc, #76]	; (800c750 <prvProcessTimerOrBlockTask+0x90>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d101      	bne.n	800c710 <prvProcessTimerOrBlockTask+0x50>
 800c70c:	2301      	movs	r3, #1
 800c70e:	e000      	b.n	800c712 <prvProcessTimerOrBlockTask+0x52>
 800c710:	2300      	movs	r3, #0
 800c712:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c714:	4b0f      	ldr	r3, [pc, #60]	; (800c754 <prvProcessTimerOrBlockTask+0x94>)
 800c716:	6818      	ldr	r0, [r3, #0]
 800c718:	687a      	ldr	r2, [r7, #4]
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	1ad3      	subs	r3, r2, r3
 800c71e:	683a      	ldr	r2, [r7, #0]
 800c720:	4619      	mov	r1, r3
 800c722:	f7fe fbc7 	bl	800aeb4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c726:	f7fe fe43 	bl	800b3b0 <xTaskResumeAll>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c730:	4b09      	ldr	r3, [pc, #36]	; (800c758 <prvProcessTimerOrBlockTask+0x98>)
 800c732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c736:	601a      	str	r2, [r3, #0]
 800c738:	f3bf 8f4f 	dsb	sy
 800c73c:	f3bf 8f6f 	isb	sy
}
 800c740:	e001      	b.n	800c746 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c742:	f7fe fe35 	bl	800b3b0 <xTaskResumeAll>
}
 800c746:	bf00      	nop
 800c748:	3710      	adds	r7, #16
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop
 800c750:	2000145c 	.word	0x2000145c
 800c754:	20001460 	.word	0x20001460
 800c758:	e000ed04 	.word	0xe000ed04

0800c75c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c764:	4b0e      	ldr	r3, [pc, #56]	; (800c7a0 <prvGetNextExpireTime+0x44>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d101      	bne.n	800c772 <prvGetNextExpireTime+0x16>
 800c76e:	2201      	movs	r2, #1
 800c770:	e000      	b.n	800c774 <prvGetNextExpireTime+0x18>
 800c772:	2200      	movs	r2, #0
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d105      	bne.n	800c78c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c780:	4b07      	ldr	r3, [pc, #28]	; (800c7a0 <prvGetNextExpireTime+0x44>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68db      	ldr	r3, [r3, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	60fb      	str	r3, [r7, #12]
 800c78a:	e001      	b.n	800c790 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c78c:	2300      	movs	r3, #0
 800c78e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c790:	68fb      	ldr	r3, [r7, #12]
}
 800c792:	4618      	mov	r0, r3
 800c794:	3714      	adds	r7, #20
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr
 800c79e:	bf00      	nop
 800c7a0:	20001458 	.word	0x20001458

0800c7a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c7ac:	f7fe fe9e 	bl	800b4ec <xTaskGetTickCount>
 800c7b0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c7b2:	4b0b      	ldr	r3, [pc, #44]	; (800c7e0 <prvSampleTimeNow+0x3c>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	68fa      	ldr	r2, [r7, #12]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d205      	bcs.n	800c7c8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c7bc:	f000 f936 	bl	800ca2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	601a      	str	r2, [r3, #0]
 800c7c6:	e002      	b.n	800c7ce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c7ce:	4a04      	ldr	r2, [pc, #16]	; (800c7e0 <prvSampleTimeNow+0x3c>)
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
}
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop
 800c7e0:	20001468 	.word	0x20001468

0800c7e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b086      	sub	sp, #24
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	60f8      	str	r0, [r7, #12]
 800c7ec:	60b9      	str	r1, [r7, #8]
 800c7ee:	607a      	str	r2, [r7, #4]
 800c7f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	68ba      	ldr	r2, [r7, #8]
 800c7fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	68fa      	ldr	r2, [r7, #12]
 800c800:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c802:	68ba      	ldr	r2, [r7, #8]
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	429a      	cmp	r2, r3
 800c808:	d812      	bhi.n	800c830 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c80a:	687a      	ldr	r2, [r7, #4]
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	1ad2      	subs	r2, r2, r3
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	699b      	ldr	r3, [r3, #24]
 800c814:	429a      	cmp	r2, r3
 800c816:	d302      	bcc.n	800c81e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c818:	2301      	movs	r3, #1
 800c81a:	617b      	str	r3, [r7, #20]
 800c81c:	e01b      	b.n	800c856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c81e:	4b10      	ldr	r3, [pc, #64]	; (800c860 <prvInsertTimerInActiveList+0x7c>)
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	3304      	adds	r3, #4
 800c826:	4619      	mov	r1, r3
 800c828:	4610      	mov	r0, r2
 800c82a:	f7fd fc12 	bl	800a052 <vListInsert>
 800c82e:	e012      	b.n	800c856 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c830:	687a      	ldr	r2, [r7, #4]
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	429a      	cmp	r2, r3
 800c836:	d206      	bcs.n	800c846 <prvInsertTimerInActiveList+0x62>
 800c838:	68ba      	ldr	r2, [r7, #8]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d302      	bcc.n	800c846 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c840:	2301      	movs	r3, #1
 800c842:	617b      	str	r3, [r7, #20]
 800c844:	e007      	b.n	800c856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c846:	4b07      	ldr	r3, [pc, #28]	; (800c864 <prvInsertTimerInActiveList+0x80>)
 800c848:	681a      	ldr	r2, [r3, #0]
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	3304      	adds	r3, #4
 800c84e:	4619      	mov	r1, r3
 800c850:	4610      	mov	r0, r2
 800c852:	f7fd fbfe 	bl	800a052 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c856:	697b      	ldr	r3, [r7, #20]
}
 800c858:	4618      	mov	r0, r3
 800c85a:	3718      	adds	r7, #24
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}
 800c860:	2000145c 	.word	0x2000145c
 800c864:	20001458 	.word	0x20001458

0800c868 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b08e      	sub	sp, #56	; 0x38
 800c86c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c86e:	e0ca      	b.n	800ca06 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2b00      	cmp	r3, #0
 800c874:	da18      	bge.n	800c8a8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c876:	1d3b      	adds	r3, r7, #4
 800c878:	3304      	adds	r3, #4
 800c87a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c87c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d10a      	bne.n	800c898 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c886:	f383 8811 	msr	BASEPRI, r3
 800c88a:	f3bf 8f6f 	isb	sy
 800c88e:	f3bf 8f4f 	dsb	sy
 800c892:	61fb      	str	r3, [r7, #28]
}
 800c894:	bf00      	nop
 800c896:	e7fe      	b.n	800c896 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c89e:	6850      	ldr	r0, [r2, #4]
 800c8a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8a2:	6892      	ldr	r2, [r2, #8]
 800c8a4:	4611      	mov	r1, r2
 800c8a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	f2c0 80ab 	blt.w	800ca06 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8b6:	695b      	ldr	r3, [r3, #20]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d004      	beq.n	800c8c6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8be:	3304      	adds	r3, #4
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	f7fd fbff 	bl	800a0c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c8c6:	463b      	mov	r3, r7
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7ff ff6b 	bl	800c7a4 <prvSampleTimeNow>
 800c8ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	2b09      	cmp	r3, #9
 800c8d4:	f200 8096 	bhi.w	800ca04 <prvProcessReceivedCommands+0x19c>
 800c8d8:	a201      	add	r2, pc, #4	; (adr r2, 800c8e0 <prvProcessReceivedCommands+0x78>)
 800c8da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8de:	bf00      	nop
 800c8e0:	0800c909 	.word	0x0800c909
 800c8e4:	0800c909 	.word	0x0800c909
 800c8e8:	0800c909 	.word	0x0800c909
 800c8ec:	0800c97d 	.word	0x0800c97d
 800c8f0:	0800c991 	.word	0x0800c991
 800c8f4:	0800c9db 	.word	0x0800c9db
 800c8f8:	0800c909 	.word	0x0800c909
 800c8fc:	0800c909 	.word	0x0800c909
 800c900:	0800c97d 	.word	0x0800c97d
 800c904:	0800c991 	.word	0x0800c991
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c90e:	f043 0301 	orr.w	r3, r3, #1
 800c912:	b2da      	uxtb	r2, r3
 800c914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c91a:	68ba      	ldr	r2, [r7, #8]
 800c91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c91e:	699b      	ldr	r3, [r3, #24]
 800c920:	18d1      	adds	r1, r2, r3
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c928:	f7ff ff5c 	bl	800c7e4 <prvInsertTimerInActiveList>
 800c92c:	4603      	mov	r3, r0
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d069      	beq.n	800ca06 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c934:	6a1b      	ldr	r3, [r3, #32]
 800c936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c938:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c940:	f003 0304 	and.w	r3, r3, #4
 800c944:	2b00      	cmp	r3, #0
 800c946:	d05e      	beq.n	800ca06 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c948:	68ba      	ldr	r2, [r7, #8]
 800c94a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c94c:	699b      	ldr	r3, [r3, #24]
 800c94e:	441a      	add	r2, r3
 800c950:	2300      	movs	r3, #0
 800c952:	9300      	str	r3, [sp, #0]
 800c954:	2300      	movs	r3, #0
 800c956:	2100      	movs	r1, #0
 800c958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c95a:	f7ff fe05 	bl	800c568 <xTimerGenericCommand>
 800c95e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c960:	6a3b      	ldr	r3, [r7, #32]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d14f      	bne.n	800ca06 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96a:	f383 8811 	msr	BASEPRI, r3
 800c96e:	f3bf 8f6f 	isb	sy
 800c972:	f3bf 8f4f 	dsb	sy
 800c976:	61bb      	str	r3, [r7, #24]
}
 800c978:	bf00      	nop
 800c97a:	e7fe      	b.n	800c97a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c97e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c982:	f023 0301 	bic.w	r3, r3, #1
 800c986:	b2da      	uxtb	r2, r3
 800c988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c98a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c98e:	e03a      	b.n	800ca06 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c996:	f043 0301 	orr.w	r3, r3, #1
 800c99a:	b2da      	uxtb	r2, r3
 800c99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c99e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c9a2:	68ba      	ldr	r2, [r7, #8]
 800c9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c9a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9aa:	699b      	ldr	r3, [r3, #24]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d10a      	bne.n	800c9c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9b4:	f383 8811 	msr	BASEPRI, r3
 800c9b8:	f3bf 8f6f 	isb	sy
 800c9bc:	f3bf 8f4f 	dsb	sy
 800c9c0:	617b      	str	r3, [r7, #20]
}
 800c9c2:	bf00      	nop
 800c9c4:	e7fe      	b.n	800c9c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c9c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c8:	699a      	ldr	r2, [r3, #24]
 800c9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9cc:	18d1      	adds	r1, r2, r3
 800c9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9d4:	f7ff ff06 	bl	800c7e4 <prvInsertTimerInActiveList>
					break;
 800c9d8:	e015      	b.n	800ca06 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c9da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9e0:	f003 0302 	and.w	r3, r3, #2
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d103      	bne.n	800c9f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c9e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9ea:	f000 fc01 	bl	800d1f0 <vPortFree>
 800c9ee:	e00a      	b.n	800ca06 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9f6:	f023 0301 	bic.w	r3, r3, #1
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca02:	e000      	b.n	800ca06 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800ca04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca06:	4b08      	ldr	r3, [pc, #32]	; (800ca28 <prvProcessReceivedCommands+0x1c0>)
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	1d39      	adds	r1, r7, #4
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	4618      	mov	r0, r3
 800ca10:	f7fd fec4 	bl	800a79c <xQueueReceive>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	f47f af2a 	bne.w	800c870 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ca1c:	bf00      	nop
 800ca1e:	bf00      	nop
 800ca20:	3730      	adds	r7, #48	; 0x30
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	20001460 	.word	0x20001460

0800ca2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b088      	sub	sp, #32
 800ca30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca32:	e048      	b.n	800cac6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca34:	4b2d      	ldr	r3, [pc, #180]	; (800caec <prvSwitchTimerLists+0xc0>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	68db      	ldr	r3, [r3, #12]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca3e:	4b2b      	ldr	r3, [pc, #172]	; (800caec <prvSwitchTimerLists+0xc0>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	68db      	ldr	r3, [r3, #12]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	3304      	adds	r3, #4
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f7fd fb39 	bl	800a0c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	6a1b      	ldr	r3, [r3, #32]
 800ca56:	68f8      	ldr	r0, [r7, #12]
 800ca58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca60:	f003 0304 	and.w	r3, r3, #4
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d02e      	beq.n	800cac6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	699b      	ldr	r3, [r3, #24]
 800ca6c:	693a      	ldr	r2, [r7, #16]
 800ca6e:	4413      	add	r3, r2
 800ca70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca72:	68ba      	ldr	r2, [r7, #8]
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	d90e      	bls.n	800ca98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	68ba      	ldr	r2, [r7, #8]
 800ca7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	68fa      	ldr	r2, [r7, #12]
 800ca84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca86:	4b19      	ldr	r3, [pc, #100]	; (800caec <prvSwitchTimerLists+0xc0>)
 800ca88:	681a      	ldr	r2, [r3, #0]
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	3304      	adds	r3, #4
 800ca8e:	4619      	mov	r1, r3
 800ca90:	4610      	mov	r0, r2
 800ca92:	f7fd fade 	bl	800a052 <vListInsert>
 800ca96:	e016      	b.n	800cac6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca98:	2300      	movs	r3, #0
 800ca9a:	9300      	str	r3, [sp, #0]
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	693a      	ldr	r2, [r7, #16]
 800caa0:	2100      	movs	r1, #0
 800caa2:	68f8      	ldr	r0, [r7, #12]
 800caa4:	f7ff fd60 	bl	800c568 <xTimerGenericCommand>
 800caa8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d10a      	bne.n	800cac6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab4:	f383 8811 	msr	BASEPRI, r3
 800cab8:	f3bf 8f6f 	isb	sy
 800cabc:	f3bf 8f4f 	dsb	sy
 800cac0:	603b      	str	r3, [r7, #0]
}
 800cac2:	bf00      	nop
 800cac4:	e7fe      	b.n	800cac4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cac6:	4b09      	ldr	r3, [pc, #36]	; (800caec <prvSwitchTimerLists+0xc0>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d1b1      	bne.n	800ca34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cad0:	4b06      	ldr	r3, [pc, #24]	; (800caec <prvSwitchTimerLists+0xc0>)
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cad6:	4b06      	ldr	r3, [pc, #24]	; (800caf0 <prvSwitchTimerLists+0xc4>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	4a04      	ldr	r2, [pc, #16]	; (800caec <prvSwitchTimerLists+0xc0>)
 800cadc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cade:	4a04      	ldr	r2, [pc, #16]	; (800caf0 <prvSwitchTimerLists+0xc4>)
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	6013      	str	r3, [r2, #0]
}
 800cae4:	bf00      	nop
 800cae6:	3718      	adds	r7, #24
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}
 800caec:	20001458 	.word	0x20001458
 800caf0:	2000145c 	.word	0x2000145c

0800caf4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b082      	sub	sp, #8
 800caf8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cafa:	f000 f98b 	bl	800ce14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cafe:	4b15      	ldr	r3, [pc, #84]	; (800cb54 <prvCheckForValidListAndQueue+0x60>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d120      	bne.n	800cb48 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb06:	4814      	ldr	r0, [pc, #80]	; (800cb58 <prvCheckForValidListAndQueue+0x64>)
 800cb08:	f7fd fa52 	bl	8009fb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb0c:	4813      	ldr	r0, [pc, #76]	; (800cb5c <prvCheckForValidListAndQueue+0x68>)
 800cb0e:	f7fd fa4f 	bl	8009fb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb12:	4b13      	ldr	r3, [pc, #76]	; (800cb60 <prvCheckForValidListAndQueue+0x6c>)
 800cb14:	4a10      	ldr	r2, [pc, #64]	; (800cb58 <prvCheckForValidListAndQueue+0x64>)
 800cb16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb18:	4b12      	ldr	r3, [pc, #72]	; (800cb64 <prvCheckForValidListAndQueue+0x70>)
 800cb1a:	4a10      	ldr	r2, [pc, #64]	; (800cb5c <prvCheckForValidListAndQueue+0x68>)
 800cb1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cb1e:	2300      	movs	r3, #0
 800cb20:	9300      	str	r3, [sp, #0]
 800cb22:	4b11      	ldr	r3, [pc, #68]	; (800cb68 <prvCheckForValidListAndQueue+0x74>)
 800cb24:	4a11      	ldr	r2, [pc, #68]	; (800cb6c <prvCheckForValidListAndQueue+0x78>)
 800cb26:	2110      	movs	r1, #16
 800cb28:	200a      	movs	r0, #10
 800cb2a:	f7fd fb5d 	bl	800a1e8 <xQueueGenericCreateStatic>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	4a08      	ldr	r2, [pc, #32]	; (800cb54 <prvCheckForValidListAndQueue+0x60>)
 800cb32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb34:	4b07      	ldr	r3, [pc, #28]	; (800cb54 <prvCheckForValidListAndQueue+0x60>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d005      	beq.n	800cb48 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb3c:	4b05      	ldr	r3, [pc, #20]	; (800cb54 <prvCheckForValidListAndQueue+0x60>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	490b      	ldr	r1, [pc, #44]	; (800cb70 <prvCheckForValidListAndQueue+0x7c>)
 800cb42:	4618      	mov	r0, r3
 800cb44:	f7fe f962 	bl	800ae0c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb48:	f000 f994 	bl	800ce74 <vPortExitCritical>
}
 800cb4c:	bf00      	nop
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	20001460 	.word	0x20001460
 800cb58:	20001430 	.word	0x20001430
 800cb5c:	20001444 	.word	0x20001444
 800cb60:	20001458 	.word	0x20001458
 800cb64:	2000145c 	.word	0x2000145c
 800cb68:	2000150c 	.word	0x2000150c
 800cb6c:	2000146c 	.word	0x2000146c
 800cb70:	0800f058 	.word	0x0800f058

0800cb74 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b086      	sub	sp, #24
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d10a      	bne.n	800cb9c <pvTimerGetTimerID+0x28>
	__asm volatile
 800cb86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb8a:	f383 8811 	msr	BASEPRI, r3
 800cb8e:	f3bf 8f6f 	isb	sy
 800cb92:	f3bf 8f4f 	dsb	sy
 800cb96:	60fb      	str	r3, [r7, #12]
}
 800cb98:	bf00      	nop
 800cb9a:	e7fe      	b.n	800cb9a <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800cb9c:	f000 f93a 	bl	800ce14 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800cba0:	697b      	ldr	r3, [r7, #20]
 800cba2:	69db      	ldr	r3, [r3, #28]
 800cba4:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800cba6:	f000 f965 	bl	800ce74 <vPortExitCritical>

	return pvReturn;
 800cbaa:	693b      	ldr	r3, [r7, #16]
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3718      	adds	r7, #24
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	60b9      	str	r1, [r7, #8]
 800cbbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	3b04      	subs	r3, #4
 800cbc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cbcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	3b04      	subs	r3, #4
 800cbd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	f023 0201 	bic.w	r2, r3, #1
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	3b04      	subs	r3, #4
 800cbe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cbe4:	4a0c      	ldr	r2, [pc, #48]	; (800cc18 <pxPortInitialiseStack+0x64>)
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	3b14      	subs	r3, #20
 800cbee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	3b04      	subs	r3, #4
 800cbfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	f06f 0202 	mvn.w	r2, #2
 800cc02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	3b20      	subs	r3, #32
 800cc08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cc0a:	68fb      	ldr	r3, [r7, #12]
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	3714      	adds	r7, #20
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr
 800cc18:	0800cc1d 	.word	0x0800cc1d

0800cc1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b085      	sub	sp, #20
 800cc20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cc22:	2300      	movs	r3, #0
 800cc24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cc26:	4b12      	ldr	r3, [pc, #72]	; (800cc70 <prvTaskExitError+0x54>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc2e:	d00a      	beq.n	800cc46 <prvTaskExitError+0x2a>
	__asm volatile
 800cc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc34:	f383 8811 	msr	BASEPRI, r3
 800cc38:	f3bf 8f6f 	isb	sy
 800cc3c:	f3bf 8f4f 	dsb	sy
 800cc40:	60fb      	str	r3, [r7, #12]
}
 800cc42:	bf00      	nop
 800cc44:	e7fe      	b.n	800cc44 <prvTaskExitError+0x28>
	__asm volatile
 800cc46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc4a:	f383 8811 	msr	BASEPRI, r3
 800cc4e:	f3bf 8f6f 	isb	sy
 800cc52:	f3bf 8f4f 	dsb	sy
 800cc56:	60bb      	str	r3, [r7, #8]
}
 800cc58:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cc5a:	bf00      	nop
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d0fc      	beq.n	800cc5c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cc62:	bf00      	nop
 800cc64:	bf00      	nop
 800cc66:	3714      	adds	r7, #20
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6e:	4770      	bx	lr
 800cc70:	20000038 	.word	0x20000038
	...

0800cc80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc80:	4b07      	ldr	r3, [pc, #28]	; (800cca0 <pxCurrentTCBConst2>)
 800cc82:	6819      	ldr	r1, [r3, #0]
 800cc84:	6808      	ldr	r0, [r1, #0]
 800cc86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc8a:	f380 8809 	msr	PSP, r0
 800cc8e:	f3bf 8f6f 	isb	sy
 800cc92:	f04f 0000 	mov.w	r0, #0
 800cc96:	f380 8811 	msr	BASEPRI, r0
 800cc9a:	4770      	bx	lr
 800cc9c:	f3af 8000 	nop.w

0800cca0 <pxCurrentTCBConst2>:
 800cca0:	20000f30 	.word	0x20000f30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cca4:	bf00      	nop
 800cca6:	bf00      	nop

0800cca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cca8:	4808      	ldr	r0, [pc, #32]	; (800cccc <prvPortStartFirstTask+0x24>)
 800ccaa:	6800      	ldr	r0, [r0, #0]
 800ccac:	6800      	ldr	r0, [r0, #0]
 800ccae:	f380 8808 	msr	MSP, r0
 800ccb2:	f04f 0000 	mov.w	r0, #0
 800ccb6:	f380 8814 	msr	CONTROL, r0
 800ccba:	b662      	cpsie	i
 800ccbc:	b661      	cpsie	f
 800ccbe:	f3bf 8f4f 	dsb	sy
 800ccc2:	f3bf 8f6f 	isb	sy
 800ccc6:	df00      	svc	0
 800ccc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ccca:	bf00      	nop
 800cccc:	e000ed08 	.word	0xe000ed08

0800ccd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b086      	sub	sp, #24
 800ccd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ccd6:	4b46      	ldr	r3, [pc, #280]	; (800cdf0 <xPortStartScheduler+0x120>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a46      	ldr	r2, [pc, #280]	; (800cdf4 <xPortStartScheduler+0x124>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d10a      	bne.n	800ccf6 <xPortStartScheduler+0x26>
	__asm volatile
 800cce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce4:	f383 8811 	msr	BASEPRI, r3
 800cce8:	f3bf 8f6f 	isb	sy
 800ccec:	f3bf 8f4f 	dsb	sy
 800ccf0:	613b      	str	r3, [r7, #16]
}
 800ccf2:	bf00      	nop
 800ccf4:	e7fe      	b.n	800ccf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ccf6:	4b3e      	ldr	r3, [pc, #248]	; (800cdf0 <xPortStartScheduler+0x120>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4a3f      	ldr	r2, [pc, #252]	; (800cdf8 <xPortStartScheduler+0x128>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d10a      	bne.n	800cd16 <xPortStartScheduler+0x46>
	__asm volatile
 800cd00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd04:	f383 8811 	msr	BASEPRI, r3
 800cd08:	f3bf 8f6f 	isb	sy
 800cd0c:	f3bf 8f4f 	dsb	sy
 800cd10:	60fb      	str	r3, [r7, #12]
}
 800cd12:	bf00      	nop
 800cd14:	e7fe      	b.n	800cd14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cd16:	4b39      	ldr	r3, [pc, #228]	; (800cdfc <xPortStartScheduler+0x12c>)
 800cd18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	b2db      	uxtb	r3, r3
 800cd20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	22ff      	movs	r2, #255	; 0xff
 800cd26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cd30:	78fb      	ldrb	r3, [r7, #3]
 800cd32:	b2db      	uxtb	r3, r3
 800cd34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cd38:	b2da      	uxtb	r2, r3
 800cd3a:	4b31      	ldr	r3, [pc, #196]	; (800ce00 <xPortStartScheduler+0x130>)
 800cd3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cd3e:	4b31      	ldr	r3, [pc, #196]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd40:	2207      	movs	r2, #7
 800cd42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd44:	e009      	b.n	800cd5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cd46:	4b2f      	ldr	r3, [pc, #188]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	3b01      	subs	r3, #1
 800cd4c:	4a2d      	ldr	r2, [pc, #180]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cd50:	78fb      	ldrb	r3, [r7, #3]
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	b2db      	uxtb	r3, r3
 800cd58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cd5a:	78fb      	ldrb	r3, [r7, #3]
 800cd5c:	b2db      	uxtb	r3, r3
 800cd5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cd62:	2b80      	cmp	r3, #128	; 0x80
 800cd64:	d0ef      	beq.n	800cd46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cd66:	4b27      	ldr	r3, [pc, #156]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	f1c3 0307 	rsb	r3, r3, #7
 800cd6e:	2b04      	cmp	r3, #4
 800cd70:	d00a      	beq.n	800cd88 <xPortStartScheduler+0xb8>
	__asm volatile
 800cd72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd76:	f383 8811 	msr	BASEPRI, r3
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	60bb      	str	r3, [r7, #8]
}
 800cd84:	bf00      	nop
 800cd86:	e7fe      	b.n	800cd86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd88:	4b1e      	ldr	r3, [pc, #120]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	021b      	lsls	r3, r3, #8
 800cd8e:	4a1d      	ldr	r2, [pc, #116]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd92:	4b1c      	ldr	r3, [pc, #112]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd9a:	4a1a      	ldr	r2, [pc, #104]	; (800ce04 <xPortStartScheduler+0x134>)
 800cd9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cda6:	4b18      	ldr	r3, [pc, #96]	; (800ce08 <xPortStartScheduler+0x138>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a17      	ldr	r2, [pc, #92]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cdb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cdb2:	4b15      	ldr	r3, [pc, #84]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a14      	ldr	r2, [pc, #80]	; (800ce08 <xPortStartScheduler+0x138>)
 800cdb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cdbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cdbe:	f000 f8dd 	bl	800cf7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cdc2:	4b12      	ldr	r3, [pc, #72]	; (800ce0c <xPortStartScheduler+0x13c>)
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cdc8:	f000 f8fc 	bl	800cfc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cdcc:	4b10      	ldr	r3, [pc, #64]	; (800ce10 <xPortStartScheduler+0x140>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a0f      	ldr	r2, [pc, #60]	; (800ce10 <xPortStartScheduler+0x140>)
 800cdd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cdd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cdd8:	f7ff ff66 	bl	800cca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cddc:	f7fe fc62 	bl	800b6a4 <vTaskSwitchContext>
	prvTaskExitError();
 800cde0:	f7ff ff1c 	bl	800cc1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cde4:	2300      	movs	r3, #0
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3718      	adds	r7, #24
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
 800cdee:	bf00      	nop
 800cdf0:	e000ed00 	.word	0xe000ed00
 800cdf4:	410fc271 	.word	0x410fc271
 800cdf8:	410fc270 	.word	0x410fc270
 800cdfc:	e000e400 	.word	0xe000e400
 800ce00:	2000155c 	.word	0x2000155c
 800ce04:	20001560 	.word	0x20001560
 800ce08:	e000ed20 	.word	0xe000ed20
 800ce0c:	20000038 	.word	0x20000038
 800ce10:	e000ef34 	.word	0xe000ef34

0800ce14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
	__asm volatile
 800ce1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce1e:	f383 8811 	msr	BASEPRI, r3
 800ce22:	f3bf 8f6f 	isb	sy
 800ce26:	f3bf 8f4f 	dsb	sy
 800ce2a:	607b      	str	r3, [r7, #4]
}
 800ce2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ce2e:	4b0f      	ldr	r3, [pc, #60]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	3301      	adds	r3, #1
 800ce34:	4a0d      	ldr	r2, [pc, #52]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ce38:	4b0c      	ldr	r3, [pc, #48]	; (800ce6c <vPortEnterCritical+0x58>)
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d10f      	bne.n	800ce60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ce40:	4b0b      	ldr	r3, [pc, #44]	; (800ce70 <vPortEnterCritical+0x5c>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	b2db      	uxtb	r3, r3
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00a      	beq.n	800ce60 <vPortEnterCritical+0x4c>
	__asm volatile
 800ce4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4e:	f383 8811 	msr	BASEPRI, r3
 800ce52:	f3bf 8f6f 	isb	sy
 800ce56:	f3bf 8f4f 	dsb	sy
 800ce5a:	603b      	str	r3, [r7, #0]
}
 800ce5c:	bf00      	nop
 800ce5e:	e7fe      	b.n	800ce5e <vPortEnterCritical+0x4a>
	}
}
 800ce60:	bf00      	nop
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr
 800ce6c:	20000038 	.word	0x20000038
 800ce70:	e000ed04 	.word	0xe000ed04

0800ce74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce74:	b480      	push	{r7}
 800ce76:	b083      	sub	sp, #12
 800ce78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce7a:	4b12      	ldr	r3, [pc, #72]	; (800cec4 <vPortExitCritical+0x50>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d10a      	bne.n	800ce98 <vPortExitCritical+0x24>
	__asm volatile
 800ce82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	607b      	str	r3, [r7, #4]
}
 800ce94:	bf00      	nop
 800ce96:	e7fe      	b.n	800ce96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce98:	4b0a      	ldr	r3, [pc, #40]	; (800cec4 <vPortExitCritical+0x50>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	4a09      	ldr	r2, [pc, #36]	; (800cec4 <vPortExitCritical+0x50>)
 800cea0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cea2:	4b08      	ldr	r3, [pc, #32]	; (800cec4 <vPortExitCritical+0x50>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d105      	bne.n	800ceb6 <vPortExitCritical+0x42>
 800ceaa:	2300      	movs	r3, #0
 800ceac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	f383 8811 	msr	BASEPRI, r3
}
 800ceb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ceb6:	bf00      	nop
 800ceb8:	370c      	adds	r7, #12
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	20000038 	.word	0x20000038
	...

0800ced0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ced0:	f3ef 8009 	mrs	r0, PSP
 800ced4:	f3bf 8f6f 	isb	sy
 800ced8:	4b15      	ldr	r3, [pc, #84]	; (800cf30 <pxCurrentTCBConst>)
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	f01e 0f10 	tst.w	lr, #16
 800cee0:	bf08      	it	eq
 800cee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceea:	6010      	str	r0, [r2, #0]
 800ceec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cef0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cef4:	f380 8811 	msr	BASEPRI, r0
 800cef8:	f3bf 8f4f 	dsb	sy
 800cefc:	f3bf 8f6f 	isb	sy
 800cf00:	f7fe fbd0 	bl	800b6a4 <vTaskSwitchContext>
 800cf04:	f04f 0000 	mov.w	r0, #0
 800cf08:	f380 8811 	msr	BASEPRI, r0
 800cf0c:	bc09      	pop	{r0, r3}
 800cf0e:	6819      	ldr	r1, [r3, #0]
 800cf10:	6808      	ldr	r0, [r1, #0]
 800cf12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf16:	f01e 0f10 	tst.w	lr, #16
 800cf1a:	bf08      	it	eq
 800cf1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cf20:	f380 8809 	msr	PSP, r0
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	4770      	bx	lr
 800cf2a:	bf00      	nop
 800cf2c:	f3af 8000 	nop.w

0800cf30 <pxCurrentTCBConst>:
 800cf30:	20000f30 	.word	0x20000f30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cf34:	bf00      	nop
 800cf36:	bf00      	nop

0800cf38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b082      	sub	sp, #8
 800cf3c:	af00      	add	r7, sp, #0
	__asm volatile
 800cf3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf42:	f383 8811 	msr	BASEPRI, r3
 800cf46:	f3bf 8f6f 	isb	sy
 800cf4a:	f3bf 8f4f 	dsb	sy
 800cf4e:	607b      	str	r3, [r7, #4]
}
 800cf50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cf52:	f7fe faed 	bl	800b530 <xTaskIncrementTick>
 800cf56:	4603      	mov	r3, r0
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d003      	beq.n	800cf64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cf5c:	4b06      	ldr	r3, [pc, #24]	; (800cf78 <xPortSysTickHandler+0x40>)
 800cf5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf62:	601a      	str	r2, [r3, #0]
 800cf64:	2300      	movs	r3, #0
 800cf66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	f383 8811 	msr	BASEPRI, r3
}
 800cf6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf70:	bf00      	nop
 800cf72:	3708      	adds	r7, #8
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}
 800cf78:	e000ed04 	.word	0xe000ed04

0800cf7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf80:	4b0b      	ldr	r3, [pc, #44]	; (800cfb0 <vPortSetupTimerInterrupt+0x34>)
 800cf82:	2200      	movs	r2, #0
 800cf84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf86:	4b0b      	ldr	r3, [pc, #44]	; (800cfb4 <vPortSetupTimerInterrupt+0x38>)
 800cf88:	2200      	movs	r2, #0
 800cf8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf8c:	4b0a      	ldr	r3, [pc, #40]	; (800cfb8 <vPortSetupTimerInterrupt+0x3c>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	4a0a      	ldr	r2, [pc, #40]	; (800cfbc <vPortSetupTimerInterrupt+0x40>)
 800cf92:	fba2 2303 	umull	r2, r3, r2, r3
 800cf96:	099b      	lsrs	r3, r3, #6
 800cf98:	4a09      	ldr	r2, [pc, #36]	; (800cfc0 <vPortSetupTimerInterrupt+0x44>)
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf9e:	4b04      	ldr	r3, [pc, #16]	; (800cfb0 <vPortSetupTimerInterrupt+0x34>)
 800cfa0:	2207      	movs	r2, #7
 800cfa2:	601a      	str	r2, [r3, #0]
}
 800cfa4:	bf00      	nop
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfac:	4770      	bx	lr
 800cfae:	bf00      	nop
 800cfb0:	e000e010 	.word	0xe000e010
 800cfb4:	e000e018 	.word	0xe000e018
 800cfb8:	2000002c 	.word	0x2000002c
 800cfbc:	10624dd3 	.word	0x10624dd3
 800cfc0:	e000e014 	.word	0xe000e014

0800cfc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cfc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cfd4 <vPortEnableVFP+0x10>
 800cfc8:	6801      	ldr	r1, [r0, #0]
 800cfca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cfce:	6001      	str	r1, [r0, #0]
 800cfd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cfd2:	bf00      	nop
 800cfd4:	e000ed88 	.word	0xe000ed88

0800cfd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cfd8:	b480      	push	{r7}
 800cfda:	b085      	sub	sp, #20
 800cfdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cfde:	f3ef 8305 	mrs	r3, IPSR
 800cfe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2b0f      	cmp	r3, #15
 800cfe8:	d914      	bls.n	800d014 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cfea:	4a17      	ldr	r2, [pc, #92]	; (800d048 <vPortValidateInterruptPriority+0x70>)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	4413      	add	r3, r2
 800cff0:	781b      	ldrb	r3, [r3, #0]
 800cff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cff4:	4b15      	ldr	r3, [pc, #84]	; (800d04c <vPortValidateInterruptPriority+0x74>)
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	7afa      	ldrb	r2, [r7, #11]
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d20a      	bcs.n	800d014 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	607b      	str	r3, [r7, #4]
}
 800d010:	bf00      	nop
 800d012:	e7fe      	b.n	800d012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d014:	4b0e      	ldr	r3, [pc, #56]	; (800d050 <vPortValidateInterruptPriority+0x78>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d01c:	4b0d      	ldr	r3, [pc, #52]	; (800d054 <vPortValidateInterruptPriority+0x7c>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	429a      	cmp	r2, r3
 800d022:	d90a      	bls.n	800d03a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	603b      	str	r3, [r7, #0]
}
 800d036:	bf00      	nop
 800d038:	e7fe      	b.n	800d038 <vPortValidateInterruptPriority+0x60>
	}
 800d03a:	bf00      	nop
 800d03c:	3714      	adds	r7, #20
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	e000e3f0 	.word	0xe000e3f0
 800d04c:	2000155c 	.word	0x2000155c
 800d050:	e000ed0c 	.word	0xe000ed0c
 800d054:	20001560 	.word	0x20001560

0800d058 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b08a      	sub	sp, #40	; 0x28
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d060:	2300      	movs	r3, #0
 800d062:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d064:	f7fe f996 	bl	800b394 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d068:	4b5b      	ldr	r3, [pc, #364]	; (800d1d8 <pvPortMalloc+0x180>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d101      	bne.n	800d074 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d070:	f000 f920 	bl	800d2b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d074:	4b59      	ldr	r3, [pc, #356]	; (800d1dc <pvPortMalloc+0x184>)
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	4013      	ands	r3, r2
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f040 8093 	bne.w	800d1a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d01d      	beq.n	800d0c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d088:	2208      	movs	r2, #8
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	4413      	add	r3, r2
 800d08e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f003 0307 	and.w	r3, r3, #7
 800d096:	2b00      	cmp	r3, #0
 800d098:	d014      	beq.n	800d0c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f023 0307 	bic.w	r3, r3, #7
 800d0a0:	3308      	adds	r3, #8
 800d0a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f003 0307 	and.w	r3, r3, #7
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d00a      	beq.n	800d0c4 <pvPortMalloc+0x6c>
	__asm volatile
 800d0ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	617b      	str	r3, [r7, #20]
}
 800d0c0:	bf00      	nop
 800d0c2:	e7fe      	b.n	800d0c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d06e      	beq.n	800d1a8 <pvPortMalloc+0x150>
 800d0ca:	4b45      	ldr	r3, [pc, #276]	; (800d1e0 <pvPortMalloc+0x188>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	687a      	ldr	r2, [r7, #4]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d869      	bhi.n	800d1a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d0d4:	4b43      	ldr	r3, [pc, #268]	; (800d1e4 <pvPortMalloc+0x18c>)
 800d0d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d0d8:	4b42      	ldr	r3, [pc, #264]	; (800d1e4 <pvPortMalloc+0x18c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0de:	e004      	b.n	800d0ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	429a      	cmp	r2, r3
 800d0f2:	d903      	bls.n	800d0fc <pvPortMalloc+0xa4>
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d1f1      	bne.n	800d0e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d0fc:	4b36      	ldr	r3, [pc, #216]	; (800d1d8 <pvPortMalloc+0x180>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d102:	429a      	cmp	r2, r3
 800d104:	d050      	beq.n	800d1a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d106:	6a3b      	ldr	r3, [r7, #32]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2208      	movs	r2, #8
 800d10c:	4413      	add	r3, r2
 800d10e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	6a3b      	ldr	r3, [r7, #32]
 800d116:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	685a      	ldr	r2, [r3, #4]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	1ad2      	subs	r2, r2, r3
 800d120:	2308      	movs	r3, #8
 800d122:	005b      	lsls	r3, r3, #1
 800d124:	429a      	cmp	r2, r3
 800d126:	d91f      	bls.n	800d168 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	4413      	add	r3, r2
 800d12e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	f003 0307 	and.w	r3, r3, #7
 800d136:	2b00      	cmp	r3, #0
 800d138:	d00a      	beq.n	800d150 <pvPortMalloc+0xf8>
	__asm volatile
 800d13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13e:	f383 8811 	msr	BASEPRI, r3
 800d142:	f3bf 8f6f 	isb	sy
 800d146:	f3bf 8f4f 	dsb	sy
 800d14a:	613b      	str	r3, [r7, #16]
}
 800d14c:	bf00      	nop
 800d14e:	e7fe      	b.n	800d14e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d152:	685a      	ldr	r2, [r3, #4]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	1ad2      	subs	r2, r2, r3
 800d158:	69bb      	ldr	r3, [r7, #24]
 800d15a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d15c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d15e:	687a      	ldr	r2, [r7, #4]
 800d160:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d162:	69b8      	ldr	r0, [r7, #24]
 800d164:	f000 f908 	bl	800d378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d168:	4b1d      	ldr	r3, [pc, #116]	; (800d1e0 <pvPortMalloc+0x188>)
 800d16a:	681a      	ldr	r2, [r3, #0]
 800d16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	1ad3      	subs	r3, r2, r3
 800d172:	4a1b      	ldr	r2, [pc, #108]	; (800d1e0 <pvPortMalloc+0x188>)
 800d174:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d176:	4b1a      	ldr	r3, [pc, #104]	; (800d1e0 <pvPortMalloc+0x188>)
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	4b1b      	ldr	r3, [pc, #108]	; (800d1e8 <pvPortMalloc+0x190>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d203      	bcs.n	800d18a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d182:	4b17      	ldr	r3, [pc, #92]	; (800d1e0 <pvPortMalloc+0x188>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	4a18      	ldr	r2, [pc, #96]	; (800d1e8 <pvPortMalloc+0x190>)
 800d188:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18c:	685a      	ldr	r2, [r3, #4]
 800d18e:	4b13      	ldr	r3, [pc, #76]	; (800d1dc <pvPortMalloc+0x184>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	431a      	orrs	r2, r3
 800d194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d196:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d19a:	2200      	movs	r2, #0
 800d19c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d19e:	4b13      	ldr	r3, [pc, #76]	; (800d1ec <pvPortMalloc+0x194>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	3301      	adds	r3, #1
 800d1a4:	4a11      	ldr	r2, [pc, #68]	; (800d1ec <pvPortMalloc+0x194>)
 800d1a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d1a8:	f7fe f902 	bl	800b3b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1ac:	69fb      	ldr	r3, [r7, #28]
 800d1ae:	f003 0307 	and.w	r3, r3, #7
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d00a      	beq.n	800d1cc <pvPortMalloc+0x174>
	__asm volatile
 800d1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ba:	f383 8811 	msr	BASEPRI, r3
 800d1be:	f3bf 8f6f 	isb	sy
 800d1c2:	f3bf 8f4f 	dsb	sy
 800d1c6:	60fb      	str	r3, [r7, #12]
}
 800d1c8:	bf00      	nop
 800d1ca:	e7fe      	b.n	800d1ca <pvPortMalloc+0x172>
	return pvReturn;
 800d1cc:	69fb      	ldr	r3, [r7, #28]
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3728      	adds	r7, #40	; 0x28
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	bd80      	pop	{r7, pc}
 800d1d6:	bf00      	nop
 800d1d8:	2000216c 	.word	0x2000216c
 800d1dc:	20002180 	.word	0x20002180
 800d1e0:	20002170 	.word	0x20002170
 800d1e4:	20002164 	.word	0x20002164
 800d1e8:	20002174 	.word	0x20002174
 800d1ec:	20002178 	.word	0x20002178

0800d1f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b086      	sub	sp, #24
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d04d      	beq.n	800d29e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d202:	2308      	movs	r3, #8
 800d204:	425b      	negs	r3, r3
 800d206:	697a      	ldr	r2, [r7, #20]
 800d208:	4413      	add	r3, r2
 800d20a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	4b24      	ldr	r3, [pc, #144]	; (800d2a8 <vPortFree+0xb8>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4013      	ands	r3, r2
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d10a      	bne.n	800d234 <vPortFree+0x44>
	__asm volatile
 800d21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d222:	f383 8811 	msr	BASEPRI, r3
 800d226:	f3bf 8f6f 	isb	sy
 800d22a:	f3bf 8f4f 	dsb	sy
 800d22e:	60fb      	str	r3, [r7, #12]
}
 800d230:	bf00      	nop
 800d232:	e7fe      	b.n	800d232 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d00a      	beq.n	800d252 <vPortFree+0x62>
	__asm volatile
 800d23c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	60bb      	str	r3, [r7, #8]
}
 800d24e:	bf00      	nop
 800d250:	e7fe      	b.n	800d250 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	685a      	ldr	r2, [r3, #4]
 800d256:	4b14      	ldr	r3, [pc, #80]	; (800d2a8 <vPortFree+0xb8>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	4013      	ands	r3, r2
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d01e      	beq.n	800d29e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	2b00      	cmp	r3, #0
 800d266:	d11a      	bne.n	800d29e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	685a      	ldr	r2, [r3, #4]
 800d26c:	4b0e      	ldr	r3, [pc, #56]	; (800d2a8 <vPortFree+0xb8>)
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	43db      	mvns	r3, r3
 800d272:	401a      	ands	r2, r3
 800d274:	693b      	ldr	r3, [r7, #16]
 800d276:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d278:	f7fe f88c 	bl	800b394 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	685a      	ldr	r2, [r3, #4]
 800d280:	4b0a      	ldr	r3, [pc, #40]	; (800d2ac <vPortFree+0xbc>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	4413      	add	r3, r2
 800d286:	4a09      	ldr	r2, [pc, #36]	; (800d2ac <vPortFree+0xbc>)
 800d288:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d28a:	6938      	ldr	r0, [r7, #16]
 800d28c:	f000 f874 	bl	800d378 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d290:	4b07      	ldr	r3, [pc, #28]	; (800d2b0 <vPortFree+0xc0>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	3301      	adds	r3, #1
 800d296:	4a06      	ldr	r2, [pc, #24]	; (800d2b0 <vPortFree+0xc0>)
 800d298:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d29a:	f7fe f889 	bl	800b3b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d29e:	bf00      	nop
 800d2a0:	3718      	adds	r7, #24
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	20002180 	.word	0x20002180
 800d2ac:	20002170 	.word	0x20002170
 800d2b0:	2000217c 	.word	0x2000217c

0800d2b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d2ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800d2be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d2c0:	4b27      	ldr	r3, [pc, #156]	; (800d360 <prvHeapInit+0xac>)
 800d2c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f003 0307 	and.w	r3, r3, #7
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00c      	beq.n	800d2e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	3307      	adds	r3, #7
 800d2d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f023 0307 	bic.w	r3, r3, #7
 800d2da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d2dc:	68ba      	ldr	r2, [r7, #8]
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	1ad3      	subs	r3, r2, r3
 800d2e2:	4a1f      	ldr	r2, [pc, #124]	; (800d360 <prvHeapInit+0xac>)
 800d2e4:	4413      	add	r3, r2
 800d2e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d2ec:	4a1d      	ldr	r2, [pc, #116]	; (800d364 <prvHeapInit+0xb0>)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d2f2:	4b1c      	ldr	r3, [pc, #112]	; (800d364 <prvHeapInit+0xb0>)
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68ba      	ldr	r2, [r7, #8]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d300:	2208      	movs	r2, #8
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	1a9b      	subs	r3, r3, r2
 800d306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f023 0307 	bic.w	r3, r3, #7
 800d30e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	4a15      	ldr	r2, [pc, #84]	; (800d368 <prvHeapInit+0xb4>)
 800d314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d316:	4b14      	ldr	r3, [pc, #80]	; (800d368 <prvHeapInit+0xb4>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2200      	movs	r2, #0
 800d31c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d31e:	4b12      	ldr	r3, [pc, #72]	; (800d368 <prvHeapInit+0xb4>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	2200      	movs	r2, #0
 800d324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	68fa      	ldr	r2, [r7, #12]
 800d32e:	1ad2      	subs	r2, r2, r3
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d334:	4b0c      	ldr	r3, [pc, #48]	; (800d368 <prvHeapInit+0xb4>)
 800d336:	681a      	ldr	r2, [r3, #0]
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	4a0a      	ldr	r2, [pc, #40]	; (800d36c <prvHeapInit+0xb8>)
 800d342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	4a09      	ldr	r2, [pc, #36]	; (800d370 <prvHeapInit+0xbc>)
 800d34a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d34c:	4b09      	ldr	r3, [pc, #36]	; (800d374 <prvHeapInit+0xc0>)
 800d34e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d352:	601a      	str	r2, [r3, #0]
}
 800d354:	bf00      	nop
 800d356:	3714      	adds	r7, #20
 800d358:	46bd      	mov	sp, r7
 800d35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35e:	4770      	bx	lr
 800d360:	20001564 	.word	0x20001564
 800d364:	20002164 	.word	0x20002164
 800d368:	2000216c 	.word	0x2000216c
 800d36c:	20002174 	.word	0x20002174
 800d370:	20002170 	.word	0x20002170
 800d374:	20002180 	.word	0x20002180

0800d378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d378:	b480      	push	{r7}
 800d37a:	b085      	sub	sp, #20
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d380:	4b28      	ldr	r3, [pc, #160]	; (800d424 <prvInsertBlockIntoFreeList+0xac>)
 800d382:	60fb      	str	r3, [r7, #12]
 800d384:	e002      	b.n	800d38c <prvInsertBlockIntoFreeList+0x14>
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	60fb      	str	r3, [r7, #12]
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	687a      	ldr	r2, [r7, #4]
 800d392:	429a      	cmp	r2, r3
 800d394:	d8f7      	bhi.n	800d386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	685b      	ldr	r3, [r3, #4]
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	4413      	add	r3, r2
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d108      	bne.n	800d3ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	685a      	ldr	r2, [r3, #4]
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	685b      	ldr	r3, [r3, #4]
 800d3b0:	441a      	add	r2, r3
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	685b      	ldr	r3, [r3, #4]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	441a      	add	r2, r3
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d118      	bne.n	800d400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681a      	ldr	r2, [r3, #0]
 800d3d2:	4b15      	ldr	r3, [pc, #84]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d00d      	beq.n	800d3f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	685a      	ldr	r2, [r3, #4]
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	685b      	ldr	r3, [r3, #4]
 800d3e4:	441a      	add	r2, r3
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	601a      	str	r2, [r3, #0]
 800d3f4:	e008      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d3f6:	4b0c      	ldr	r3, [pc, #48]	; (800d428 <prvInsertBlockIntoFreeList+0xb0>)
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	601a      	str	r2, [r3, #0]
 800d3fe:	e003      	b.n	800d408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d408:	68fa      	ldr	r2, [r7, #12]
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d002      	beq.n	800d416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d416:	bf00      	nop
 800d418:	3714      	adds	r7, #20
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	20002164 	.word	0x20002164
 800d428:	2000216c 	.word	0x2000216c

0800d42c <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
 800d434:	460b      	mov	r3, r1
 800d436:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d43e:	4619      	mov	r1, r3
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	78fa      	ldrb	r2, [r7, #3]
 800d444:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d44c:	3301      	adds	r3, #1
 800d44e:	425a      	negs	r2, r3
 800d450:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d454:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d458:	bf58      	it	pl
 800d45a:	4253      	negpl	r3, r2
 800d45c:	b2da      	uxtb	r2, r3
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d46a:	2b80      	cmp	r3, #128	; 0x80
 800d46c:	d113      	bne.n	800d496 <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2201      	movs	r2, #1
 800d472:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d47c:	3301      	adds	r3, #1
 800d47e:	425a      	negs	r2, r3
 800d480:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d484:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d488:	bf58      	it	pl
 800d48a:	4253      	negpl	r3, r2
 800d48c:	b2da      	uxtb	r2, r3
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 800d494:	e00b      	b.n	800d4ae <RingAdd+0x82>
		xRingBuffer->overflow = false;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	2200      	movs	r2, #0
 800d49a:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		xRingBuffer->u8available++;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d4a4:	3301      	adds	r3, #1
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
}
 800d4ae:	bf00      	nop
 800d4b0:	370c      	adds	r7, #12
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b8:	4770      	bx	lr

0800d4ba <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b082      	sub	sp, #8
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
 800d4c2:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d4ca:	461a      	mov	r2, r3
 800d4cc:	6839      	ldr	r1, [r7, #0]
 800d4ce:	6878      	ldr	r0, [r7, #4]
 800d4d0:	f000 f805 	bl	800d4de <RingGetNBytes>
 800d4d4:	4603      	mov	r3, r0
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3708      	adds	r7, #8
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}

0800d4de <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 800d4de:	b580      	push	{r7, lr}
 800d4e0:	b086      	sub	sp, #24
 800d4e2:	af00      	add	r7, sp, #0
 800d4e4:	60f8      	str	r0, [r7, #12]
 800d4e6:	60b9      	str	r1, [r7, #8]
 800d4e8:	4613      	mov	r3, r2
 800d4ea:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d002      	beq.n	800d4fc <RingGetNBytes+0x1e>
 800d4f6:	79fb      	ldrb	r3, [r7, #7]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d101      	bne.n	800d500 <RingGetNBytes+0x22>
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	e03e      	b.n	800d57e <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 800d500:	79fb      	ldrb	r3, [r7, #7]
 800d502:	2b80      	cmp	r3, #128	; 0x80
 800d504:	d901      	bls.n	800d50a <RingGetNBytes+0x2c>
 800d506:	2300      	movs	r3, #0
 800d508:	e039      	b.n	800d57e <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800d50a:	2300      	movs	r3, #0
 800d50c:	75fb      	strb	r3, [r7, #23]
 800d50e:	e01b      	b.n	800d548 <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d516:	4619      	mov	r1, r3
 800d518:	7dfb      	ldrb	r3, [r7, #23]
 800d51a:	68ba      	ldr	r2, [r7, #8]
 800d51c:	4413      	add	r3, r2
 800d51e:	68fa      	ldr	r2, [r7, #12]
 800d520:	5c52      	ldrb	r2, [r2, r1]
 800d522:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d52a:	3301      	adds	r3, #1
 800d52c:	425a      	negs	r2, r3
 800d52e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d532:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d536:	bf58      	it	pl
 800d538:	4253      	negpl	r3, r2
 800d53a:	b2da      	uxtb	r2, r3
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800d542:	7dfb      	ldrb	r3, [r7, #23]
 800d544:	3301      	adds	r3, #1
 800d546:	75fb      	strb	r3, [r7, #23]
 800d548:	7dfa      	ldrb	r2, [r7, #23]
 800d54a:	79fb      	ldrb	r3, [r7, #7]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d205      	bcs.n	800d55c <RingGetNBytes+0x7e>
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800d556:	7dfa      	ldrb	r2, [r7, #23]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d3d9      	bcc.n	800d510 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800d562:	7dfb      	ldrb	r3, [r7, #23]
 800d564:	1ad3      	subs	r3, r2, r3
 800d566:	b2da      	uxtb	r2, r3
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	xRingBuffer->overflow = false;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	2200      	movs	r2, #0
 800d572:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	RingClear(xRingBuffer);
 800d576:	68f8      	ldr	r0, [r7, #12]
 800d578:	f000 f805 	bl	800d586 <RingClear>

	return uCounter;
 800d57c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3718      	adds	r7, #24
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 800d586:	b480      	push	{r7}
 800d588:	b083      	sub	sp, #12
 800d58a:	af00      	add	r7, sp, #0
 800d58c:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2200      	movs	r2, #0
 800d592:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
xRingBuffer->u8end = 0;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2200      	movs	r2, #0
 800d59a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
xRingBuffer->u8available = 0;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
xRingBuffer->overflow = false;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 800d5ae:	bf00      	nop
 800d5b0:	370c      	adds	r7, #12
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b8:	4770      	bx	lr
	...

0800d5bc <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b084      	sub	sp, #16
 800d5c0:	af02      	add	r7, sp, #8
 800d5c2:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 800d5c4:	4b42      	ldr	r3, [pc, #264]	; (800d6d0 <ModbusInit+0x114>)
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d87d      	bhi.n	800d6c8 <ModbusInit+0x10c>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	33d0      	adds	r3, #208	; 0xd0
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	f7ff ffd8 	bl	800d586 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	781b      	ldrb	r3, [r3, #0]
 800d5da:	2b03      	cmp	r3, #3
 800d5dc:	d109      	bne.n	800d5f2 <ModbusInit+0x36>
	  {
		  //Create Modbus task slave
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 800d5de:	4a3d      	ldr	r2, [pc, #244]	; (800d6d4 <ModbusInit+0x118>)
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	483d      	ldr	r0, [pc, #244]	; (800d6d8 <ModbusInit+0x11c>)
 800d5e4:	f7fc f978 	bl	80098d8 <osThreadNew>
 800d5e8:	4602      	mov	r2, r0
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800d5f0:	e033      	b.n	800d65a <ModbusInit+0x9e>
	  }
	  else if (modH->uModbusType == MB_MASTER)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	2b04      	cmp	r3, #4
 800d5f8:	d12e      	bne.n	800d658 <ModbusInit+0x9c>
	  {
		  //Create Modbus task Master  and Queue for telegrams
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 800d5fa:	4a38      	ldr	r2, [pc, #224]	; (800d6dc <ModbusInit+0x120>)
 800d5fc:	6879      	ldr	r1, [r7, #4]
 800d5fe:	4838      	ldr	r0, [pc, #224]	; (800d6e0 <ModbusInit+0x124>)
 800d600:	f7fc f96a 	bl	80098d8 <osThreadNew>
 800d604:	4602      	mov	r2, r0
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0


		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	; 0xae
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800d612:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800d61a:	4a32      	ldr	r2, [pc, #200]	; (800d6e4 <ModbusInit+0x128>)
 800d61c:	9200      	str	r2, [sp, #0]
 800d61e:	2200      	movs	r2, #0
 800d620:	4831      	ldr	r0, [pc, #196]	; (800d6e8 <ModbusInit+0x12c>)
 800d622:	f7fe ff07 	bl	800c434 <xTimerCreate>
 800d626:	4602      	mov	r2, r0
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800d634:	2b00      	cmp	r3, #0
 800d636:	d100      	bne.n	800d63a <ModbusInit+0x7e>
		  {
			  while(1); //error creating timer, check heap and stack size
 800d638:	e7fe      	b.n	800d638 <ModbusInit+0x7c>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 800d63a:	4a2c      	ldr	r2, [pc, #176]	; (800d6ec <ModbusInit+0x130>)
 800d63c:	2110      	movs	r1, #16
 800d63e:	2002      	movs	r0, #2
 800d640:	f7fc fc0f 	bl	8009e62 <osMessageQueueNew>
 800d644:	4602      	mov	r2, r0
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

		  if(modH->QueueTelegramHandle == NULL)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800d652:	2b00      	cmp	r3, #0
 800d654:	d101      	bne.n	800d65a <ModbusInit+0x9e>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 800d656:	e7fe      	b.n	800d656 <ModbusInit+0x9a>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 800d658:	e7fe      	b.n	800d658 <ModbusInit+0x9c>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800d660:	2b00      	cmp	r3, #0
 800d662:	d100      	bne.n	800d666 <ModbusInit+0xaa>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 800d664:	e7fe      	b.n	800d664 <ModbusInit+0xa8>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 800d66c:	4a20      	ldr	r2, [pc, #128]	; (800d6f0 <ModbusInit+0x134>)
 800d66e:	9200      	str	r2, [sp, #0]
 800d670:	2200      	movs	r2, #0
 800d672:	2105      	movs	r1, #5
 800d674:	481f      	ldr	r0, [pc, #124]	; (800d6f4 <ModbusInit+0x138>)
 800d676:	f7fe fedd 	bl	800c434 <xTimerCreate>
 800d67a:	4602      	mov	r2, r0
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d100      	bne.n	800d68e <ModbusInit+0xd2>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 800d68c:	e7fe      	b.n	800d68c <ModbusInit+0xd0>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 800d68e:	4a1a      	ldr	r2, [pc, #104]	; (800d6f8 <ModbusInit+0x13c>)
 800d690:	2101      	movs	r1, #1
 800d692:	2001      	movs	r0, #1
 800d694:	f7fc fb5c 	bl	8009d50 <osSemaphoreNew>
 800d698:	4602      	mov	r2, r0
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	  if(modH->ModBusSphrHandle == NULL)
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d100      	bne.n	800d6ac <ModbusInit+0xf0>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 800d6aa:	e7fe      	b.n	800d6aa <ModbusInit+0xee>
	  }

	  mHandlers[numberHandlers] = modH;
 800d6ac:	4b08      	ldr	r3, [pc, #32]	; (800d6d0 <ModbusInit+0x114>)
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	4619      	mov	r1, r3
 800d6b2:	4a12      	ldr	r2, [pc, #72]	; (800d6fc <ModbusInit+0x140>)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 800d6ba:	4b05      	ldr	r3, [pc, #20]	; (800d6d0 <ModbusInit+0x114>)
 800d6bc:	781b      	ldrb	r3, [r3, #0]
 800d6be:	3301      	adds	r3, #1
 800d6c0:	b2da      	uxtb	r2, r3
 800d6c2:	4b03      	ldr	r3, [pc, #12]	; (800d6d0 <ModbusInit+0x114>)
 800d6c4:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 800d6c6:	e000      	b.n	800d6ca <ModbusInit+0x10e>
	  while(1); //error no more Modbus handlers supported
 800d6c8:	e7fe      	b.n	800d6c8 <ModbusInit+0x10c>
}
 800d6ca:	3708      	adds	r7, #8
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	2000218c 	.word	0x2000218c
 800d6d4:	0800f22c 	.word	0x0800f22c
 800d6d8:	0800d909 	.word	0x0800d909
 800d6dc:	0800f250 	.word	0x0800f250
 800d6e0:	0800dde5 	.word	0x0800dde5
 800d6e4:	0800d8ad 	.word	0x0800d8ad
 800d6e8:	0800f0a4 	.word	0x0800f0a4
 800d6ec:	0800f214 	.word	0x0800f214
 800d6f0:	0800d829 	.word	0x0800d829
 800d6f4:	0800f0b4 	.word	0x0800f0b4
 800d6f8:	0800f274 	.word	0x0800f274
 800d6fc:	20002184 	.word	0x20002184

0800d700 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != USART_HW_DMA )
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d005      	beq.n	800d71e <ModbusStart+0x1e>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d718:	2b04      	cmp	r3, #4
 800d71a:	d000      	beq.n	800d71e <ModbusStart+0x1e>
	{

		while(1); //ERROR select the type of hardware
 800d71c:	e7fe      	b.n	800d71c <ModbusStart+0x1c>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d724:	2b01      	cmp	r3, #1
 800d726:	d004      	beq.n	800d732 <ModbusStart+0x32>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d72e:	2b04      	cmp	r3, #4
 800d730:	d15c      	bne.n	800d7ec <ModbusStart+0xec>
	{

	      if (modH->EN_Port != NULL )
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	68db      	ldr	r3, [r3, #12]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d007      	beq.n	800d74a <ModbusStart+0x4a>
          {
              // return RS485 transceiver to transmit mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	68d8      	ldr	r0, [r3, #12]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	8a1b      	ldrh	r3, [r3, #16]
 800d742:	2200      	movs	r2, #0
 800d744:	4619      	mov	r1, r3
 800d746:	f7f6 fdcb 	bl	80042e0 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regsHR == NULL )
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	781b      	ldrb	r3, [r3, #0]
 800d74e:	2b03      	cmp	r3, #3
 800d750:	d105      	bne.n	800d75e <ModbusStart+0x5e>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d100      	bne.n	800d75e <ModbusStart+0x5e>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 800d75c:	e7fe      	b.n	800d75c <ModbusStart+0x5c>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 800d75e:	bf00      	nop
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	685b      	ldr	r3, [r3, #4]
 800d764:	4618      	mov	r0, r3
 800d766:	f7f9 ffa1 	bl	80076ac <HAL_UART_GetState>
 800d76a:	4603      	mov	r3, r0
 800d76c:	2b20      	cmp	r3, #32
 800d76e:	d1f7      	bne.n	800d760 <ModbusStart+0x60>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d776:	2b04      	cmp	r3, #4
 800d778:	d11a      	bne.n	800d7b0 <ModbusStart+0xb0>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	6858      	ldr	r0, [r3, #4]
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	33d0      	adds	r3, #208	; 0xd0
 800d782:	2280      	movs	r2, #128	; 0x80
 800d784:	4619      	mov	r1, r3
 800d786:	f7fb ff3a 	bl	80095fe <HAL_UARTEx_ReceiveToIdle_DMA>
 800d78a:	4603      	mov	r3, r0
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d000      	beq.n	800d792 <ModbusStart+0x92>
        	   {
        	         while(1)
 800d790:	e7fe      	b.n	800d790 <ModbusStart+0x90>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	685b      	ldr	r3, [r3, #4]
 800d796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	681a      	ldr	r2, [r3, #0]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	685b      	ldr	r3, [r3, #4]
 800d7a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	f022 0204 	bic.w	r2, r2, #4
 800d7ac:	601a      	str	r2, [r3, #0]
 800d7ae:	e00b      	b.n	800d7c8 <ModbusStart+0xc8>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	6858      	ldr	r0, [r3, #4]
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	33b8      	adds	r3, #184	; 0xb8
 800d7b8:	2201      	movs	r2, #1
 800d7ba:	4619      	mov	r1, r3
 800d7bc:	f7f9 f95c 	bl	8006a78 <HAL_UART_Receive_IT>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d000      	beq.n	800d7c8 <ModbusStart+0xc8>
        	  {
        	           while(1)
 800d7c6:	e7fe      	b.n	800d7c6 <ModbusStart+0xc6>
          			  //error in your initialization code
          		  }
          	  }
#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	7a1b      	ldrb	r3, [r3, #8]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d004      	beq.n	800d7da <ModbusStart+0xda>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	781b      	ldrb	r3, [r3, #0]
 800d7d4:	2b04      	cmp	r3, #4
 800d7d6:	d100      	bne.n	800d7da <ModbusStart+0xda>
          {
        	  while(1)
 800d7d8:	e7fe      	b.n	800d7d8 <ModbusStart+0xd8>
        	  {
        	     	  //error Master ID must be zero
        	  }
          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	7a1b      	ldrb	r3, [r3, #8]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d104      	bne.n	800d7ec <ModbusStart+0xec>
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	781b      	ldrb	r3, [r3, #0]
 800d7e6:	2b03      	cmp	r3, #3
 800d7e8:	d100      	bne.n	800d7ec <ModbusStart+0xec>
          {
             	  while(1)
 800d7ea:	e7fe      	b.n	800d7ea <ModbusStart+0xea>
                  	     	  //error Master ID must be zero
               	  }
           }
	}

    modH->u8lastRec = modH->u8BufferSize = 0;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	f893 2093 	ldrb.w	r2, [r3, #147]	; 0x93
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2200      	movs	r2, #0
 800d804:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f8b3 20ac 	ldrh.w	r2, [r3, #172]	; 0xac
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8b3 20aa 	ldrh.w	r2, [r3, #170]	; 0xaa
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8

}
 800d820:	bf00      	nop
 800d822:	3708      	adds	r7, #8
 800d824:	46bd      	mov	sp, r7
 800d826:	bd80      	pop	{r7, pc}

0800d828 <vTimerCallbackT35>:

void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b086      	sub	sp, #24
 800d82c:	af02      	add	r7, sp, #8
 800d82e:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 800d830:	2300      	movs	r3, #0
 800d832:	60fb      	str	r3, [r7, #12]
 800d834:	e02a      	b.n	800d88c <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 800d836:	4a1b      	ldr	r2, [pc, #108]	; (800d8a4 <vTimerCallbackT35+0x7c>)
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d83e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800d842:	687a      	ldr	r2, [r7, #4]
 800d844:	429a      	cmp	r2, r3
 800d846:	d11e      	bne.n	800d886 <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 800d848:	4a16      	ldr	r2, [pc, #88]	; (800d8a4 <vTimerCallbackT35+0x7c>)
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d850:	781b      	ldrb	r3, [r3, #0]
 800d852:	2b04      	cmp	r3, #4
 800d854:	d10c      	bne.n	800d870 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 800d856:	4a13      	ldr	r2, [pc, #76]	; (800d8a4 <vTimerCallbackT35+0x7c>)
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d85e:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 800d862:	2300      	movs	r3, #0
 800d864:	9300      	str	r3, [sp, #0]
 800d866:	2300      	movs	r3, #0
 800d868:	2200      	movs	r2, #0
 800d86a:	2103      	movs	r1, #3
 800d86c:	f7fe fe7c 	bl	800c568 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 800d870:	4a0c      	ldr	r2, [pc, #48]	; (800d8a4 <vTimerCallbackT35+0x7c>)
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d878:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800d87c:	2300      	movs	r3, #0
 800d87e:	2203      	movs	r2, #3
 800d880:	2100      	movs	r1, #0
 800d882:	f7fe fba7 	bl	800bfd4 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	3301      	adds	r3, #1
 800d88a:	60fb      	str	r3, [r7, #12]
 800d88c:	4b06      	ldr	r3, [pc, #24]	; (800d8a8 <vTimerCallbackT35+0x80>)
 800d88e:	781b      	ldrb	r3, [r3, #0]
 800d890:	461a      	mov	r2, r3
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	4293      	cmp	r3, r2
 800d896:	dbce      	blt.n	800d836 <vTimerCallbackT35+0xe>
		}

	}
}
 800d898:	bf00      	nop
 800d89a:	bf00      	nop
 800d89c:	3710      	adds	r7, #16
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
 800d8a2:	bf00      	nop
 800d8a4:	20002184 	.word	0x20002184
 800d8a8:	2000218c 	.word	0x2000218c

0800d8ac <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b084      	sub	sp, #16
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	60fb      	str	r3, [r7, #12]
 800d8b8:	e017      	b.n	800d8ea <vTimerCallbackTimeout+0x3e>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 800d8ba:	4a11      	ldr	r2, [pc, #68]	; (800d900 <vTimerCallbackTimeout+0x54>)
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8c2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800d8c6:	687a      	ldr	r2, [r7, #4]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d10b      	bne.n	800d8e4 <vTimerCallbackTimeout+0x38>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 800d8cc:	4a0c      	ldr	r2, [pc, #48]	; (800d900 <vTimerCallbackTimeout+0x54>)
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8d4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800d8d8:	2300      	movs	r3, #0
 800d8da:	2203      	movs	r2, #3
 800d8dc:	f06f 0107 	mvn.w	r1, #7
 800d8e0:	f7fe fb78 	bl	800bfd4 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	3301      	adds	r3, #1
 800d8e8:	60fb      	str	r3, [r7, #12]
 800d8ea:	4b06      	ldr	r3, [pc, #24]	; (800d904 <vTimerCallbackTimeout+0x58>)
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	461a      	mov	r2, r3
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	4293      	cmp	r3, r2
 800d8f4:	dbe1      	blt.n	800d8ba <vTimerCallbackTimeout+0xe>
		}

	}

}
 800d8f6:	bf00      	nop
 800d8f8:	bf00      	nop
 800d8fa:	3710      	adds	r7, #16
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd80      	pop	{r7, pc}
 800d900:	20002184 	.word	0x20002184
 800d904:	2000218c 	.word	0x2000218c

0800d908 <StartTaskModbusSlave>:


void StartTaskModbusSlave(void *argument)
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b084      	sub	sp, #16
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	60fb      	str	r3, [r7, #12]
  //uint32_t notification;
  for(;;)
  {

	modH->i8lastError = 0;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	2200      	movs	r2, #0
 800d918:	749a      	strb	r2, [r3, #18]


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d920:	2b01      	cmp	r3, #1
 800d922:	d004      	beq.n	800d92e <StartTaskModbusSlave+0x26>
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d92a:	2b04      	cmp	r3, #4
 800d92c:	d117      	bne.n	800d95e <StartTaskModbusSlave+0x56>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 800d92e:	f04f 31ff 	mov.w	r1, #4294967295
 800d932:	2001      	movs	r0, #1
 800d934:	f7fe faac 	bl	800be90 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 800d938:	68f8      	ldr	r0, [r7, #12]
 800d93a:	f000 fc21 	bl	800e180 <getRxBuffer>
 800d93e:	4603      	mov	r3, r0
 800d940:	f113 0f03 	cmn.w	r3, #3
 800d944:	d10b      	bne.n	800d95e <StartTaskModbusSlave+0x56>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	22fd      	movs	r2, #253	; 0xfd
 800d94a:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800d952:	3301      	adds	r3, #1
 800d954:	b29a      	uxth	r2, r3
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
		  continue;
 800d95c:	e0b7      	b.n	800dace <StartTaskModbusSlave+0x1c6>
	  }
   }

   if (modH->u8BufferSize < 7)
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800d964:	2b06      	cmp	r3, #6
 800d966:	d80b      	bhi.n	800d980 <StartTaskModbusSlave+0x78>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	22fa      	movs	r2, #250	; 0xfa
 800d96c:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800d974:	3301      	adds	r3, #1
 800d976:	b29a      	uxth	r2, r3
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac

	  continue;
 800d97e:	e0a6      	b.n	800dace <StartTaskModbusSlave+0x1c6>
    }


   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id)
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	7cda      	ldrb	r2, [r3, #19]
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	7a1b      	ldrb	r3, [r3, #8]
 800d988:	429a      	cmp	r2, r3
 800d98a:	f040 809f 	bne.w	800dacc <StartTaskModbusSlave+0x1c4>
	{
    	continue;
	}

	// validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 800d98e:	68f8      	ldr	r0, [r7, #12]
 800d990:	f000 fc40 	bl	800e214 <validateRequest>
 800d994:	4603      	mov	r3, r0
 800d996:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 800d998:	7afb      	ldrb	r3, [r7, #11]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d00c      	beq.n	800d9b8 <StartTaskModbusSlave+0xb0>
	{
	    if (u8exception != ERR_TIME_OUT)
		{
		    buildException( u8exception, modH);
 800d99e:	7afb      	ldrb	r3, [r7, #11]
 800d9a0:	68f9      	ldr	r1, [r7, #12]
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f000 fdda 	bl	800e55c <buildException>
			sendTxBuffer(modH);
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f000 fdf6 	bl	800e59a <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 800d9ae:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 800d9b6:	e08a      	b.n	800dace <StartTaskModbusSlave+0x1c6>
	 }

	 modH->i8lastError = 0;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800d9c4:	f04f 31ff 	mov.w	r1, #4294967295
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f7fc ffc7 	bl	800a95c <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	7d1b      	ldrb	r3, [r3, #20]
 800d9d2:	3b01      	subs	r3, #1
 800d9d4:	2b0f      	cmp	r3, #15
 800d9d6:	d86f      	bhi.n	800dab8 <StartTaskModbusSlave+0x1b0>
 800d9d8:	a201      	add	r2, pc, #4	; (adr r2, 800d9e0 <StartTaskModbusSlave+0xd8>)
 800d9da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9de:	bf00      	nop
 800d9e0:	0800da21 	.word	0x0800da21
 800d9e4:	0800da35 	.word	0x0800da35
 800d9e8:	0800da49 	.word	0x0800da49
 800d9ec:	0800da5d 	.word	0x0800da5d
 800d9f0:	0800da71 	.word	0x0800da71
 800d9f4:	0800da83 	.word	0x0800da83
 800d9f8:	0800dab9 	.word	0x0800dab9
 800d9fc:	0800dab9 	.word	0x0800dab9
 800da00:	0800dab9 	.word	0x0800dab9
 800da04:	0800dab9 	.word	0x0800dab9
 800da08:	0800dab9 	.word	0x0800dab9
 800da0c:	0800dab9 	.word	0x0800dab9
 800da10:	0800dab9 	.word	0x0800dab9
 800da14:	0800dab9 	.word	0x0800dab9
 800da18:	0800da95 	.word	0x0800da95
 800da1c:	0800daa7 	.word	0x0800daa7
	 {
			case MB_FC_READ_COILS:
				modH->i8state = process_FC1(modH,DB_COILS);
 800da20:	2101      	movs	r1, #1
 800da22:	68f8      	ldr	r0, [r7, #12]
 800da24:	f000 fe5b 	bl	800e6de <process_FC1>
 800da28:	4603      	mov	r3, r0
 800da2a:	461a      	mov	r2, r3
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da32:	e042      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_DISCRETE_INPUT:
				modH->i8state = process_FC1(modH,DB_INPUT_COILS);
 800da34:	2102      	movs	r1, #2
 800da36:	68f8      	ldr	r0, [r7, #12]
 800da38:	f000 fe51 	bl	800e6de <process_FC1>
 800da3c:	4603      	mov	r3, r0
 800da3e:	461a      	mov	r2, r3
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da46:	e038      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_REGISTERS:
				modH->i8state = process_FC3(modH,DB_HOLDING_REGISTER);
 800da48:	2103      	movs	r1, #3
 800da4a:	68f8      	ldr	r0, [r7, #12]
 800da4c:	f000 ff0b 	bl	800e866 <process_FC3>
 800da50:	4603      	mov	r3, r0
 800da52:	461a      	mov	r2, r3
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da5a:	e02e      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_READ_INPUT_REGISTER:
				modH->i8state = process_FC3(modH,DB_INPUT_REGISTERS);
 800da5c:	2104      	movs	r1, #4
 800da5e:	68f8      	ldr	r0, [r7, #12]
 800da60:	f000 ff01 	bl	800e866 <process_FC3>
 800da64:	4603      	mov	r3, r0
 800da66:	461a      	mov	r2, r3
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da6e:	e024      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_COIL:
				modH->i8state = process_FC5(modH);
 800da70:	68f8      	ldr	r0, [r7, #12]
 800da72:	f000 ff70 	bl	800e956 <process_FC5>
 800da76:	4603      	mov	r3, r0
 800da78:	461a      	mov	r2, r3
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da80:	e01b      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_REGISTER :
				modH->i8state = process_FC6(modH);
 800da82:	68f8      	ldr	r0, [r7, #12]
 800da84:	f000 ffc0 	bl	800ea08 <process_FC6>
 800da88:	4603      	mov	r3, r0
 800da8a:	461a      	mov	r2, r3
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800da92:	e012      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_MULTIPLE_COILS:
				modH->i8state = process_FC15(modH);
 800da94:	68f8      	ldr	r0, [r7, #12]
 800da96:	f000 ffe9 	bl	800ea6c <process_FC15>
 800da9a:	4603      	mov	r3, r0
 800da9c:	461a      	mov	r2, r3
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800daa4:	e009      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			case MB_FC_WRITE_MULTIPLE_REGISTERS :
				modH->i8state = process_FC16(modH);
 800daa6:	68f8      	ldr	r0, [r7, #12]
 800daa8:	f001 f86e 	bl	800eb88 <process_FC16>
 800daac:	4603      	mov	r3, r0
 800daae:	461a      	mov	r2, r3
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
				break;
 800dab6:	e000      	b.n	800daba <StartTaskModbusSlave+0x1b2>
			default:
				break;
 800dab8:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800dac0:	2300      	movs	r3, #0
 800dac2:	2200      	movs	r2, #0
 800dac4:	2100      	movs	r1, #0
 800dac6:	f7fc fccf 	bl	800a468 <xQueueGenericSend>

	 continue;
 800daca:	e000      	b.n	800dace <StartTaskModbusSlave+0x1c6>
    	continue;
 800dacc:	bf00      	nop
  {
 800dace:	e721      	b.n	800d914 <StartTaskModbusSlave+0xc>

0800dad0 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 800dad0:	b084      	sub	sp, #16
 800dad2:	b580      	push	{r7, lr}
 800dad4:	b084      	sub	sp, #16
 800dad6:	af00      	add	r7, sp, #0
 800dad8:	6078      	str	r0, [r7, #4]
 800dada:	f107 001c 	add.w	r0, r7, #28
 800dade:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 800dae2:	2300      	movs	r3, #0
 800dae4:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800daec:	f04f 31ff 	mov.w	r1, #4294967295
 800daf0:	4618      	mov	r0, r3
 800daf2:	f7fc ff33 	bl	800a95c <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	7a1b      	ldrb	r3, [r3, #8]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d001      	beq.n	800db02 <SendQuery+0x32>
 800dafe:	23ff      	movs	r3, #255	; 0xff
 800db00:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f993 30b9 	ldrsb.w	r3, [r3, #185]	; 0xb9
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d001      	beq.n	800db10 <SendQuery+0x40>
 800db0c:	23fe      	movs	r3, #254	; 0xfe
 800db0e:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 800db10:	7f3b      	ldrb	r3, [r7, #28]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d002      	beq.n	800db1c <SendQuery+0x4c>
 800db16:	7f3b      	ldrb	r3, [r7, #28]
 800db18:	2bf7      	cmp	r3, #247	; 0xf7
 800db1a:	d901      	bls.n	800db20 <SendQuery+0x50>
 800db1c:	23f7      	movs	r3, #247	; 0xf7
 800db1e:	73bb      	strb	r3, [r7, #14]


	if(error)
 800db20:	7bbb      	ldrb	r3, [r7, #14]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d00e      	beq.n	800db44 <SendQuery+0x74>
	{
		 modH->i8lastError = error;
 800db26:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800db34:	2300      	movs	r3, #0
 800db36:	2200      	movs	r2, #0
 800db38:	2100      	movs	r1, #0
 800db3a:	f7fc fc95 	bl	800a468 <xQueueGenericSend>
		 return error;
 800db3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db42:	e147      	b.n	800ddd4 <SendQuery+0x304>
	}


	if (telegram.u8fct == MB_FC_READ_COILS || telegram.u8fct == MB_FC_READ_DISCRETE_INPUT ||
 800db44:	7f7b      	ldrb	r3, [r7, #29]
 800db46:	2b01      	cmp	r3, #1
 800db48:	d008      	beq.n	800db5c <SendQuery+0x8c>
 800db4a:	7f7b      	ldrb	r3, [r7, #29]
 800db4c:	2b02      	cmp	r3, #2
 800db4e:	d005      	beq.n	800db5c <SendQuery+0x8c>
		telegram.u8fct == MB_FC_WRITE_COIL || telegram.u8fct == MB_FC_WRITE_MULTIPLE_COILS)
 800db50:	7f7b      	ldrb	r3, [r7, #29]
	if (telegram.u8fct == MB_FC_READ_COILS || telegram.u8fct == MB_FC_READ_DISCRETE_INPUT ||
 800db52:	2b05      	cmp	r3, #5
 800db54:	d002      	beq.n	800db5c <SendQuery+0x8c>
		telegram.u8fct == MB_FC_WRITE_COIL || telegram.u8fct == MB_FC_WRITE_MULTIPLE_COILS)
 800db56:	7f7b      	ldrb	r3, [r7, #29]
 800db58:	2b0f      	cmp	r3, #15
 800db5a:	d104      	bne.n	800db66 <SendQuery+0x96>
	{
		modH->u16regsCoils = telegram.u16reg;
 800db5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800db64:	e00f      	b.n	800db86 <SendQuery+0xb6>
	}
	else if (telegram.u8fct == MB_FC_READ_REGISTERS || telegram.u8fct == MB_FC_READ_INPUT_REGISTER ||
 800db66:	7f7b      	ldrb	r3, [r7, #29]
 800db68:	2b03      	cmp	r3, #3
 800db6a:	d008      	beq.n	800db7e <SendQuery+0xae>
 800db6c:	7f7b      	ldrb	r3, [r7, #29]
 800db6e:	2b04      	cmp	r3, #4
 800db70:	d005      	beq.n	800db7e <SendQuery+0xae>
			telegram.u8fct == MB_FC_WRITE_REGISTER || telegram.u8fct == MB_FC_WRITE_MULTIPLE_REGISTERS)
 800db72:	7f7b      	ldrb	r3, [r7, #29]
	else if (telegram.u8fct == MB_FC_READ_REGISTERS || telegram.u8fct == MB_FC_READ_INPUT_REGISTER ||
 800db74:	2b06      	cmp	r3, #6
 800db76:	d002      	beq.n	800db7e <SendQuery+0xae>
			telegram.u8fct == MB_FC_WRITE_REGISTER || telegram.u8fct == MB_FC_WRITE_MULTIPLE_REGISTERS)
 800db78:	7f7b      	ldrb	r3, [r7, #29]
 800db7a:	2b10      	cmp	r3, #16
 800db7c:	d103      	bne.n	800db86 <SendQuery+0xb6>
	{
		modH->u16regsHR = telegram.u16reg;
 800db7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	}

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 800db86:	7f3a      	ldrb	r2, [r7, #28]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 800db8c:	7f7a      	ldrb	r2, [r7, #29]
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 800db92:	8bfb      	ldrh	r3, [r7, #30]
 800db94:	0a1b      	lsrs	r3, r3, #8
 800db96:	b29b      	uxth	r3, r3
 800db98:	b2da      	uxtb	r2, r3
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 800db9e:	8bfb      	ldrh	r3, [r7, #30]
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 800dba6:	7f7b      	ldrb	r3, [r7, #29]
 800dba8:	3b01      	subs	r3, #1
 800dbaa:	2b0f      	cmp	r3, #15
 800dbac:	f200 80ff 	bhi.w	800ddae <SendQuery+0x2de>
 800dbb0:	a201      	add	r2, pc, #4	; (adr r2, 800dbb8 <SendQuery+0xe8>)
 800dbb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbb6:	bf00      	nop
 800dbb8:	0800dbf9 	.word	0x0800dbf9
 800dbbc:	0800dbf9 	.word	0x0800dbf9
 800dbc0:	0800dbf9 	.word	0x0800dbf9
 800dbc4:	0800dbf9 	.word	0x0800dbf9
 800dbc8:	0800dc17 	.word	0x0800dc17
 800dbcc:	0800dc39 	.word	0x0800dc39
 800dbd0:	0800ddaf 	.word	0x0800ddaf
 800dbd4:	0800ddaf 	.word	0x0800ddaf
 800dbd8:	0800ddaf 	.word	0x0800ddaf
 800dbdc:	0800ddaf 	.word	0x0800ddaf
 800dbe0:	0800ddaf 	.word	0x0800ddaf
 800dbe4:	0800ddaf 	.word	0x0800ddaf
 800dbe8:	0800ddaf 	.word	0x0800ddaf
 800dbec:	0800ddaf 	.word	0x0800ddaf
 800dbf0:	0800dc5b 	.word	0x0800dc5b
 800dbf4:	0800dd19 	.word	0x0800dd19
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800dbf8:	8c3b      	ldrh	r3, [r7, #32]
 800dbfa:	0a1b      	lsrs	r3, r3, #8
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	b2da      	uxtb	r2, r3
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800dc04:	8c3b      	ldrh	r3, [r7, #32]
 800dc06:	b2da      	uxtb	r2, r3
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2206      	movs	r2, #6
 800dc10:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800dc14:	e0cb      	b.n	800ddae <SendQuery+0x2de>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 800dc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc18:	881b      	ldrh	r3, [r3, #0]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d001      	beq.n	800dc22 <SendQuery+0x152>
 800dc1e:	22ff      	movs	r2, #255	; 0xff
 800dc20:	e000      	b.n	800dc24 <SendQuery+0x154>
 800dc22:	2200      	movs	r2, #0
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2206      	movs	r2, #6
 800dc32:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800dc36:	e0ba      	b.n	800ddae <SendQuery+0x2de>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 800dc38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc3a:	881b      	ldrh	r3, [r3, #0]
 800dc3c:	0a1b      	lsrs	r3, r3, #8
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	b2da      	uxtb	r2, r3
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 800dc46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc48:	881b      	ldrh	r3, [r3, #0]
 800dc4a:	b2da      	uxtb	r2, r3
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2206      	movs	r2, #6
 800dc54:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    break;
 800dc58:	e0a9      	b.n	800ddae <SendQuery+0x2de>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 800dc5a:	8c3b      	ldrh	r3, [r7, #32]
 800dc5c:	091b      	lsrs	r3, r3, #4
 800dc5e:	b29b      	uxth	r3, r3
 800dc60:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 800dc62:	7a7b      	ldrb	r3, [r7, #9]
 800dc64:	005b      	lsls	r3, r3, #1
 800dc66:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 800dc68:	8c3b      	ldrh	r3, [r7, #32]
 800dc6a:	f003 030f 	and.w	r3, r3, #15
 800dc6e:	b29b      	uxth	r3, r3
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d005      	beq.n	800dc80 <SendQuery+0x1b0>
	    {
	        u8bytesno++;
 800dc74:	7bfb      	ldrb	r3, [r7, #15]
 800dc76:	3301      	adds	r3, #1
 800dc78:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 800dc7a:	7a7b      	ldrb	r3, [r7, #9]
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800dc80:	8c3b      	ldrh	r3, [r7, #32]
 800dc82:	0a1b      	lsrs	r3, r3, #8
 800dc84:	b29b      	uxth	r3, r3
 800dc86:	b2da      	uxtb	r2, r3
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800dc8c:	8c3b      	ldrh	r3, [r7, #32]
 800dc8e:	b2da      	uxtb	r2, r3
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	7bfa      	ldrb	r2, [r7, #15]
 800dc98:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	2207      	movs	r2, #7
 800dc9e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 800dca2:	2300      	movs	r3, #0
 800dca4:	81bb      	strh	r3, [r7, #12]
 800dca6:	e031      	b.n	800dd0c <SendQuery+0x23c>
	    {
	        if(i%2)
 800dca8:	89bb      	ldrh	r3, [r7, #12]
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d00f      	beq.n	800dcd4 <SendQuery+0x204>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 800dcb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcb6:	89bb      	ldrh	r3, [r7, #12]
 800dcb8:	085b      	lsrs	r3, r3, #1
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	005b      	lsls	r3, r3, #1
 800dcbe:	4413      	add	r3, r2
 800dcc0:	881a      	ldrh	r2, [r3, #0]
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dcc8:	4619      	mov	r1, r3
 800dcca:	b2d2      	uxtb	r2, r2
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	440b      	add	r3, r1
 800dcd0:	74da      	strb	r2, [r3, #19]
 800dcd2:	e010      	b.n	800dcf6 <SendQuery+0x226>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 800dcd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dcd6:	89bb      	ldrh	r3, [r7, #12]
 800dcd8:	085b      	lsrs	r3, r3, #1
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	005b      	lsls	r3, r3, #1
 800dcde:	4413      	add	r3, r2
 800dce0:	881b      	ldrh	r3, [r3, #0]
 800dce2:	0a1b      	lsrs	r3, r3, #8
 800dce4:	b29a      	uxth	r2, r3
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dcec:	4619      	mov	r1, r3
 800dcee:	b2d2      	uxtb	r2, r2
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	440b      	add	r3, r1
 800dcf4:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dcfc:	3301      	adds	r3, #1
 800dcfe:	b2da      	uxtb	r2, r3
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800dd06:	89bb      	ldrh	r3, [r7, #12]
 800dd08:	3301      	adds	r3, #1
 800dd0a:	81bb      	strh	r3, [r7, #12]
 800dd0c:	7bfb      	ldrb	r3, [r7, #15]
 800dd0e:	b29b      	uxth	r3, r3
 800dd10:	89ba      	ldrh	r2, [r7, #12]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d3c8      	bcc.n	800dca8 <SendQuery+0x1d8>
	    }
	    break;
 800dd16:	e04a      	b.n	800ddae <SendQuery+0x2de>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800dd18:	8c3b      	ldrh	r3, [r7, #32]
 800dd1a:	0a1b      	lsrs	r3, r3, #8
 800dd1c:	b29b      	uxth	r3, r3
 800dd1e:	b2da      	uxtb	r2, r3
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 800dd24:	8c3b      	ldrh	r3, [r7, #32]
 800dd26:	b2da      	uxtb	r2, r3
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 800dd2c:	8c3b      	ldrh	r3, [r7, #32]
 800dd2e:	b2db      	uxtb	r3, r3
 800dd30:	005b      	lsls	r3, r3, #1
 800dd32:	b2da      	uxtb	r2, r3
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2207      	movs	r2, #7
 800dd3c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800dd40:	2300      	movs	r3, #0
 800dd42:	817b      	strh	r3, [r7, #10]
 800dd44:	e02e      	b.n	800dda4 <SendQuery+0x2d4>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 800dd46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd48:	897b      	ldrh	r3, [r7, #10]
 800dd4a:	005b      	lsls	r3, r3, #1
 800dd4c:	4413      	add	r3, r2
 800dd4e:	881b      	ldrh	r3, [r3, #0]
 800dd50:	0a1b      	lsrs	r3, r3, #8
 800dd52:	b29a      	uxth	r2, r3
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dd5a:	4619      	mov	r1, r3
 800dd5c:	b2d2      	uxtb	r2, r2
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	440b      	add	r3, r1
 800dd62:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dd6a:	3301      	adds	r3, #1
 800dd6c:	b2da      	uxtb	r2, r3
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 800dd74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd76:	897b      	ldrh	r3, [r7, #10]
 800dd78:	005b      	lsls	r3, r3, #1
 800dd7a:	4413      	add	r3, r2
 800dd7c:	881a      	ldrh	r2, [r3, #0]
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dd84:	4619      	mov	r1, r3
 800dd86:	b2d2      	uxtb	r2, r2
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	440b      	add	r3, r1
 800dd8c:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800dd94:	3301      	adds	r3, #1
 800dd96:	b2da      	uxtb	r2, r3
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 800dd9e:	897b      	ldrh	r3, [r7, #10]
 800dda0:	3301      	adds	r3, #1
 800dda2:	817b      	strh	r3, [r7, #10]
 800dda4:	8c3b      	ldrh	r3, [r7, #32]
 800dda6:	897a      	ldrh	r2, [r7, #10]
 800dda8:	429a      	cmp	r2, r3
 800ddaa:	d3cc      	bcc.n	800dd46 <SendQuery+0x276>
	    }
	    break;
 800ddac:	bf00      	nop
	}


	sendTxBuffer(modH);
 800ddae:	6878      	ldr	r0, [r7, #4]
 800ddb0:	f000 fbf3 	bl	800e59a <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800ddba:	2300      	movs	r3, #0
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	2100      	movs	r1, #0
 800ddc0:	f7fc fb52 	bl	800a468 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
	modH->i8lastError = 0;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	749a      	strb	r2, [r3, #18]
	return 0;
 800ddd2:	2300      	movs	r3, #0


}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3710      	adds	r7, #16
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ddde:	b004      	add	sp, #16
 800dde0:	4770      	bx	lr
 800dde2:	bf00      	nop

0800dde4 <StartTaskModbusMaster>:


void StartTaskModbusMaster(void *argument)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b08c      	sub	sp, #48	; 0x30
 800dde8:	af02      	add	r7, sp, #8
 800ddea:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	627b      	str	r3, [r7, #36]	; 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 800ddf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddf2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ddf6:	f107 010c 	add.w	r1, r7, #12
 800ddfa:	f04f 32ff 	mov.w	r2, #4294967295
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7fc fccc 	bl	800a79c <xQueueReceive>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 800de04:	69bb      	ldr	r3, [r7, #24]
 800de06:	9300      	str	r3, [sp, #0]
 800de08:	f107 030c 	add.w	r3, r7, #12
 800de0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de10:	f7ff fe5e 	bl	800dad0 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800de14:	f04f 31ff 	mov.w	r1, #4294967295
 800de18:	2001      	movs	r0, #1
 800de1a:	f7fe f839 	bl	800be90 <ulTaskNotifyTake>
 800de1e:	6238      	str	r0, [r7, #32]

	  // notify the task the request timeout
      modH->i8lastError = 0;
 800de20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de22:	2200      	movs	r2, #0
 800de24:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 800de26:	6a3b      	ldr	r3, [r7, #32]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d018      	beq.n	800de5e <StartTaskModbusMaster+0x7a>
      {
    	  modH->i8state = COM_IDLE;
 800de2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de2e:	2200      	movs	r2, #0
 800de30:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    	  modH->i8lastError = ERR_TIME_OUT;
 800de34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de36:	22f8      	movs	r2, #248	; 0xf8
 800de38:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 800de3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de3c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800de40:	3301      	adds	r3, #1
 800de42:	b29a      	uxth	r2, r3
 800de44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de46:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800de4a:	69b8      	ldr	r0, [r7, #24]
 800de4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4e:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800de52:	4619      	mov	r1, r3
 800de54:	2300      	movs	r3, #0
 800de56:	2203      	movs	r2, #3
 800de58:	f7fe f8bc 	bl	800bfd4 <xTaskGenericNotify>
    	  continue;
 800de5c:	e09a      	b.n	800df94 <StartTaskModbusMaster+0x1b0>
      }

      getRxBuffer(modH);
 800de5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de60:	f000 f98e 	bl	800e180 <getRxBuffer>

	  if ( modH->u8BufferSize < 6){
 800de64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de66:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800de6a:	2b05      	cmp	r3, #5
 800de6c:	d818      	bhi.n	800dea0 <StartTaskModbusMaster+0xbc>

		  modH->i8state = COM_IDLE;
 800de6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de70:	2200      	movs	r2, #0
 800de72:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
		  modH->i8lastError = ERR_BAD_SIZE;
 800de76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de78:	22fa      	movs	r2, #250	; 0xfa
 800de7a:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 800de7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de7e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800de82:	3301      	adds	r3, #1
 800de84:	b29a      	uxth	r2, r3
 800de86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de88:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800de8c:	69b8      	ldr	r0, [r7, #24]
 800de8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de90:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800de94:	4619      	mov	r1, r3
 800de96:	2300      	movs	r3, #0
 800de98:	2203      	movs	r2, #3
 800de9a:	f7fe f89b 	bl	800bfd4 <xTaskGenericNotify>
		  continue;
 800de9e:	e079      	b.n	800df94 <StartTaskModbusMaster+0x1b0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	f8d3 00c8 	ldr.w	r0, [r3, #200]	; 0xc8
 800dea6:	2300      	movs	r3, #0
 800dea8:	9300      	str	r3, [sp, #0]
 800deaa:	2300      	movs	r3, #0
 800deac:	2200      	movs	r2, #0
 800deae:	2103      	movs	r1, #3
 800deb0:	f7fe fb5a 	bl	800c568 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 800deb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800deb6:	f000 f8f5 	bl	800e0a4 <validateAnswer>
 800deba:	4603      	mov	r3, r0
 800debc:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 800debe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d010      	beq.n	800dee8 <StartTaskModbusMaster+0x104>
	  {
		 modH->i8state = COM_IDLE;
 800dec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec8:	2200      	movs	r2, #0
 800deca:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
         modH->i8lastError = u8exception;
 800dece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded0:	7ffa      	ldrb	r2, [r7, #31]
 800ded2:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800ded4:	69b8      	ldr	r0, [r7, #24]
 800ded6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded8:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800dedc:	4619      	mov	r1, r3
 800dede:	2300      	movs	r3, #0
 800dee0:	2203      	movs	r2, #3
 800dee2:	f7fe f877 	bl	800bfd4 <xTaskGenericNotify>
	     continue;
 800dee6:	e055      	b.n	800df94 <StartTaskModbusMaster+0x1b0>
	  }

	  modH->i8lastError = u8exception;
 800dee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deea:	7ffa      	ldrb	r2, [r7, #31]
 800deec:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800deee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800def4:	f04f 31ff 	mov.w	r1, #4294967295
 800def8:	4618      	mov	r0, r3
 800defa:	f7fc fd2f 	bl	800a95c <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 800defe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df00:	7d1b      	ldrb	r3, [r3, #20]
 800df02:	3b01      	subs	r3, #1
 800df04:	2b0f      	cmp	r3, #15
 800df06:	d82b      	bhi.n	800df60 <StartTaskModbusMaster+0x17c>
 800df08:	a201      	add	r2, pc, #4	; (adr r2, 800df10 <StartTaskModbusMaster+0x12c>)
 800df0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df0e:	bf00      	nop
 800df10:	0800df51 	.word	0x0800df51
 800df14:	0800df51 	.word	0x0800df51
 800df18:	0800df59 	.word	0x0800df59
 800df1c:	0800df59 	.word	0x0800df59
 800df20:	0800df61 	.word	0x0800df61
 800df24:	0800df61 	.word	0x0800df61
 800df28:	0800df61 	.word	0x0800df61
 800df2c:	0800df61 	.word	0x0800df61
 800df30:	0800df61 	.word	0x0800df61
 800df34:	0800df61 	.word	0x0800df61
 800df38:	0800df61 	.word	0x0800df61
 800df3c:	0800df61 	.word	0x0800df61
 800df40:	0800df61 	.word	0x0800df61
 800df44:	0800df61 	.word	0x0800df61
 800df48:	0800df61 	.word	0x0800df61
 800df4c:	0800df61 	.word	0x0800df61
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 800df50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df52:	f000 f821 	bl	800df98 <get_FC1>
	      break;
 800df56:	e004      	b.n	800df62 <StartTaskModbusMaster+0x17e>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 800df58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df5a:	f000 f874 	bl	800e046 <get_FC3>
	      break;
 800df5e:	e000      	b.n	800df62 <StartTaskModbusMaster+0x17e>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 800df60:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 800df62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df64:	2200      	movs	r2, #0
 800df66:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

	  if (modH->i8lastError ==0) // no error the error_OK, we need to use a different value than 0 to detect the timeout
 800df6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df6c:	f993 3012 	ldrsb.w	r3, [r3, #18]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d10e      	bne.n	800df92 <StartTaskModbusMaster+0x1ae>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800df74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df76:	f8d3 00cc 	ldr.w	r0, [r3, #204]	; 0xcc
 800df7a:	2300      	movs	r3, #0
 800df7c:	2200      	movs	r2, #0
 800df7e:	2100      	movs	r1, #0
 800df80:	f7fc fa72 	bl	800a468 <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, ERR_OK_QUERY, eSetValueWithOverwrite);
 800df84:	69b8      	ldr	r0, [r7, #24]
 800df86:	2300      	movs	r3, #0
 800df88:	2203      	movs	r2, #3
 800df8a:	f06f 010a 	mvn.w	r1, #10
 800df8e:	f7fe f821 	bl	800bfd4 <xTaskGenericNotify>
	  }


	  continue;
 800df92:	bf00      	nop
  {
 800df94:	e72c      	b.n	800ddf0 <StartTaskModbusMaster+0xc>
 800df96:	bf00      	nop

0800df98 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 800df98:	b590      	push	{r4, r7, lr}
 800df9a:	b085      	sub	sp, #20
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800dfa0:	2303      	movs	r3, #3
 800dfa2:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	73fb      	strb	r3, [r7, #15]
 800dfa8:	e043      	b.n	800e032 <get_FC1+0x9a>

        if(i%2)
 800dfaa:	7bfb      	ldrb	r3, [r7, #15]
 800dfac:	f003 0301 	and.w	r3, r3, #1
 800dfb0:	b2db      	uxtb	r3, r3
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d01c      	beq.n	800dff0 <get_FC1+0x58>
        {
        	modH->u16regsCoils[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regsCoils[i/2]));
 800dfb6:	7bfa      	ldrb	r2, [r7, #15]
 800dfb8:	7bbb      	ldrb	r3, [r7, #14]
 800dfba:	4413      	add	r3, r2
 800dfbc:	687a      	ldr	r2, [r7, #4]
 800dfbe:	4413      	add	r3, r2
 800dfc0:	7cd8      	ldrb	r0, [r3, #19]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800dfc8:	7bfb      	ldrb	r3, [r7, #15]
 800dfca:	085b      	lsrs	r3, r3, #1
 800dfcc:	b2db      	uxtb	r3, r3
 800dfce:	005b      	lsls	r3, r3, #1
 800dfd0:	4413      	add	r3, r2
 800dfd2:	881b      	ldrh	r3, [r3, #0]
 800dfd4:	b2d9      	uxtb	r1, r3
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800dfdc:	7bfb      	ldrb	r3, [r7, #15]
 800dfde:	085b      	lsrs	r3, r3, #1
 800dfe0:	b2db      	uxtb	r3, r3
 800dfe2:	005b      	lsls	r3, r3, #1
 800dfe4:	18d4      	adds	r4, r2, r3
 800dfe6:	f000 fa5f 	bl	800e4a8 <word>
 800dfea:	4603      	mov	r3, r0
 800dfec:	8023      	strh	r3, [r4, #0]
 800dfee:	e01d      	b.n	800e02c <get_FC1+0x94>
        }
        else
        {

        	modH->u16regsCoils[i/2]= word(highByte(modH->u16regsCoils[i/2]), modH->u8Buffer[i+u8byte]);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800dff6:	7bfb      	ldrb	r3, [r7, #15]
 800dff8:	085b      	lsrs	r3, r3, #1
 800dffa:	b2db      	uxtb	r3, r3
 800dffc:	005b      	lsls	r3, r3, #1
 800dffe:	4413      	add	r3, r2
 800e000:	881b      	ldrh	r3, [r3, #0]
 800e002:	0a1b      	lsrs	r3, r3, #8
 800e004:	b29b      	uxth	r3, r3
 800e006:	b2d8      	uxtb	r0, r3
 800e008:	7bfa      	ldrb	r2, [r7, #15]
 800e00a:	7bbb      	ldrb	r3, [r7, #14]
 800e00c:	4413      	add	r3, r2
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	4413      	add	r3, r2
 800e012:	7cd9      	ldrb	r1, [r3, #19]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e01a:	7bfb      	ldrb	r3, [r7, #15]
 800e01c:	085b      	lsrs	r3, r3, #1
 800e01e:	b2db      	uxtb	r3, r3
 800e020:	005b      	lsls	r3, r3, #1
 800e022:	18d4      	adds	r4, r2, r3
 800e024:	f000 fa40 	bl	800e4a8 <word>
 800e028:	4603      	mov	r3, r0
 800e02a:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800e02c:	7bfb      	ldrb	r3, [r7, #15]
 800e02e:	3301      	adds	r3, #1
 800e030:	73fb      	strb	r3, [r7, #15]
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	7d5b      	ldrb	r3, [r3, #21]
 800e036:	7bfa      	ldrb	r2, [r7, #15]
 800e038:	429a      	cmp	r2, r3
 800e03a:	d3b6      	bcc.n	800dfaa <get_FC1+0x12>
        }

     }
}
 800e03c:	bf00      	nop
 800e03e:	bf00      	nop
 800e040:	3714      	adds	r7, #20
 800e042:	46bd      	mov	sp, r7
 800e044:	bd90      	pop	{r4, r7, pc}

0800e046 <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 800e046:	b590      	push	{r4, r7, lr}
 800e048:	b085      	sub	sp, #20
 800e04a:	af00      	add	r7, sp, #0
 800e04c:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800e04e:	2303      	movs	r3, #3
 800e050:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800e052:	2300      	movs	r3, #0
 800e054:	73bb      	strb	r3, [r7, #14]
 800e056:	e018      	b.n	800e08a <get_FC3+0x44>
    {
    	modH->u16regsHR[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 800e058:	7bfb      	ldrb	r3, [r7, #15]
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	4413      	add	r3, r2
 800e05e:	7cd8      	ldrb	r0, [r3, #19]
 800e060:	7bfb      	ldrb	r3, [r7, #15]
 800e062:	3301      	adds	r3, #1
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	4413      	add	r3, r2
 800e068:	7cd9      	ldrb	r1, [r3, #19]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800e070:	7bbb      	ldrb	r3, [r7, #14]
 800e072:	005b      	lsls	r3, r3, #1
 800e074:	18d4      	adds	r4, r2, r3
 800e076:	f000 fa17 	bl	800e4a8 <word>
 800e07a:	4603      	mov	r3, r0
 800e07c:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 800e07e:	7bfb      	ldrb	r3, [r7, #15]
 800e080:	3302      	adds	r3, #2
 800e082:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 800e084:	7bbb      	ldrb	r3, [r7, #14]
 800e086:	3301      	adds	r3, #1
 800e088:	73bb      	strb	r3, [r7, #14]
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	7d5b      	ldrb	r3, [r3, #21]
 800e08e:	085b      	lsrs	r3, r3, #1
 800e090:	b2db      	uxtb	r3, r3
 800e092:	7bba      	ldrb	r2, [r7, #14]
 800e094:	429a      	cmp	r2, r3
 800e096:	d3df      	bcc.n	800e058 <get_FC3+0x12>
    }
}
 800e098:	bf00      	nop
 800e09a:	bf00      	nop
 800e09c:	3714      	adds	r7, #20
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd90      	pop	{r4, r7, pc}
	...

0800e0a4 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b084      	sub	sp, #16
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
    // check message crc vs calculated crc

	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0b2:	3b02      	subs	r3, #2
 800e0b4:	687a      	ldr	r2, [r7, #4]
 800e0b6:	4413      	add	r3, r2
 800e0b8:	7cdb      	ldrb	r3, [r3, #19]
 800e0ba:	021b      	lsls	r3, r3, #8
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800e0bc:	b21a      	sxth	r2, r3
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0c4:	3b01      	subs	r3, #1
 800e0c6:	6879      	ldr	r1, [r7, #4]
 800e0c8:	440b      	add	r3, r1
 800e0ca:	7cdb      	ldrb	r3, [r3, #19]
 800e0cc:	b21b      	sxth	r3, r3
 800e0ce:	4313      	orrs	r3, r2
 800e0d0:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 800e0d2:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f103 0213 	add.w	r2, r3, #19
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e0e0:	3b02      	subs	r3, #2
 800e0e2:	b2db      	uxtb	r3, r3
 800e0e4:	4619      	mov	r1, r3
 800e0e6:	4610      	mov	r0, r2
 800e0e8:	f000 f9f1 	bl	800e4ce <calcCRC>
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	461a      	mov	r2, r3
 800e0f0:	89bb      	ldrh	r3, [r7, #12]
 800e0f2:	4293      	cmp	r3, r2
 800e0f4:	d009      	beq.n	800e10a <validateAnswer+0x66>
    {
    	modH->u16errCnt ++;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	b29a      	uxth	r2, r3
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return ERR_BAD_CRC;
 800e106:	23fc      	movs	r3, #252	; 0xfc
 800e108:	e034      	b.n	800e174 <validateAnswer+0xd0>
    }

    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	7d1b      	ldrb	r3, [r3, #20]
 800e10e:	b25b      	sxtb	r3, r3
 800e110:	2b00      	cmp	r3, #0
 800e112:	da09      	bge.n	800e128 <validateAnswer+0x84>
    {
    	modH->u16errCnt ++;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e11a:	3301      	adds	r3, #1
 800e11c:	b29a      	uxth	r2, r3
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return ERR_EXCEPTION;
 800e124:	23fb      	movs	r3, #251	; 0xfb
 800e126:	e025      	b.n	800e174 <validateAnswer+0xd0>
    }

    // check fct code
    bool isSupported = false;
 800e128:	2300      	movs	r3, #0
 800e12a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e12c:	2300      	movs	r3, #0
 800e12e:	73bb      	strb	r3, [r7, #14]
 800e130:	e00c      	b.n	800e14c <validateAnswer+0xa8>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 800e132:	7bbb      	ldrb	r3, [r7, #14]
 800e134:	4a11      	ldr	r2, [pc, #68]	; (800e17c <validateAnswer+0xd8>)
 800e136:	5cd2      	ldrb	r2, [r2, r3]
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	7d1b      	ldrb	r3, [r3, #20]
 800e13c:	429a      	cmp	r2, r3
 800e13e:	d102      	bne.n	800e146 <validateAnswer+0xa2>
        {
            isSupported = 1;
 800e140:	2301      	movs	r3, #1
 800e142:	73fb      	strb	r3, [r7, #15]
            break;
 800e144:	e005      	b.n	800e152 <validateAnswer+0xae>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e146:	7bbb      	ldrb	r3, [r7, #14]
 800e148:	3301      	adds	r3, #1
 800e14a:	73bb      	strb	r3, [r7, #14]
 800e14c:	7bbb      	ldrb	r3, [r7, #14]
 800e14e:	2b07      	cmp	r3, #7
 800e150:	d9ef      	bls.n	800e132 <validateAnswer+0x8e>
        }
    }
    if (!isSupported)
 800e152:	7bfb      	ldrb	r3, [r7, #15]
 800e154:	f083 0301 	eor.w	r3, r3, #1
 800e158:	b2db      	uxtb	r3, r3
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d009      	beq.n	800e172 <validateAnswer+0xce>
    {
    	modH->u16errCnt ++;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e164:	3301      	adds	r3, #1
 800e166:	b29a      	uxth	r2, r3
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
        return EXC_FUNC_CODE;
 800e16e:	2301      	movs	r3, #1
 800e170:	e000      	b.n	800e174 <validateAnswer+0xd0>
    }

    return 0; // OK, no exception code thrown
 800e172:	2300      	movs	r3, #0
}
 800e174:	4618      	mov	r0, r3
 800e176:	3710      	adds	r7, #16
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}
 800e17c:	0800f284 	.word	0x0800f284

0800e180 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 800e180:	b580      	push	{r7, lr}
 800e182:	b084      	sub	sp, #16
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d104      	bne.n	800e19c <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	685b      	ldr	r3, [r3, #4]
 800e196:	4618      	mov	r0, r3
 800e198:	f7f8 fdd0 	bl	8006d3c <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f893 3153 	ldrb.w	r3, [r3, #339]	; 0x153
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d008      	beq.n	800e1b8 <getRxBuffer+0x38>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	33d0      	adds	r3, #208	; 0xd0
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f7ff f9eb 	bl	800d586 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 800e1b0:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 800e1b4:	81fb      	strh	r3, [r7, #14]
 800e1b6:	e019      	b.n	800e1ec <getRxBuffer+0x6c>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	3313      	adds	r3, #19
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	4610      	mov	r0, r2
 800e1c6:	f7ff f978 	bl	800d4ba <RingGetAllBytes>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	461a      	mov	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
		modH->u16InCnt++;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800e1da:	3301      	adds	r3, #1
 800e1dc:	b29a      	uxth	r2, r3
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
		i16result = modH->u8BufferSize;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e1ea:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d107      	bne.n	800e206 <getRxBuffer+0x86>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	6858      	ldr	r0, [r3, #4]
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	33b8      	adds	r3, #184	; 0xb8
 800e1fe:	2201      	movs	r2, #1
 800e200:	4619      	mov	r1, r3
 800e202:	f7f8 fc39 	bl	8006a78 <HAL_UART_Receive_IT>
	}

    return i16result;
 800e206:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3710      	adds	r7, #16
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}
	...

0800e214 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b084      	sub	sp, #16
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
	// check message crc vs calculated crc

	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e222:	3b02      	subs	r3, #2
 800e224:	687a      	ldr	r2, [r7, #4]
 800e226:	4413      	add	r3, r2
 800e228:	7cdb      	ldrb	r3, [r3, #19]
 800e22a:	021b      	lsls	r3, r3, #8
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800e22c:	b21a      	sxth	r2, r3
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e234:	3b01      	subs	r3, #1
 800e236:	6879      	ldr	r1, [r7, #4]
 800e238:	440b      	add	r3, r1
 800e23a:	7cdb      	ldrb	r3, [r3, #19]
 800e23c:	b21b      	sxth	r3, r3
 800e23e:	4313      	orrs	r3, r2
 800e240:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800e242:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f103 0213 	add.w	r2, r3, #19
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e250:	3b02      	subs	r3, #2
 800e252:	b2db      	uxtb	r3, r3
 800e254:	4619      	mov	r1, r3
 800e256:	4610      	mov	r0, r2
 800e258:	f000 f939 	bl	800e4ce <calcCRC>
 800e25c:	4603      	mov	r3, r0
 800e25e:	461a      	mov	r2, r3
 800e260:	893b      	ldrh	r3, [r7, #8]
 800e262:	4293      	cmp	r3, r2
 800e264:	d009      	beq.n	800e27a <validateRequest+0x66>
	    {
	       		modH->u16errCnt ++;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e26c:	3301      	adds	r3, #1
 800e26e:	b29a      	uxth	r2, r3
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	       		return ERR_BAD_CRC;
 800e276:	23fc      	movs	r3, #252	; 0xfc
 800e278:	e10f      	b.n	800e49a <validateRequest+0x286>
	    }



	    // check fct code
	    bool isSupported = false;
 800e27a:	2300      	movs	r3, #0
 800e27c:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e27e:	2300      	movs	r3, #0
 800e280:	73bb      	strb	r3, [r7, #14]
 800e282:	e00c      	b.n	800e29e <validateRequest+0x8a>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 800e284:	7bbb      	ldrb	r3, [r7, #14]
 800e286:	4a87      	ldr	r2, [pc, #540]	; (800e4a4 <validateRequest+0x290>)
 800e288:	5cd2      	ldrb	r2, [r2, r3]
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	7d1b      	ldrb	r3, [r3, #20]
 800e28e:	429a      	cmp	r2, r3
 800e290:	d102      	bne.n	800e298 <validateRequest+0x84>
	        {
	            isSupported = 1;
 800e292:	2301      	movs	r3, #1
 800e294:	73fb      	strb	r3, [r7, #15]
	            break;
 800e296:	e005      	b.n	800e2a4 <validateRequest+0x90>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800e298:	7bbb      	ldrb	r3, [r7, #14]
 800e29a:	3301      	adds	r3, #1
 800e29c:	73bb      	strb	r3, [r7, #14]
 800e29e:	7bbb      	ldrb	r3, [r7, #14]
 800e2a0:	2b07      	cmp	r3, #7
 800e2a2:	d9ef      	bls.n	800e284 <validateRequest+0x70>
	        }
	    }
	    if (!isSupported)
 800e2a4:	7bfb      	ldrb	r3, [r7, #15]
 800e2a6:	f083 0301 	eor.w	r3, r3, #1
 800e2aa:	b2db      	uxtb	r3, r3
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d009      	beq.n	800e2c4 <validateRequest+0xb0>
	    {
	    	modH->u16errCnt ++;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
 800e2b6:	3301      	adds	r3, #1
 800e2b8:	b29a      	uxth	r2, r3
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
	        return EXC_FUNC_CODE;
 800e2c0:	2301      	movs	r3, #1
 800e2c2:	e0ea      	b.n	800e49a <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	7d1b      	ldrb	r3, [r3, #20]
 800e2d0:	3b01      	subs	r3, #1
 800e2d2:	2b0f      	cmp	r3, #15
 800e2d4:	f200 80e0 	bhi.w	800e498 <validateRequest+0x284>
 800e2d8:	a201      	add	r2, pc, #4	; (adr r2, 800e2e0 <validateRequest+0xcc>)
 800e2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2de:	bf00      	nop
 800e2e0:	0800e321 	.word	0x0800e321
 800e2e4:	0800e321 	.word	0x0800e321
 800e2e8:	0800e439 	.word	0x0800e439
 800e2ec:	0800e439 	.word	0x0800e439
 800e2f0:	0800e3cd 	.word	0x0800e3cd
 800e2f4:	0800e415 	.word	0x0800e415
 800e2f8:	0800e499 	.word	0x0800e499
 800e2fc:	0800e499 	.word	0x0800e499
 800e300:	0800e499 	.word	0x0800e499
 800e304:	0800e499 	.word	0x0800e499
 800e308:	0800e499 	.word	0x0800e499
 800e30c:	0800e499 	.word	0x0800e499
 800e310:	0800e499 	.word	0x0800e499
 800e314:	0800e499 	.word	0x0800e499
 800e318:	0800e321 	.word	0x0800e321
 800e31c:	0800e439 	.word	0x0800e439
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	7d5a      	ldrb	r2, [r3, #21]
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	7d9b      	ldrb	r3, [r3, #22]
 800e328:	4619      	mov	r1, r3
 800e32a:	4610      	mov	r0, r2
 800e32c:	f000 f8bc 	bl	800e4a8 <word>
 800e330:	4603      	mov	r3, r0
 800e332:	091b      	lsrs	r3, r3, #4
 800e334:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	7dda      	ldrb	r2, [r3, #23]
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	7e1b      	ldrb	r3, [r3, #24]
 800e33e:	4619      	mov	r1, r3
 800e340:	4610      	mov	r0, r2
 800e342:	f000 f8b1 	bl	800e4a8 <word>
 800e346:	4603      	mov	r3, r0
 800e348:	091b      	lsrs	r3, r3, #4
 800e34a:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	7dda      	ldrb	r2, [r3, #23]
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	7e1b      	ldrb	r3, [r3, #24]
 800e354:	4619      	mov	r1, r3
 800e356:	4610      	mov	r0, r2
 800e358:	f000 f8a6 	bl	800e4a8 <word>
 800e35c:	4603      	mov	r3, r0
 800e35e:	f003 030f 	and.w	r3, r3, #15
 800e362:	b29b      	uxth	r3, r3
 800e364:	2b00      	cmp	r3, #0
 800e366:	d002      	beq.n	800e36e <validateRequest+0x15a>
 800e368:	897b      	ldrh	r3, [r7, #10]
 800e36a:	3301      	adds	r3, #1
 800e36c:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regCoils_size) return EXC_ADDR_RANGE;
 800e36e:	89ba      	ldrh	r2, [r7, #12]
 800e370:	897b      	ldrh	r3, [r7, #10]
 800e372:	4413      	add	r3, r2
 800e374:	687a      	ldr	r2, [r7, #4]
 800e376:	f8b2 20b4 	ldrh.w	r2, [r2, #180]	; 0xb4
 800e37a:	4293      	cmp	r3, r2
 800e37c:	dd01      	ble.n	800e382 <validateRequest+0x16e>
 800e37e:	2302      	movs	r3, #2
 800e380:	e08b      	b.n	800e49a <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	7dda      	ldrb	r2, [r3, #23]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	7e1b      	ldrb	r3, [r3, #24]
 800e38a:	4619      	mov	r1, r3
 800e38c:	4610      	mov	r0, r2
 800e38e:	f000 f88b 	bl	800e4a8 <word>
 800e392:	4603      	mov	r3, r0
 800e394:	08db      	lsrs	r3, r3, #3
 800e396:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	7dda      	ldrb	r2, [r3, #23]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	7e1b      	ldrb	r3, [r3, #24]
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	4610      	mov	r0, r2
 800e3a4:	f000 f880 	bl	800e4a8 <word>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	f003 0307 	and.w	r3, r3, #7
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d002      	beq.n	800e3ba <validateRequest+0x1a6>
 800e3b4:	897b      	ldrh	r3, [r7, #10]
 800e3b6:	3301      	adds	r3, #1
 800e3b8:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 800e3ba:	897b      	ldrh	r3, [r7, #10]
 800e3bc:	3305      	adds	r3, #5
 800e3be:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 800e3c0:	897b      	ldrh	r3, [r7, #10]
 800e3c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e3c6:	d960      	bls.n	800e48a <validateRequest+0x276>
 800e3c8:	2303      	movs	r3, #3
 800e3ca:	e066      	b.n	800e49a <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	7d5a      	ldrb	r2, [r3, #21]
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	7d9b      	ldrb	r3, [r3, #22]
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	4610      	mov	r0, r2
 800e3d8:	f000 f866 	bl	800e4a8 <word>
 800e3dc:	4603      	mov	r3, r0
 800e3de:	091b      	lsrs	r3, r3, #4
 800e3e0:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	7d5a      	ldrb	r2, [r3, #21]
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	7d9b      	ldrb	r3, [r3, #22]
 800e3ea:	4619      	mov	r1, r3
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	f000 f85b 	bl	800e4a8 <word>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	f003 030f 	and.w	r3, r3, #15
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d002      	beq.n	800e404 <validateRequest+0x1f0>
 800e3fe:	89bb      	ldrh	r3, [r7, #12]
 800e400:	3301      	adds	r3, #1
 800e402:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH->u16regCoils_size) return EXC_ADDR_RANGE;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8b3 30b4 	ldrh.w	r3, [r3, #180]	; 0xb4
 800e40a:	89ba      	ldrh	r2, [r7, #12]
 800e40c:	429a      	cmp	r2, r3
 800e40e:	d93e      	bls.n	800e48e <validateRequest+0x27a>
 800e410:	2302      	movs	r3, #2
 800e412:	e042      	b.n	800e49a <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	7d5a      	ldrb	r2, [r3, #21]
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	7d9b      	ldrb	r3, [r3, #22]
 800e41c:	4619      	mov	r1, r3
 800e41e:	4610      	mov	r0, r2
 800e420:	f000 f842 	bl	800e4a8 <word>
 800e424:	4603      	mov	r3, r0
 800e426:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs > modH-> u16regHR_size) return EXC_ADDR_RANGE;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800e42e:	89ba      	ldrh	r2, [r7, #12]
 800e430:	429a      	cmp	r2, r3
 800e432:	d92e      	bls.n	800e492 <validateRequest+0x27e>
 800e434:	2302      	movs	r3, #2
 800e436:	e030      	b.n	800e49a <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	7d5a      	ldrb	r2, [r3, #21]
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	7d9b      	ldrb	r3, [r3, #22]
 800e440:	4619      	mov	r1, r3
 800e442:	4610      	mov	r0, r2
 800e444:	f000 f830 	bl	800e4a8 <word>
 800e448:	4603      	mov	r3, r0
 800e44a:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	7dda      	ldrb	r2, [r3, #23]
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	7e1b      	ldrb	r3, [r3, #24]
 800e454:	4619      	mov	r1, r3
 800e456:	4610      	mov	r0, r2
 800e458:	f000 f826 	bl	800e4a8 <word>
 800e45c:	4603      	mov	r3, r0
 800e45e:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regHR_size) return EXC_ADDR_RANGE;
 800e460:	89ba      	ldrh	r2, [r7, #12]
 800e462:	897b      	ldrh	r3, [r7, #10]
 800e464:	4413      	add	r3, r2
 800e466:	687a      	ldr	r2, [r7, #4]
 800e468:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800e46c:	4293      	cmp	r3, r2
 800e46e:	dd01      	ble.n	800e474 <validateRequest+0x260>
 800e470:	2302      	movs	r3, #2
 800e472:	e012      	b.n	800e49a <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 800e474:	897b      	ldrh	r3, [r7, #10]
 800e476:	005b      	lsls	r3, r3, #1
 800e478:	b29b      	uxth	r3, r3
 800e47a:	3305      	adds	r3, #5
 800e47c:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 800e47e:	897b      	ldrh	r3, [r7, #10]
 800e480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e484:	d907      	bls.n	800e496 <validateRequest+0x282>
 800e486:	2303      	movs	r3, #3
 800e488:	e007      	b.n	800e49a <validateRequest+0x286>
	        break;
 800e48a:	bf00      	nop
 800e48c:	e004      	b.n	800e498 <validateRequest+0x284>
	        break;
 800e48e:	bf00      	nop
 800e490:	e002      	b.n	800e498 <validateRequest+0x284>
	        break;
 800e492:	bf00      	nop
 800e494:	e000      	b.n	800e498 <validateRequest+0x284>
	        break;
 800e496:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 800e498:	2300      	movs	r3, #0

}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3710      	adds	r7, #16
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
 800e4a2:	bf00      	nop
 800e4a4:	0800f284 	.word	0x0800f284

0800e4a8 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 800e4a8:	b480      	push	{r7}
 800e4aa:	b085      	sub	sp, #20
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	460a      	mov	r2, r1
 800e4b2:	71fb      	strb	r3, [r7, #7]
 800e4b4:	4613      	mov	r3, r2
 800e4b6:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 800e4b8:	79bb      	ldrb	r3, [r7, #6]
 800e4ba:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 800e4bc:	79fb      	ldrb	r3, [r7, #7]
 800e4be:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 800e4c0:	89bb      	ldrh	r3, [r7, #12]
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3714      	adds	r7, #20
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4cc:	4770      	bx	lr

0800e4ce <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 800e4ce:	b480      	push	{r7}
 800e4d0:	b087      	sub	sp, #28
 800e4d2:	af00      	add	r7, sp, #0
 800e4d4:	6078      	str	r0, [r7, #4]
 800e4d6:	460b      	mov	r3, r1
 800e4d8:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 800e4da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e4de:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	74fb      	strb	r3, [r7, #19]
 800e4e4:	e023      	b.n	800e52e <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 800e4e6:	7cfb      	ldrb	r3, [r7, #19]
 800e4e8:	687a      	ldr	r2, [r7, #4]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	697b      	ldr	r3, [r7, #20]
 800e4f2:	4053      	eors	r3, r2
 800e4f4:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800e4f6:	2301      	movs	r3, #1
 800e4f8:	74bb      	strb	r3, [r7, #18]
 800e4fa:	e012      	b.n	800e522 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	f003 0301 	and.w	r3, r3, #1
 800e502:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 800e504:	697b      	ldr	r3, [r7, #20]
 800e506:	085b      	lsrs	r3, r3, #1
 800e508:	617b      	str	r3, [r7, #20]
            if (flag)
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d005      	beq.n	800e51c <calcCRC+0x4e>
                temp ^= 0xA001;
 800e510:	697b      	ldr	r3, [r7, #20]
 800e512:	f483 4320 	eor.w	r3, r3, #40960	; 0xa000
 800e516:	f083 0301 	eor.w	r3, r3, #1
 800e51a:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800e51c:	7cbb      	ldrb	r3, [r7, #18]
 800e51e:	3301      	adds	r3, #1
 800e520:	74bb      	strb	r3, [r7, #18]
 800e522:	7cbb      	ldrb	r3, [r7, #18]
 800e524:	2b08      	cmp	r3, #8
 800e526:	d9e9      	bls.n	800e4fc <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800e528:	7cfb      	ldrb	r3, [r7, #19]
 800e52a:	3301      	adds	r3, #1
 800e52c:	74fb      	strb	r3, [r7, #19]
 800e52e:	7cfa      	ldrb	r2, [r7, #19]
 800e530:	78fb      	ldrb	r3, [r7, #3]
 800e532:	429a      	cmp	r2, r3
 800e534:	d3d7      	bcc.n	800e4e6 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 800e536:	697b      	ldr	r3, [r7, #20]
 800e538:	0a1b      	lsrs	r3, r3, #8
 800e53a:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800e53c:	697b      	ldr	r3, [r7, #20]
 800e53e:	021b      	lsls	r3, r3, #8
 800e540:	68fa      	ldr	r2, [r7, #12]
 800e542:	4313      	orrs	r3, r2
 800e544:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	b29b      	uxth	r3, r3
 800e54a:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	b29b      	uxth	r3, r3

}
 800e550:	4618      	mov	r0, r3
 800e552:	371c      	adds	r7, #28
 800e554:	46bd      	mov	sp, r7
 800e556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55a:	4770      	bx	lr

0800e55c <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 800e55c:	b480      	push	{r7}
 800e55e:	b085      	sub	sp, #20
 800e560:	af00      	add	r7, sp, #0
 800e562:	4603      	mov	r3, r0
 800e564:	6039      	str	r1, [r7, #0]
 800e566:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	7d1b      	ldrb	r3, [r3, #20]
 800e56c:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	7a1a      	ldrb	r2, [r3, #8]
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 800e576:	7bfb      	ldrb	r3, [r7, #15]
 800e578:	3b80      	subs	r3, #128	; 0x80
 800e57a:	b2da      	uxtb	r2, r3
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	79fa      	ldrb	r2, [r7, #7]
 800e584:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	2203      	movs	r2, #3
 800e58a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
}
 800e58e:	bf00      	nop
 800e590:	3714      	adds	r7, #20
 800e592:	46bd      	mov	sp, r7
 800e594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e598:	4770      	bx	lr

0800e59a <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 800e59a:	b590      	push	{r4, r7, lr}
 800e59c:	b087      	sub	sp, #28
 800e59e:	af02      	add	r7, sp, #8
 800e5a0:	6078      	str	r0, [r7, #4]
    // append CRC to message
	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f103 0213 	add.w	r2, r3, #19
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	4610      	mov	r0, r2
 800e5b2:	f7ff ff8c 	bl	800e4ce <calcCRC>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 800e5ba:	89fb      	ldrh	r3, [r7, #14]
 800e5bc:	0a1b      	lsrs	r3, r3, #8
 800e5be:	b29a      	uxth	r2, r3
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5c6:	4619      	mov	r1, r3
 800e5c8:	b2d2      	uxtb	r2, r2
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	440b      	add	r3, r1
 800e5ce:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5d6:	3301      	adds	r3, #1
 800e5d8:	b2da      	uxtb	r2, r3
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	89fb      	ldrh	r3, [r7, #14]
 800e5ea:	b2da      	uxtb	r2, r3
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	440b      	add	r3, r1
 800e5f0:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	b2da      	uxtb	r2, r3
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93


    	if (modH->EN_Port != NULL)
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	68db      	ldr	r3, [r3, #12]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d00c      	beq.n	800e624 <sendTxBuffer+0x8a>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	685b      	ldr	r3, [r3, #4]
 800e60e:	4618      	mov	r0, r3
 800e610:	f7f8 ffa4 	bl	800755c <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	68d8      	ldr	r0, [r3, #12]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	8a1b      	ldrh	r3, [r3, #16]
 800e61c:	2201      	movs	r2, #1
 800e61e:	4619      	mov	r1, r3
 800e620:	f7f5 fe5e 	bl	80042e0 <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800e62a:	2b01      	cmp	r3, #1
 800e62c:	d10c      	bne.n	800e648 <sendTxBuffer+0xae>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	6858      	ldr	r0, [r3, #4]
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	f103 0113 	add.w	r1, r3, #19
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e63e:	b29b      	uxth	r3, r3
 800e640:	461a      	mov	r2, r3
 800e642:	f7f8 f985 	bl	8006950 <HAL_UART_Transmit_IT>
 800e646:	e00b      	b.n	800e660 <sendTxBuffer+0xc6>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6858      	ldr	r0, [r3, #4]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	f103 0113 	add.w	r1, r3, #19
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e658:	b29b      	uxth	r3, r3
 800e65a:	461a      	mov	r2, r3
 800e65c:	f7f8 fa58 	bl	8006b10 <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 800e660:	21fa      	movs	r1, #250	; 0xfa
 800e662:	2001      	movs	r0, #1
 800e664:	f7fd fc14 	bl	800be90 <ulTaskNotifyTake>
* If you are porting the library to a different MCU check the 
* USART datasheet and add the corresponding family in the following
* preprocessor conditions
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 800e668:	bf00      	nop
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	685b      	ldr	r3, [r3, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	69db      	ldr	r3, [r3, #28]
 800e672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e676:	2b00      	cmp	r3, #0
 800e678:	d0f7      	beq.n	800e66a <sendTxBuffer+0xd0>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	68db      	ldr	r3, [r3, #12]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d00c      	beq.n	800e69c <sendTxBuffer+0x102>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	68d8      	ldr	r0, [r3, #12]
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	8a1b      	ldrh	r3, [r3, #16]
 800e68a:	2200      	movs	r2, #0
 800e68c:	4619      	mov	r1, r3
 800e68e:	f7f5 fe27 	bl	80042e0 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	4618      	mov	r0, r3
 800e698:	f7f8 ffb4 	bl	8007604 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	781b      	ldrb	r3, [r3, #0]
 800e6a0:	2b04      	cmp	r3, #4
 800e6a2:	d10c      	bne.n	800e6be <sendTxBuffer+0x124>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
 800e6aa:	f7fc ff1f 	bl	800b4ec <xTaskGetTickCount>
 800e6ae:	4602      	mov	r2, r0
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	9300      	str	r3, [sp, #0]
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	2102      	movs	r1, #2
 800e6b8:	4620      	mov	r0, r4
 800e6ba:	f7fd ff55 	bl	800c568 <xTimerGenericCommand>
         }

     modH->u8BufferSize = 0;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
     // increase message counter
     modH->u16OutCnt++;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	; 0xaa
 800e6cc:	3301      	adds	r3, #1
 800e6ce:	b29a      	uxth	r2, r3
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa


}
 800e6d6:	bf00      	nop
 800e6d8:	3714      	adds	r7, #20
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd90      	pop	{r4, r7, pc}

0800e6de <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH, uint8_t Database)
{
 800e6de:	b580      	push	{r7, lr}
 800e6e0:	b088      	sub	sp, #32
 800e6e2:	af00      	add	r7, sp, #0
 800e6e4:	6078      	str	r0, [r7, #4]
 800e6e6:	460b      	mov	r3, r1
 800e6e8:	70fb      	strb	r3, [r7, #3]
    uint16_t u16currentCoil, u16coil;

    uint16_t *u16regs;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	7d5a      	ldrb	r2, [r3, #21]
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	7d9b      	ldrb	r3, [r3, #22]
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	4610      	mov	r0, r2
 800e6f6:	f7ff fed7 	bl	800e4a8 <word>
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	82fb      	strh	r3, [r7, #22]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	7dda      	ldrb	r2, [r3, #23]
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	7e1b      	ldrb	r3, [r3, #24]
 800e706:	4619      	mov	r1, r3
 800e708:	4610      	mov	r0, r2
 800e70a:	f7ff fecd 	bl	800e4a8 <word>
 800e70e:	4603      	mov	r3, r0
 800e710:	82bb      	strh	r3, [r7, #20]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 800e712:	8abb      	ldrh	r3, [r7, #20]
 800e714:	08db      	lsrs	r3, r3, #3
 800e716:	b29b      	uxth	r3, r3
 800e718:	77fb      	strb	r3, [r7, #31]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 800e71a:	8abb      	ldrh	r3, [r7, #20]
 800e71c:	f003 0307 	and.w	r3, r3, #7
 800e720:	b29b      	uxth	r3, r3
 800e722:	2b00      	cmp	r3, #0
 800e724:	d002      	beq.n	800e72c <process_FC1+0x4e>
 800e726:	7ffb      	ldrb	r3, [r7, #31]
 800e728:	3301      	adds	r3, #1
 800e72a:	77fb      	strb	r3, [r7, #31]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	7ffa      	ldrb	r2, [r7, #31]
 800e730:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	2203      	movs	r2, #3
 800e736:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e740:	461a      	mov	r2, r3
 800e742:	7ffb      	ldrb	r3, [r7, #31]
 800e744:	4413      	add	r3, r2
 800e746:	3b01      	subs	r3, #1
 800e748:	687a      	ldr	r2, [r7, #4]
 800e74a:	4413      	add	r3, r2
 800e74c:	2200      	movs	r2, #0
 800e74e:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800e750:	2300      	movs	r3, #0
 800e752:	77bb      	strb	r3, [r7, #30]

    if (Database == 1){
 800e754:	78fb      	ldrb	r3, [r7, #3]
 800e756:	2b01      	cmp	r3, #1
 800e758:	d104      	bne.n	800e764 <process_FC1+0x86>
    	u16regs = modH->u16regsCoils;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e760:	61bb      	str	r3, [r7, #24]
 800e762:	e006      	b.n	800e772 <process_FC1+0x94>
    }
    else if (Database == 2){
 800e764:	78fb      	ldrb	r3, [r7, #3]
 800e766:	2b02      	cmp	r3, #2
 800e768:	d103      	bne.n	800e772 <process_FC1+0x94>
    	u16regs = modH->u16regsCoilsRO;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e770:	61bb      	str	r3, [r7, #24]
    }

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800e772:	2300      	movs	r3, #0
 800e774:	83bb      	strh	r3, [r7, #28]
 800e776:	e056      	b.n	800e826 <process_FC1+0x148>
    {
        u16coil = u16StartCoil + u16currentCoil;
 800e778:	8afa      	ldrh	r2, [r7, #22]
 800e77a:	8bbb      	ldrh	r3, [r7, #28]
 800e77c:	4413      	add	r3, r2
 800e77e:	823b      	strh	r3, [r7, #16]
        u16currentRegister =  (u16coil / 16);
 800e780:	8a3b      	ldrh	r3, [r7, #16]
 800e782:	091b      	lsrs	r3, r3, #4
 800e784:	81fb      	strh	r3, [r7, #14]
        u8currentBit = (uint8_t) (u16coil % 16);
 800e786:	8a3b      	ldrh	r3, [r7, #16]
 800e788:	b2db      	uxtb	r3, r3
 800e78a:	f003 030f 	and.w	r3, r3, #15
 800e78e:	737b      	strb	r3, [r7, #13]

        bitWrite(
 800e790:	89fb      	ldrh	r3, [r7, #14]
 800e792:	005b      	lsls	r3, r3, #1
 800e794:	69ba      	ldr	r2, [r7, #24]
 800e796:	4413      	add	r3, r2
 800e798:	881b      	ldrh	r3, [r3, #0]
 800e79a:	461a      	mov	r2, r3
 800e79c:	7b7b      	ldrb	r3, [r7, #13]
 800e79e:	fa42 f303 	asr.w	r3, r2, r3
 800e7a2:	f003 0301 	and.w	r3, r3, #1
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d014      	beq.n	800e7d4 <process_FC1+0xf6>
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	4413      	add	r3, r2
 800e7b6:	7cda      	ldrb	r2, [r3, #19]
 800e7b8:	7fbb      	ldrb	r3, [r7, #30]
 800e7ba:	2101      	movs	r1, #1
 800e7bc:	fa01 f303 	lsl.w	r3, r1, r3
 800e7c0:	b2db      	uxtb	r3, r3
 800e7c2:	6879      	ldr	r1, [r7, #4]
 800e7c4:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 800e7c8:	4313      	orrs	r3, r2
 800e7ca:	b2da      	uxtb	r2, r3
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	440b      	add	r3, r1
 800e7d0:	74da      	strb	r2, [r3, #19]
 800e7d2:	e015      	b.n	800e800 <process_FC1+0x122>
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e7da:	461a      	mov	r2, r3
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	4413      	add	r3, r2
 800e7e0:	7cda      	ldrb	r2, [r3, #19]
 800e7e2:	7fbb      	ldrb	r3, [r7, #30]
 800e7e4:	2101      	movs	r1, #1
 800e7e6:	fa01 f303 	lsl.w	r3, r1, r3
 800e7ea:	b2db      	uxtb	r3, r3
 800e7ec:	43db      	mvns	r3, r3
 800e7ee:	b2db      	uxtb	r3, r3
 800e7f0:	6879      	ldr	r1, [r7, #4]
 800e7f2:	f891 1093 	ldrb.w	r1, [r1, #147]	; 0x93
 800e7f6:	4013      	ands	r3, r2
 800e7f8:	b2da      	uxtb	r2, r3
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	440b      	add	r3, r1
 800e7fe:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 800e800:	7fbb      	ldrb	r3, [r7, #30]
 800e802:	3301      	adds	r3, #1
 800e804:	77bb      	strb	r3, [r7, #30]

        if (u8bitsno > 7)
 800e806:	7fbb      	ldrb	r3, [r7, #30]
 800e808:	2b07      	cmp	r3, #7
 800e80a:	d909      	bls.n	800e820 <process_FC1+0x142>
        {
            u8bitsno = 0;
 800e80c:	2300      	movs	r3, #0
 800e80e:	77bb      	strb	r3, [r7, #30]
            modH->u8BufferSize++;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e816:	3301      	adds	r3, #1
 800e818:	b2da      	uxtb	r2, r3
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800e820:	8bbb      	ldrh	r3, [r7, #28]
 800e822:	3301      	adds	r3, #1
 800e824:	83bb      	strh	r3, [r7, #28]
 800e826:	8bba      	ldrh	r2, [r7, #28]
 800e828:	8abb      	ldrh	r3, [r7, #20]
 800e82a:	429a      	cmp	r2, r3
 800e82c:	d3a4      	bcc.n	800e778 <process_FC1+0x9a>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 800e82e:	8abb      	ldrh	r3, [r7, #20]
 800e830:	f003 0307 	and.w	r3, r3, #7
 800e834:	b29b      	uxth	r3, r3
 800e836:	2b00      	cmp	r3, #0
 800e838:	d007      	beq.n	800e84a <process_FC1+0x16c>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e840:	3301      	adds	r3, #1
 800e842:	b2da      	uxtb	r2, r3
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e850:	3302      	adds	r3, #2
 800e852:	74fb      	strb	r3, [r7, #19]
    sendTxBuffer(modH);
 800e854:	6878      	ldr	r0, [r7, #4]
 800e856:	f7ff fea0 	bl	800e59a <sendTxBuffer>
    return u8CopyBufferSize;
 800e85a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800e85e:	4618      	mov	r0, r3
 800e860:	3720      	adds	r7, #32
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}

0800e866 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH, uint8_t Database)
{
 800e866:	b580      	push	{r7, lr}
 800e868:	b086      	sub	sp, #24
 800e86a:	af00      	add	r7, sp, #0
 800e86c:	6078      	str	r0, [r7, #4]
 800e86e:	460b      	mov	r3, r1
 800e870:	70fb      	strb	r3, [r7, #3]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	7d5a      	ldrb	r2, [r3, #21]
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	7d9b      	ldrb	r3, [r3, #22]
 800e87a:	4619      	mov	r1, r3
 800e87c:	4610      	mov	r0, r2
 800e87e:	f7ff fe13 	bl	800e4a8 <word>
 800e882:	4603      	mov	r3, r0
 800e884:	81fb      	strh	r3, [r7, #14]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	7dda      	ldrb	r2, [r3, #23]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	7e1b      	ldrb	r3, [r3, #24]
 800e88e:	4619      	mov	r1, r3
 800e890:	4610      	mov	r0, r2
 800e892:	f7ff fe09 	bl	800e4a8 <word>
 800e896:	4603      	mov	r3, r0
 800e898:	737b      	strb	r3, [r7, #13]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    uint16_t *u16regs;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 800e89a:	7b7b      	ldrb	r3, [r7, #13]
 800e89c:	005b      	lsls	r3, r3, #1
 800e89e:	b2da      	uxtb	r2, r3
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2203      	movs	r2, #3
 800e8a8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    if (Database == DB_HOLDING_REGISTER)
 800e8ac:	78fb      	ldrb	r3, [r7, #3]
 800e8ae:	2b03      	cmp	r3, #3
 800e8b0:	d104      	bne.n	800e8bc <process_FC3+0x56>
    {
    	u16regs = modH->u16regsHR;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e8b8:	613b      	str	r3, [r7, #16]
 800e8ba:	e006      	b.n	800e8ca <process_FC3+0x64>
    }
    else if (Database == DB_INPUT_REGISTERS)
 800e8bc:	78fb      	ldrb	r3, [r7, #3]
 800e8be:	2b04      	cmp	r3, #4
 800e8c0:	d103      	bne.n	800e8ca <process_FC3+0x64>
    {
    	u16regs = modH->u16regsRO;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e8c8:	613b      	str	r3, [r7, #16]
    }

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800e8ca:	89fb      	ldrh	r3, [r7, #14]
 800e8cc:	82fb      	strh	r3, [r7, #22]
 800e8ce:	e02e      	b.n	800e92e <process_FC3+0xc8>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(u16regs[i]);
 800e8d0:	8afb      	ldrh	r3, [r7, #22]
 800e8d2:	005b      	lsls	r3, r3, #1
 800e8d4:	693a      	ldr	r2, [r7, #16]
 800e8d6:	4413      	add	r3, r2
 800e8d8:	881b      	ldrh	r3, [r3, #0]
 800e8da:	0a1b      	lsrs	r3, r3, #8
 800e8dc:	b29a      	uxth	r2, r3
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e8e4:	4619      	mov	r1, r3
 800e8e6:	b2d2      	uxtb	r2, r2
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	440b      	add	r3, r1
 800e8ec:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e8f4:	3301      	adds	r3, #1
 800e8f6:	b2da      	uxtb	r2, r3
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(u16regs[i]);
 800e8fe:	8afb      	ldrh	r3, [r7, #22]
 800e900:	005b      	lsls	r3, r3, #1
 800e902:	693a      	ldr	r2, [r7, #16]
 800e904:	4413      	add	r3, r2
 800e906:	881a      	ldrh	r2, [r3, #0]
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e90e:	4619      	mov	r1, r3
 800e910:	b2d2      	uxtb	r2, r2
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	440b      	add	r3, r1
 800e916:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e91e:	3301      	adds	r3, #1
 800e920:	b2da      	uxtb	r2, r3
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800e928:	8afb      	ldrh	r3, [r7, #22]
 800e92a:	3301      	adds	r3, #1
 800e92c:	82fb      	strh	r3, [r7, #22]
 800e92e:	8afa      	ldrh	r2, [r7, #22]
 800e930:	89f9      	ldrh	r1, [r7, #14]
 800e932:	7b7b      	ldrb	r3, [r7, #13]
 800e934:	440b      	add	r3, r1
 800e936:	429a      	cmp	r2, r3
 800e938:	dbca      	blt.n	800e8d0 <process_FC3+0x6a>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e940:	3302      	adds	r3, #2
 800e942:	733b      	strb	r3, [r7, #12]
    sendTxBuffer(modH);
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f7ff fe28 	bl	800e59a <sendTxBuffer>

    return u8CopyBufferSize;
 800e94a:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3718      	adds	r7, #24
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}

0800e956 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 800e956:	b580      	push	{r7, lr}
 800e958:	b084      	sub	sp, #16
 800e95a:	af00      	add	r7, sp, #0
 800e95c:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	7d5a      	ldrb	r2, [r3, #21]
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	7d9b      	ldrb	r3, [r3, #22]
 800e966:	4619      	mov	r1, r3
 800e968:	4610      	mov	r0, r2
 800e96a:	f7ff fd9d 	bl	800e4a8 <word>
 800e96e:	4603      	mov	r3, r0
 800e970:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 800e972:	89fb      	ldrh	r3, [r7, #14]
 800e974:	091b      	lsrs	r3, r3, #4
 800e976:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 800e978:	89fb      	ldrh	r3, [r7, #14]
 800e97a:	b2db      	uxtb	r3, r3
 800e97c:	f003 030f 	and.w	r3, r3, #15
 800e980:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	7ddb      	ldrb	r3, [r3, #23]
 800e986:	2bff      	cmp	r3, #255	; 0xff
 800e988:	d115      	bne.n	800e9b6 <process_FC5+0x60>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e990:	89bb      	ldrh	r3, [r7, #12]
 800e992:	005b      	lsls	r3, r3, #1
 800e994:	4413      	add	r3, r2
 800e996:	8819      	ldrh	r1, [r3, #0]
 800e998:	7afb      	ldrb	r3, [r7, #11]
 800e99a:	2201      	movs	r2, #1
 800e99c:	fa02 f303 	lsl.w	r3, r2, r3
 800e9a0:	b29a      	uxth	r2, r3
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800e9a8:	89bb      	ldrh	r3, [r7, #12]
 800e9aa:	005b      	lsls	r3, r3, #1
 800e9ac:	4403      	add	r3, r0
 800e9ae:	430a      	orrs	r2, r1
 800e9b0:	b292      	uxth	r2, r2
 800e9b2:	801a      	strh	r2, [r3, #0]
 800e9b4:	e016      	b.n	800e9e4 <process_FC5+0x8e>
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800e9bc:	89bb      	ldrh	r3, [r7, #12]
 800e9be:	005b      	lsls	r3, r3, #1
 800e9c0:	4413      	add	r3, r2
 800e9c2:	8819      	ldrh	r1, [r3, #0]
 800e9c4:	7afb      	ldrb	r3, [r7, #11]
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	fa02 f303 	lsl.w	r3, r2, r3
 800e9cc:	b29b      	uxth	r3, r3
 800e9ce:	43db      	mvns	r3, r3
 800e9d0:	b29a      	uxth	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800e9d8:	89bb      	ldrh	r3, [r7, #12]
 800e9da:	005b      	lsls	r3, r3, #1
 800e9dc:	4403      	add	r3, r0
 800e9de:	400a      	ands	r2, r1
 800e9e0:	b292      	uxth	r2, r2
 800e9e2:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2206      	movs	r2, #6
 800e9e8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800e9f2:	3302      	adds	r3, #2
 800e9f4:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f7ff fdcf 	bl	800e59a <sendTxBuffer>

    return u8CopyBufferSize;
 800e9fc:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	3710      	adds	r7, #16
 800ea04:	46bd      	mov	sp, r7
 800ea06:	bd80      	pop	{r7, pc}

0800ea08 <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b084      	sub	sp, #16
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	7d5a      	ldrb	r2, [r3, #21]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	7d9b      	ldrb	r3, [r3, #22]
 800ea18:	4619      	mov	r1, r3
 800ea1a:	4610      	mov	r0, r2
 800ea1c:	f7ff fd44 	bl	800e4a8 <word>
 800ea20:	4603      	mov	r3, r0
 800ea22:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	7dda      	ldrb	r2, [r3, #23]
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	7e1b      	ldrb	r3, [r3, #24]
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	4610      	mov	r0, r2
 800ea30:	f7ff fd3a 	bl	800e4a8 <word>
 800ea34:	4603      	mov	r3, r0
 800ea36:	81bb      	strh	r3, [r7, #12]

    modH->u16regsHR[ u16add ] = u16val;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ea3e:	89fb      	ldrh	r3, [r7, #14]
 800ea40:	005b      	lsls	r3, r3, #1
 800ea42:	4413      	add	r3, r2
 800ea44:	89ba      	ldrh	r2, [r7, #12]
 800ea46:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2206      	movs	r2, #6
 800ea4c:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ea56:	3302      	adds	r3, #2
 800ea58:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f7ff fd9d 	bl	800e59a <sendTxBuffer>

    return u8CopyBufferSize;
 800ea60:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	3710      	adds	r7, #16
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	bd80      	pop	{r7, pc}

0800ea6c <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b086      	sub	sp, #24
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	7d5a      	ldrb	r2, [r3, #21]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	7d9b      	ldrb	r3, [r3, #22]
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	4610      	mov	r0, r2
 800ea80:	f7ff fd12 	bl	800e4a8 <word>
 800ea84:	4603      	mov	r3, r0
 800ea86:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	7dda      	ldrb	r2, [r3, #23]
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	7e1b      	ldrb	r3, [r3, #24]
 800ea90:	4619      	mov	r1, r3
 800ea92:	4610      	mov	r0, r2
 800ea94:	f7ff fd08 	bl	800e4a8 <word>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800ea9c:	2300      	movs	r3, #0
 800ea9e:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 800eaa0:	2307      	movs	r3, #7
 800eaa2:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	82bb      	strh	r3, [r7, #20]
 800eaa8:	e058      	b.n	800eb5c <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 800eaaa:	8a7a      	ldrh	r2, [r7, #18]
 800eaac:	8abb      	ldrh	r3, [r7, #20]
 800eaae:	4413      	add	r3, r2
 800eab0:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 800eab2:	89bb      	ldrh	r3, [r7, #12]
 800eab4:	091b      	lsrs	r3, r3, #4
 800eab6:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 800eab8:	89bb      	ldrh	r3, [r7, #12]
 800eaba:	b2db      	uxtb	r3, r3
 800eabc:	f003 030f 	and.w	r3, r3, #15
 800eac0:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 800eac2:	7dfb      	ldrb	r3, [r7, #23]
 800eac4:	687a      	ldr	r2, [r7, #4]
 800eac6:	4413      	add	r3, r2
 800eac8:	7cdb      	ldrb	r3, [r3, #19]
 800eaca:	461a      	mov	r2, r3
 800eacc:	7dbb      	ldrb	r3, [r7, #22]
 800eace:	fa42 f303 	asr.w	r3, r2, r3
 800ead2:	f003 0301 	and.w	r3, r3, #1
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	bf14      	ite	ne
 800eada:	2301      	movne	r3, #1
 800eadc:	2300      	moveq	r3, #0
 800eade:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 800eae0:	7a3b      	ldrb	r3, [r7, #8]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d015      	beq.n	800eb12 <process_FC15+0xa6>
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800eaec:	897b      	ldrh	r3, [r7, #10]
 800eaee:	005b      	lsls	r3, r3, #1
 800eaf0:	4413      	add	r3, r2
 800eaf2:	8819      	ldrh	r1, [r3, #0]
 800eaf4:	7a7b      	ldrb	r3, [r7, #9]
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	fa02 f303 	lsl.w	r3, r2, r3
 800eafc:	b29a      	uxth	r2, r3
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800eb04:	897b      	ldrh	r3, [r7, #10]
 800eb06:	005b      	lsls	r3, r3, #1
 800eb08:	4403      	add	r3, r0
 800eb0a:	430a      	orrs	r2, r1
 800eb0c:	b292      	uxth	r2, r2
 800eb0e:	801a      	strh	r2, [r3, #0]
 800eb10:	e016      	b.n	800eb40 <process_FC15+0xd4>
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800eb18:	897b      	ldrh	r3, [r7, #10]
 800eb1a:	005b      	lsls	r3, r3, #1
 800eb1c:	4413      	add	r3, r2
 800eb1e:	8819      	ldrh	r1, [r3, #0]
 800eb20:	7a7b      	ldrb	r3, [r7, #9]
 800eb22:	2201      	movs	r2, #1
 800eb24:	fa02 f303 	lsl.w	r3, r2, r3
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	43db      	mvns	r3, r3
 800eb2c:	b29a      	uxth	r2, r3
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 800eb34:	897b      	ldrh	r3, [r7, #10]
 800eb36:	005b      	lsls	r3, r3, #1
 800eb38:	4403      	add	r3, r0
 800eb3a:	400a      	ands	r2, r1
 800eb3c:	b292      	uxth	r2, r2
 800eb3e:	801a      	strh	r2, [r3, #0]
            modH->u16regsCoils[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 800eb40:	7dbb      	ldrb	r3, [r7, #22]
 800eb42:	3301      	adds	r3, #1
 800eb44:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 800eb46:	7dbb      	ldrb	r3, [r7, #22]
 800eb48:	2b07      	cmp	r3, #7
 800eb4a:	d904      	bls.n	800eb56 <process_FC15+0xea>
        {
            u8bitsno = 0;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 800eb50:	7dfb      	ldrb	r3, [r7, #23]
 800eb52:	3301      	adds	r3, #1
 800eb54:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800eb56:	8abb      	ldrh	r3, [r7, #20]
 800eb58:	3301      	adds	r3, #1
 800eb5a:	82bb      	strh	r3, [r7, #20]
 800eb5c:	8aba      	ldrh	r2, [r7, #20]
 800eb5e:	8a3b      	ldrh	r3, [r7, #16]
 800eb60:	429a      	cmp	r2, r3
 800eb62:	d3a2      	bcc.n	800eaaa <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2206      	movs	r2, #6
 800eb68:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800eb72:	3302      	adds	r3, #2
 800eb74:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f7ff fd0f 	bl	800e59a <sendTxBuffer>
    return u8CopyBufferSize;
 800eb7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3718      	adds	r7, #24
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b086      	sub	sp, #24
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	7d5b      	ldrb	r3, [r3, #21]
 800eb94:	021b      	lsls	r3, r3, #8
 800eb96:	b21a      	sxth	r2, r3
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	7d9b      	ldrb	r3, [r3, #22]
 800eb9c:	b21b      	sxth	r3, r3
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	b21b      	sxth	r3, r3
 800eba2:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	7ddb      	ldrb	r3, [r3, #23]
 800eba8:	021b      	lsls	r3, r3, #8
 800ebaa:	b21a      	sxth	r2, r3
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	7e1b      	ldrb	r3, [r3, #24]
 800ebb0:	b21b      	sxth	r3, r3
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	b21b      	sxth	r3, r3
 800ebb6:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 800ebbe:	8a7b      	ldrh	r3, [r7, #18]
 800ebc0:	b2da      	uxtb	r2, r3
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2206      	movs	r2, #6
 800ebca:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 800ebce:	2300      	movs	r3, #0
 800ebd0:	82fb      	strh	r3, [r7, #22]
 800ebd2:	e01d      	b.n	800ec10 <process_FC16+0x88>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 800ebd4:	8afb      	ldrh	r3, [r7, #22]
 800ebd6:	005b      	lsls	r3, r3, #1
 800ebd8:	3307      	adds	r3, #7
        temp = word(
 800ebda:	687a      	ldr	r2, [r7, #4]
 800ebdc:	4413      	add	r3, r2
 800ebde:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 800ebe0:	8afb      	ldrh	r3, [r7, #22]
 800ebe2:	3304      	adds	r3, #4
 800ebe4:	005b      	lsls	r3, r3, #1
        temp = word(
 800ebe6:	687a      	ldr	r2, [r7, #4]
 800ebe8:	4413      	add	r3, r2
 800ebea:	7cdb      	ldrb	r3, [r3, #19]
 800ebec:	4619      	mov	r1, r3
 800ebee:	f7ff fc5b 	bl	800e4a8 <word>
 800ebf2:	4603      	mov	r3, r0
 800ebf4:	81fb      	strh	r3, [r7, #14]

        modH->u16regsHR[ u16StartAdd + i ] = temp;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ebfc:	8ab9      	ldrh	r1, [r7, #20]
 800ebfe:	8afb      	ldrh	r3, [r7, #22]
 800ec00:	440b      	add	r3, r1
 800ec02:	005b      	lsls	r3, r3, #1
 800ec04:	4413      	add	r3, r2
 800ec06:	89fa      	ldrh	r2, [r7, #14]
 800ec08:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 800ec0a:	8afb      	ldrh	r3, [r7, #22]
 800ec0c:	3301      	adds	r3, #1
 800ec0e:	82fb      	strh	r3, [r7, #22]
 800ec10:	8afa      	ldrh	r2, [r7, #22]
 800ec12:	8a7b      	ldrh	r3, [r7, #18]
 800ec14:	429a      	cmp	r2, r3
 800ec16:	d3dd      	bcc.n	800ebd4 <process_FC16+0x4c>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800ec1e:	3302      	adds	r3, #2
 800ec20:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f7ff fcb9 	bl	800e59a <sendTxBuffer>

    return u8CopyBufferSize;
 800ec28:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3718      	adds	r7, #24
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b086      	sub	sp, #24
 800ec38:	af02      	add	r7, sp, #8
 800ec3a:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 800ec40:	2300      	movs	r3, #0
 800ec42:	60fb      	str	r3, [r7, #12]
 800ec44:	e019      	b.n	800ec7a <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 800ec46:	4a17      	ldr	r2, [pc, #92]	; (800eca4 <HAL_UART_TxCpltCallback+0x70>)
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	687a      	ldr	r2, [r7, #4]
 800ec52:	429a      	cmp	r2, r3
 800ec54:	d10e      	bne.n	800ec74 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 800ec56:	4a13      	ldr	r2, [pc, #76]	; (800eca4 <HAL_UART_TxCpltCallback+0x70>)
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ec5e:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800ec62:	f107 0308 	add.w	r3, r7, #8
 800ec66:	9300      	str	r3, [sp, #0]
 800ec68:	2300      	movs	r3, #0
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	2100      	movs	r1, #0
 800ec6e:	f7fd fa69 	bl	800c144 <xTaskGenericNotifyFromISR>
	   		break;
 800ec72:	e008      	b.n	800ec86 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	3301      	adds	r3, #1
 800ec78:	60fb      	str	r3, [r7, #12]
 800ec7a:	4b0b      	ldr	r3, [pc, #44]	; (800eca8 <HAL_UART_TxCpltCallback+0x74>)
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	461a      	mov	r2, r3
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	4293      	cmp	r3, r2
 800ec84:	dbdf      	blt.n	800ec46 <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d007      	beq.n	800ec9c <HAL_UART_TxCpltCallback+0x68>
 800ec8c:	4b07      	ldr	r3, [pc, #28]	; (800ecac <HAL_UART_TxCpltCallback+0x78>)
 800ec8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec92:	601a      	str	r2, [r3, #0]
 800ec94:	f3bf 8f4f 	dsb	sy
 800ec98:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 800ec9c:	bf00      	nop
 800ec9e:	3710      	adds	r7, #16
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}
 800eca4:	20002184 	.word	0x20002184
 800eca8:	2000218c 	.word	0x2000218c
 800ecac:	e000ed04 	.word	0xe000ed04

0800ecb0 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800ecb0:	b590      	push	{r4, r7, lr}
 800ecb2:	b087      	sub	sp, #28
 800ecb4:	af02      	add	r7, sp, #8
 800ecb6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	60fb      	str	r3, [r7, #12]
 800ecc0:	e042      	b.n	800ed48 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 800ecc2:	4a2d      	ldr	r2, [pc, #180]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecca:	685b      	ldr	r3, [r3, #4]
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d137      	bne.n	800ed42 <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 800ecd2:	4a29      	ldr	r2, [pc, #164]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecda:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800ecde:	2b01      	cmp	r3, #1
 800ece0:	d139      	bne.n	800ed56 <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 800ece2:	4a25      	ldr	r2, [pc, #148]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecea:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800ecee:	4922      	ldr	r1, [pc, #136]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ecf6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ecfa:	4619      	mov	r1, r3
 800ecfc:	4610      	mov	r0, r2
 800ecfe:	f7fe fb95 	bl	800d42c <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 800ed02:	4a1d      	ldr	r2, [pc, #116]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed0a:	6858      	ldr	r0, [r3, #4]
 800ed0c:	4a1a      	ldr	r2, [pc, #104]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed14:	33b8      	adds	r3, #184	; 0xb8
 800ed16:	2201      	movs	r2, #1
 800ed18:	4619      	mov	r1, r3
 800ed1a:	f7f7 fead 	bl	8006a78 <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 800ed1e:	4a16      	ldr	r2, [pc, #88]	; (800ed78 <HAL_UART_RxCpltCallback+0xc8>)
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed26:	f8d3 40c4 	ldr.w	r4, [r3, #196]	; 0xc4
 800ed2a:	f7fc fbef 	bl	800b50c <xTaskGetTickCountFromISR>
 800ed2e:	4602      	mov	r2, r0
 800ed30:	f107 0308 	add.w	r3, r7, #8
 800ed34:	2100      	movs	r1, #0
 800ed36:	9100      	str	r1, [sp, #0]
 800ed38:	2107      	movs	r1, #7
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	f7fd fc14 	bl	800c568 <xTimerGenericCommand>
    		}
    		break;
 800ed40:	e009      	b.n	800ed56 <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	3301      	adds	r3, #1
 800ed46:	60fb      	str	r3, [r7, #12]
 800ed48:	4b0c      	ldr	r3, [pc, #48]	; (800ed7c <HAL_UART_RxCpltCallback+0xcc>)
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	461a      	mov	r2, r3
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	4293      	cmp	r3, r2
 800ed52:	dbb6      	blt.n	800ecc2 <HAL_UART_RxCpltCallback+0x12>
 800ed54:	e000      	b.n	800ed58 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 800ed56:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800ed58:	68bb      	ldr	r3, [r7, #8]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d007      	beq.n	800ed6e <HAL_UART_RxCpltCallback+0xbe>
 800ed5e:	4b08      	ldr	r3, [pc, #32]	; (800ed80 <HAL_UART_RxCpltCallback+0xd0>)
 800ed60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed64:	601a      	str	r2, [r3, #0]
 800ed66:	f3bf 8f4f 	dsb	sy
 800ed6a:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 800ed6e:	bf00      	nop
 800ed70:	3714      	adds	r7, #20
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd90      	pop	{r4, r7, pc}
 800ed76:	bf00      	nop
 800ed78:	20002184 	.word	0x20002184
 800ed7c:	2000218c 	.word	0x2000218c
 800ed80:	e000ed04 	.word	0xe000ed04

0800ed84 <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]

 int i;

 for (i = 0; i < numberHandlers; i++ )
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	60fb      	str	r3, [r7, #12]
 800ed90:	e041      	b.n	800ee16 <HAL_UART_ErrorCallback+0x92>
 {
    	if (mHandlers[i]->port == huart  )
 800ed92:	4a27      	ldr	r2, [pc, #156]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	687a      	ldr	r2, [r7, #4]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d136      	bne.n	800ee10 <HAL_UART_ErrorCallback+0x8c>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 800eda2:	4a23      	ldr	r2, [pc, #140]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edaa:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800edae:	2b04      	cmp	r3, #4
 800edb0:	d138      	bne.n	800ee24 <HAL_UART_ErrorCallback+0xa0>
    		{
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800edb2:	e007      	b.n	800edc4 <HAL_UART_ErrorCallback+0x40>
    		    {
    					HAL_UART_DMAStop(mHandlers[i]->port);
 800edb4:	4a1e      	ldr	r2, [pc, #120]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edbc:	685b      	ldr	r3, [r3, #4]
 800edbe:	4618      	mov	r0, r3
 800edc0:	f7f7 ff26 	bl	8006c10 <HAL_UART_DMAStop>
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800edc4:	4a1a      	ldr	r2, [pc, #104]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edcc:	6858      	ldr	r0, [r3, #4]
 800edce:	4a18      	ldr	r2, [pc, #96]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edd6:	33d0      	adds	r3, #208	; 0xd0
 800edd8:	2280      	movs	r2, #128	; 0x80
 800edda:	4619      	mov	r1, r3
 800eddc:	f7fa fc0f 	bl	80095fe <HAL_UARTEx_ReceiveToIdle_DMA>
 800ede0:	4603      	mov	r3, r0
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d1e6      	bne.n	800edb4 <HAL_UART_ErrorCallback+0x30>
   				}
				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800ede6:	4a12      	ldr	r2, [pc, #72]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edee:	685b      	ldr	r3, [r3, #4]
 800edf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	681a      	ldr	r2, [r3, #0]
 800edf8:	490d      	ldr	r1, [pc, #52]	; (800ee30 <HAL_UART_ErrorCallback+0xac>)
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800ee00:	685b      	ldr	r3, [r3, #4]
 800ee02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f022 0204 	bic.w	r2, r2, #4
 800ee0c:	601a      	str	r2, [r3, #0]

    		}

    		break;
 800ee0e:	e009      	b.n	800ee24 <HAL_UART_ErrorCallback+0xa0>
 for (i = 0; i < numberHandlers; i++ )
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	3301      	adds	r3, #1
 800ee14:	60fb      	str	r3, [r7, #12]
 800ee16:	4b07      	ldr	r3, [pc, #28]	; (800ee34 <HAL_UART_ErrorCallback+0xb0>)
 800ee18:	781b      	ldrb	r3, [r3, #0]
 800ee1a:	461a      	mov	r2, r3
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	4293      	cmp	r3, r2
 800ee20:	dbb7      	blt.n	800ed92 <HAL_UART_ErrorCallback+0xe>
    	}
   }
}
 800ee22:	e000      	b.n	800ee26 <HAL_UART_ErrorCallback+0xa2>
    		break;
 800ee24:	bf00      	nop
}
 800ee26:	bf00      	nop
 800ee28:	3710      	adds	r7, #16
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	bd80      	pop	{r7, pc}
 800ee2e:	bf00      	nop
 800ee30:	20002184 	.word	0x20002184
 800ee34:	2000218c 	.word	0x2000218c

0800ee38 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	b086      	sub	sp, #24
 800ee3c:	af02      	add	r7, sp, #8
 800ee3e:	6078      	str	r0, [r7, #4]
 800ee40:	460b      	mov	r3, r1
 800ee42:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800ee44:	2300      	movs	r3, #0
 800ee46:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 800ee48:	2300      	movs	r3, #0
 800ee4a:	60fb      	str	r3, [r7, #12]
 800ee4c:	e061      	b.n	800ef12 <HAL_UARTEx_RxEventCallback+0xda>
	    {
	    	if (mHandlers[i]->port == huart  )
 800ee4e:	4a3c      	ldr	r2, [pc, #240]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee56:	685b      	ldr	r3, [r3, #4]
 800ee58:	687a      	ldr	r2, [r7, #4]
 800ee5a:	429a      	cmp	r2, r3
 800ee5c:	d156      	bne.n	800ef0c <HAL_UARTEx_RxEventCallback+0xd4>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 800ee5e:	4a38      	ldr	r2, [pc, #224]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee66:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800ee6a:	2b04      	cmp	r3, #4
 800ee6c:	d158      	bne.n	800ef20 <HAL_UARTEx_RxEventCallback+0xe8>
	    		{
	    			if(Size) //check if we have received any byte
 800ee6e:	887b      	ldrh	r3, [r7, #2]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d055      	beq.n	800ef20 <HAL_UARTEx_RxEventCallback+0xe8>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 800ee74:	4a32      	ldr	r2, [pc, #200]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee7c:	887a      	ldrh	r2, [r7, #2]
 800ee7e:	b2d2      	uxtb	r2, r2
 800ee80:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
		    				mHandlers[i]->xBufferRX.overflow = false;
 800ee84:	4a2e      	ldr	r2, [pc, #184]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800ee92:	e007      	b.n	800eea4 <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 800ee94:	4a2a      	ldr	r2, [pc, #168]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ee9c:	685b      	ldr	r3, [r3, #4]
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f7f7 feb6 	bl	8006c10 <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 800eea4:	4a26      	ldr	r2, [pc, #152]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eeac:	6858      	ldr	r0, [r3, #4]
 800eeae:	4a24      	ldr	r2, [pc, #144]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eeb6:	33d0      	adds	r3, #208	; 0xd0
 800eeb8:	2280      	movs	r2, #128	; 0x80
 800eeba:	4619      	mov	r1, r3
 800eebc:	f7fa fb9f 	bl	80095fe <HAL_UARTEx_ReceiveToIdle_DMA>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d1e6      	bne.n	800ee94 <HAL_UARTEx_RxEventCallback+0x5c>
		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 800eec6:	4a1e      	ldr	r2, [pc, #120]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eece:	685b      	ldr	r3, [r3, #4]
 800eed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	681a      	ldr	r2, [r3, #0]
 800eed8:	4919      	ldr	r1, [pc, #100]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800eee0:	685b      	ldr	r3, [r3, #4]
 800eee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f022 0204 	bic.w	r2, r2, #4
 800eeec:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800eeee:	4a14      	ldr	r2, [pc, #80]	; (800ef40 <HAL_UARTEx_RxEventCallback+0x108>)
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eef6:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 800eefa:	f107 0308 	add.w	r3, r7, #8
 800eefe:	9300      	str	r3, [sp, #0]
 800ef00:	2300      	movs	r3, #0
 800ef02:	2203      	movs	r2, #3
 800ef04:	2100      	movs	r1, #0
 800ef06:	f7fd f91d 	bl	800c144 <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 800ef0a:	e009      	b.n	800ef20 <HAL_UARTEx_RxEventCallback+0xe8>
	    for (i = 0; i < numberHandlers; i++ )
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	3301      	adds	r3, #1
 800ef10:	60fb      	str	r3, [r7, #12]
 800ef12:	4b0c      	ldr	r3, [pc, #48]	; (800ef44 <HAL_UARTEx_RxEventCallback+0x10c>)
 800ef14:	781b      	ldrb	r3, [r3, #0]
 800ef16:	461a      	mov	r2, r3
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	db97      	blt.n	800ee4e <HAL_UARTEx_RxEventCallback+0x16>
 800ef1e:	e000      	b.n	800ef22 <HAL_UARTEx_RxEventCallback+0xea>
	    		break;
 800ef20:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d007      	beq.n	800ef38 <HAL_UARTEx_RxEventCallback+0x100>
 800ef28:	4b07      	ldr	r3, [pc, #28]	; (800ef48 <HAL_UARTEx_RxEventCallback+0x110>)
 800ef2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef2e:	601a      	str	r2, [r3, #0]
 800ef30:	f3bf 8f4f 	dsb	sy
 800ef34:	f3bf 8f6f 	isb	sy
}
 800ef38:	bf00      	nop
 800ef3a:	3710      	adds	r7, #16
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	bd80      	pop	{r7, pc}
 800ef40:	20002184 	.word	0x20002184
 800ef44:	2000218c 	.word	0x2000218c
 800ef48:	e000ed04 	.word	0xe000ed04

0800ef4c <memset>:
 800ef4c:	4402      	add	r2, r0
 800ef4e:	4603      	mov	r3, r0
 800ef50:	4293      	cmp	r3, r2
 800ef52:	d100      	bne.n	800ef56 <memset+0xa>
 800ef54:	4770      	bx	lr
 800ef56:	f803 1b01 	strb.w	r1, [r3], #1
 800ef5a:	e7f9      	b.n	800ef50 <memset+0x4>

0800ef5c <__libc_init_array>:
 800ef5c:	b570      	push	{r4, r5, r6, lr}
 800ef5e:	4d0d      	ldr	r5, [pc, #52]	; (800ef94 <__libc_init_array+0x38>)
 800ef60:	4c0d      	ldr	r4, [pc, #52]	; (800ef98 <__libc_init_array+0x3c>)
 800ef62:	1b64      	subs	r4, r4, r5
 800ef64:	10a4      	asrs	r4, r4, #2
 800ef66:	2600      	movs	r6, #0
 800ef68:	42a6      	cmp	r6, r4
 800ef6a:	d109      	bne.n	800ef80 <__libc_init_array+0x24>
 800ef6c:	4d0b      	ldr	r5, [pc, #44]	; (800ef9c <__libc_init_array+0x40>)
 800ef6e:	4c0c      	ldr	r4, [pc, #48]	; (800efa0 <__libc_init_array+0x44>)
 800ef70:	f000 f826 	bl	800efc0 <_init>
 800ef74:	1b64      	subs	r4, r4, r5
 800ef76:	10a4      	asrs	r4, r4, #2
 800ef78:	2600      	movs	r6, #0
 800ef7a:	42a6      	cmp	r6, r4
 800ef7c:	d105      	bne.n	800ef8a <__libc_init_array+0x2e>
 800ef7e:	bd70      	pop	{r4, r5, r6, pc}
 800ef80:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef84:	4798      	blx	r3
 800ef86:	3601      	adds	r6, #1
 800ef88:	e7ee      	b.n	800ef68 <__libc_init_array+0xc>
 800ef8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef8e:	4798      	blx	r3
 800ef90:	3601      	adds	r6, #1
 800ef92:	e7f2      	b.n	800ef7a <__libc_init_array+0x1e>
 800ef94:	0800f294 	.word	0x0800f294
 800ef98:	0800f294 	.word	0x0800f294
 800ef9c:	0800f294 	.word	0x0800f294
 800efa0:	0800f298 	.word	0x0800f298

0800efa4 <memcpy>:
 800efa4:	440a      	add	r2, r1
 800efa6:	4291      	cmp	r1, r2
 800efa8:	f100 33ff 	add.w	r3, r0, #4294967295
 800efac:	d100      	bne.n	800efb0 <memcpy+0xc>
 800efae:	4770      	bx	lr
 800efb0:	b510      	push	{r4, lr}
 800efb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efb6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800efba:	4291      	cmp	r1, r2
 800efbc:	d1f9      	bne.n	800efb2 <memcpy+0xe>
 800efbe:	bd10      	pop	{r4, pc}

0800efc0 <_init>:
 800efc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efc2:	bf00      	nop
 800efc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efc6:	bc08      	pop	{r3}
 800efc8:	469e      	mov	lr, r3
 800efca:	4770      	bx	lr

0800efcc <_fini>:
 800efcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efce:	bf00      	nop
 800efd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efd2:	bc08      	pop	{r3}
 800efd4:	469e      	mov	lr, r3
 800efd6:	4770      	bx	lr
