$date
	Wed Jun 25 11:57:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basic_gates_tb $end
$var wire 1 ! y_xor $end
$var wire 1 " y_or $end
$var wire 1 # y_and $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # y_and $end
$var wire 1 " y_or $end
$var wire 1 ! y_xor $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#5
1"
1!
1%
b1 &
#10
0%
1$
b10 &
#15
1#
0!
1%
b11 &
#20
b100 &
