# vsim -coverage -l interrupt_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit interrupt_chk.ucdb; log -r /*;run -all" 
# Start time: 20:36:40 on Jul 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../tb/test_bench.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'u_timer_top'.  Expected 13, found 12.
# ** Warning: ../tb/test_bench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'tim_pstrb'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit interrupt_chk.ucdb
#  log -r /*
# run -all
# ======================================================
# =============== int_en = 0 ==========================
# =====================================================
# Write data = 32'h000000ff at add : 12'h0c
# Write data = 32'h00000000 at add : 12'h10
# Write data = 32'h00000001 at add : 12'h00
# ----------------------------------------
# t=     13475 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     13475 TIM_INT = 0
# =====WRITE 0 to TISR.int_st =====
# Write data = 32'h00000000 at add : 12'h18
# ===== TISR.int_st remained ===
# ----------------------------------------
# t=     13775 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# =====WRITE 1 to TISR.int_st =====
# Write data = 32'h00000001 at add : 12'h18
# ===== TISR.int_st cleared ===
# ----------------------------------------
# t=     14075 rdata = 32'h00000000 at addr: 12'h18
# -------------------------------------------------
# =================================================
# =================== int_en = 1 ==================
# =================================================
# Write data = 32'h000000ff at add : 12'h0c
# Write data = 32'h00000000 at add : 12'h10
# Write data = 32'h00000001 at add : 12'h14
# Write data = 32'h00000001 at add : 12'h00
# ----------------------------------------
# t=     27675 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     27675 TIM_INT = 1
# =====WRITE 0 to TISR.int_st =====
# Write data = 32'h00000000 at add : 12'h18
# ===== TISR.int_st remained ===
# ----------------------------------------
# t=     27975 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# =====WRITE 1 to TISR.int_st =====
# Write data = 32'h00000001 at add : 12'h18
# ===== TISR.int_st cleared ===
# ----------------------------------------
# t=     28275 rdata = 32'h00000000 at addr: 12'h18
# -------------------------------------------------
# t=     28275 TIM_INT = 0
# =================================================
# =================== int_en = 1 ==================
# =================================================
# Write data = 32'h000000ff at add : 12'h0c
# Write data = 32'h00000000 at add : 12'h10
# Write data = 32'h00000001 at add : 12'h14
# Write data = 32'h00000001 at add : 12'h00
# ----------------------------------------
# t=     41875 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     41875 TIM_INT = 1
# =====WRITE TIER.int_en = 0  =====
# Write data = 32'h00000000 at add : 12'h14
# ===== TISR.int_st remained ===
# ----------------------------------------
# t=     42175 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     42175 TIM_INT = 0
# =================================================
# =================== int_en = 1 ==================
# =================================================
# Write data = 32'h000000ff at add : 12'h0c
# Write data = 32'h00000000 at add : 12'h10
# Write data = 32'h00000001 at add : 12'h14
# Write data = 32'h00000001 at add : 12'h00
# ----------------------------------------
# t=     55775 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     55775 TIM_INT = 1
# =====WRITE Timer_en = 0  =====
# Write data = 32'h00000000 at add : 12'h00
# ===== TISR.int_st remained ===
# ----------------------------------------
# t=     56075 rdata = 32'h00000001 at addr: 12'h18
# -------------------------------------------------
# t=     56075 TIM_INT = 1
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(61)
#    Time: 56175 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 20:36:43 on Jul 10,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
