--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.800 ns
From           : UART4_RX
To             : UARTRX:rxLCB3|sync[0]
From Clock     : --
To Clock       : clk80
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.900 ns
From           : M8:frameFormer|oRdEn
To             : testRed
From Clock     : clk100
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -6.600 ns
From           : UART4_RX
To             : UARTRX:rxLCB3|sync[0]
From Clock     : --
To Clock       : clk80
Failed Paths   : 0

Type           : Clock Setup: 'clk80'
Slack          : N/A
Required Time  : None
Actual Time    : 38.17 MHz ( period = 26.200 ns )
From           : globalReset:aClear|lpm_counter:count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]
To             : globalReset:aClear|lpm_counter:count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[63]
From Clock     : clk80
To Clock       : clk80
Failed Paths   : 0

Type           : Clock Setup: 'clk100'
Slack          : N/A
Required Time  : None
Actual Time    : 51.55 MHz ( period = 19.400 ns )
From           : M8:frameFormer|lpm_counter:cntGrp_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[1]
To             : M8:frameFormer|outWrd[22]
From Clock     : clk100
To Clock       : clk100
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

