<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<!-- Published by Quadralay WebWorks HTML Lite 1.5.1 -->
<HEAD>
    <!-- SGI_COMMENT COSMOCREATE -->
    <!-- SGI_COMMENT VERSION NUMBER="1.0.2" -->
    <TITLE>2 MCO Diagnostics</TITLE>
</HEAD>
<BODY>
<P>
</P>
<CENTER><H1 ALIGN="CENTER">
<A NAME="798210">2 MCO Diagnostics</A></H1>
</CENTER><P>
</P>
<HR>
<P>
</P>
<H2>
<A NAME="798224"><U>2.0 Test Strategy</U></A></H2>
<P>
</P>
<DL>
    <DT>

    <DD>
    The tests are divided into 3 levels: 
    <P>
    </P>
</DL>
<UL>
    <LI>
    <A NAME="798233">Level 1 tests check pin-to-pin connectivity. </A>
    <LI>
    <A NAME="798234">Level 2 tests check ASIC internal functionality. </A>
    <LI>
    <A NAME="798235">Level 3 tests check chip-to-chip functionality 
    (e.g. running various video formats). </A>
</UL>
<DL>
    <DT>

    <DD>

    <DT>

    <DD>
    The following describes the MCO diagnostics tests by level. 
</DL>
<P>
</P>
<H2>
<A NAME="798008"><U>2.1 Level 1 Tests - Connectivity</U></A></H2>
<P>
</P>
<H3>
<A NAME="798010">2.1.1 Probe DCBus for MCO Board - MCOProbe</A></H3>
<P>
</P>
<P>
</P>
<UL>
    <LI>
    <A NAME="798110">Initialize (if necessary) the MGRAS graphics </A>
    <LI>
    <A NAME="798253">Probe for MCO Board on DCBus </A>
</UL>
<P>
</P>
<H3>
<A NAME="798463">2.1.2 Program FPGAs - mco_initfpga()</A></H3>
<P>
</P>
<P>
</P>
<UL>
    <LI>
    <A NAME="798464">Probe MCO (MCOProbe) </A>
    <LI>
    <A NAME="798461">Download FPGA code (from ide static array, local 
    disk, or remote path) into the FPGAs. The FPGA code will be formatted 
    such that all 8 FPGAs must be programmed simultaneously. </A>
</UL>
<P>
</P>
<H3>
<A NAME="798714">2.1.3 7162 DAC Control Register Test - 
mco_Dac7162CtrlRegTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in 7162 DAC Control Register. 
</DL>
<P>
</P>
<H3>
<A NAME="798045">2.1.4 VC2 SRAM Address Bus Test - mco_VC2AddrsBusTest</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Walk 1s and 0s on VC2 Address Bus. 
</DL>
<P>
</P>
<H3>
<A NAME="798281">2.1.5 VC2 SRAM Data Bus Test - mco_VC2DataBusTest</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Walk 1s and 0s on VC2 Data Bus 
</DL>
<P>
</P>
<H3>
<A NAME="798317">2.1.6 VC2 SRAM Address UniquenessTest - 
mco_VC2AddrsUniqTest</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write complement of address in each SRAM address location 
</DL>
<P>
</P>
<H2>
<A NAME="798014"><U>2.2 Level 2 Tests - Internal Functionality</U></A></H2>
<P>
</P>
<H3>
<A NAME="798810">2.2.1 7162 DAC Internal Register Test - 
mco_Dac7162InternalRegisterTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in various 7162 DAC Internal Registers. 
</DL>
<P>
</P>
<H3>
<A NAME="798590">2.2.2 7162 DAC Mode Register Test - 
mco_Dac7162ModeRegTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in 7162 DAC Address Register 
</DL>
<P>
</P>
<H3>
<A NAME="798757">2.2.3 7162 DAC Color Palette Address Uniqueness Test - 
mco_7162ClrPaletteAddrUniqTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in 7162 DAC Color Palette to verify the Color 
    Palette 
    <DD>
    is being addressed correctly. 
</DL>
<P>
</P>
<H3>
<A NAME="798773">2.2.4 7162 DAC Color Palette Walk Bit Test - 
mco_7162ClrPaletteAddrUniqTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read walking-bit patterns in 7162 DAC Color Palette to verify 
    the Color Palette is being addressed correctly. 
</DL>
<P>
</P>
<H3>
<A NAME="798783">2.2.5 7162 DAC Color Palette Pattern Test - 
mco_7162ClrPalettePatrnTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in 7162 DAC Color Palette to verify the Color 
    Palette Ram. 
</DL>
<P>
</P>
<H3>
<A NAME="798592">2.2.6 7162 DAC Address Register Test - 
mco_Dac7162AddrRegTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read patterns in 7162 DAC Address Register 
</DL>
<P>
</P>
<H3>
<A NAME="798599">2.2.7 VC2 SRAM Pattern Test - mco_VC2PatrnTest()</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write a sequence of patterns to VC2 SRAM 
</DL>
<P>
</P>
<H3>
<A NAME="798342">2.2.8 Write and Read the VC2 Internal Registers - 
mco_VC2InternalRegTest</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>
    Write and Read a Walking 1s and Walking 0s pattern to VC2 internal 
    registers 
</DL>
<P>
</P>
<H2>
<A NAME="798360"><U>2.3 Level 3 Tests - Higher-Level Functionality</U></A></H2>
<P>
</P>
<H3>
<A NAME="798670">2.3.1 Read Pixel signature from DAC - mco_DCB_PixelPath</A>.</H3>
<DD>

<P>
This test verifies the complete pixel path from the MGras framebuffer 
to the DAC inputs.</P>
<DD>
This test does the following: 
<P>
</P>
<UL>
    <LI>
    <A NAME="798687">Load data (in SGI rgb format) into MGras frame 
    buffer </A>
    <LI>
    <A NAME="798688">Start video format on MCO </A>
    <LI>
    <A NAME="798689">Read and verify DAC pixel signature </A>
</UL>
<DL>
    <DT>

    <DD>
    This verifies that the DCB interface, input and output swizzles, fifos, 
    muxes, 
    <DD>
    VC2 timing, and DACs are all working correctly. 
</DL>
<P>
</P>
<H3>
<A NAME="798671">2.3.2 Read value fromDAC Address register - 
mco_PeekDacAddr</A></H3>
<P>
</P>
<DL>
    <DT>

    <DD>

</DL>
<P>
</P>
<H2>
<A NAME="798087"><U>2.4 Utilities</U></A></H2>
<P>
</P>
<H3>
<A NAME="798526">2.4.1 Reset 7162 DAC to known state - mco_DacReset</A></H3>
<P>
</P>
<H3>
<A NAME="798363">2.4.2 Write value to 7162 DAC Address register - 
mco_Poke7162Addr</A></H3>
<P>
</P>
<H3>
<A NAME="798535">2.4.3 Read value from 7162 DAC Address register - 
mco_Peek7162Addr</A></H3>
<P>
</P>
<H3>
<A NAME="798659">2.4.4 Write 16-bit value to DAC Address register - 
mco_PokeDacAddr16</A></H3>
<P>
</P>
<H3>
<A NAME="798660">2.4.5 Read 16-bit value fromDAC Address register - 
mco_PeekDacAddr16</A></H3>
<P>
</P>
<H3>
<A NAME="798608">2.4.6 Write value to 7162 DAC Control register - 
mco_Poke7162Ctrl</A></H3>
<P>
</P>
<H3>
<A NAME="798609">2.4.7 Read value from 7162 DAC Control register - 
mco_Peek7162Ctrl</A></H3>
<P>
</P>
<H3>
<A NAME="798613">2.4.8 Write value to DAC Mode register - 
mco_PokeDacMode</A></H3>
<P>
</P>
<H3>
<A NAME="798614">2.4.9 Read value from 7162 DAC Mode register - 
mco_Peek7162DacMode</A></H3>
<P>
</P>
<H3>
<A NAME="798643">2.4.10 Write value to 7162 DAC Color Palette - 
mco_Poke7162ClrPalette</A></H3>
<P>
</P>
<H3>
<A NAME="798644">2.4.11 Read value from 7162 DAC Color Palette - 
mco_Peek7162ClrPalette</A></H3>
<P>
</P>
<H3>
<A NAME="798722">2.4.12 Load RGB file into MGRAS framebuffer - 
mco_ipaste</A></H3>
<P>
</P>
<H3>
<A NAME="798734">2.4.13 Load timing table into VC2 - mco_loadTT</A></H3>
<P>
</P>
<H3>
<A NAME="798524">2.4.14 Write value to VC2 register - mco_PokeVC2</A></H3>
<P>
</P>
<H3>
<A NAME="798377">2.4.15 Read value fromVC2 register - mco_PeekVC2</A></H3>
<P>
</P>
<H3>
<A NAME="798381">2.4.16 Write value to VC2 SRAM location - 
mco_PokeVC2Ram</A></H3>
<P>
</P>
<H3>
<A NAME="798385">2.4.17 Read value from VC2 register - mco_PeekVC2Ram</A></H3>
<P>
</P>
<H3>
<A NAME="798410">2.4.18 Load VC2 timing table - mco_LoadVC2Timing</A></H3>
<P>
</P>
<H3>
<A NAME="798417">2.4.19 Start VC2 timing - mco_StartTiming</A></H3>
<P>
</P>
<H3>
<A NAME="798430">2.4.20 StopVC2 timing - mco_StopTiming</A></H3>
<P>
</P>
<H3>
<A NAME="798445">2.4.21 Enable video display - mco_VC2EnableDsply</A></H3>
<P>
</P>
<H3>
<A NAME="798450">2.4.22 Disable video display - mco_VC2DisableDsply</A></H3>
<HR>
<H5>
Last Modified: 04:14pm PDT, August 25, 1997</H5>
</BODY>
</HTML>
