

================================================================
== Vivado HLS Report for 'fc_layer2'
================================================================
* Date:           Sun Feb 21 01:44:48 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|    13.874|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10741|  10741|  10741|  10741|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    168|    168|         2|          -|          -|    84|    no    |
        |- fc_layer2_label13   |  10234|  10234|        86|          -|          -|   119|    no    |
        | + fc_layer2_label41  |     84|     84|         4|          -|          -|    21|    no    |
        |- fc_layer2_label11   |    336|    336|         4|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond4)
	9  / (exitcond4)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str218, i32 0, i32 0, [1 x i8]* @p_str219, [1 x i8]* @p_str220, [1 x i8]* @p_str221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str222, [1 x i8]* @p_str223)"   --->   Operation 13 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_512 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)"   --->   Operation 14 'specinterface' 'empty_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%output_V = alloca [84 x i24], align 4" [nnet.cpp:356]   --->   Operation 15 'alloca' 'output_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [84 x i24]* %output_V, i64 0, i64 0" [nnet.cpp:356]   --->   Operation 16 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "store i24 0, i24* %output_V_addr, align 16" [nnet.cpp:356]   --->   Operation 17 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%tmp_V_954 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:362]   --->   Operation 18 'read' 'tmp_V_954' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_V_954 to i9" [nnet.cpp:363]   --->   Operation 19 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%r_V = add i9 %lhs_V, 2" [nnet.cpp:363]   --->   Operation 20 'add' 'r_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%read_temp_V_cast = sext i9 %r_V to i17" [nnet.cpp:363]   --->   Operation 21 'sext' 'read_temp_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %0" [nnet.cpp:364]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %arrayctor.loop.preheader ], [ %i_4, %1 ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%exitcond3 = icmp eq i7 %i, -44" [nnet.cpp:364]   --->   Operation 24 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 25 'speclooptripcount' 'empty_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i, 1" [nnet.cpp:364]   --->   Operation 26 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader349.preheader, label %1" [nnet.cpp:364]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i, i7 0)" [nnet.cpp:364]   --->   Operation 28 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i14 %tmp_18 to i15" [nnet.cpp:364]   --->   Operation 29 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [nnet.cpp:364]   --->   Operation 30 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %tmp_19 to i15" [nnet.cpp:365]   --->   Operation 31 'zext' 'p_shl1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.81ns)   --->   "%tmp_20 = sub i15 %p_shl_cast, %p_shl1_cast" [nnet.cpp:365]   --->   Operation 32 'sub' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i15 %tmp_20 to i64" [nnet.cpp:365]   --->   Operation 33 'sext' 'tmp_21_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i8]* @fc_layer2_weights_V, i64 0, i64 %tmp_21_cast" [nnet.cpp:365]   --->   Operation 34 'getelementptr' 'fc_layer2_weights_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i8* %fc_layer2_weights_V_s, align 8" [nnet.cpp:365]   --->   Operation 35 'load' 'fc_layer2_weights_V_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader349" [nnet.cpp:367]   --->   Operation 36 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i to i64" [nnet.cpp:365]   --->   Operation 37 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i8* %fc_layer2_weights_V_s, align 8" [nnet.cpp:365]   --->   Operation 38 'load' 'fc_layer2_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast = sext i8 %fc_layer2_weights_V_1 to i17" [nnet.cpp:365]   --->   Operation 39 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (4.35ns)   --->   "%p_5 = mul i17 %p_cast, %read_temp_V_cast" [nnet.cpp:365]   --->   Operation 40 'mul' 'p_5' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_5_cast = sext i17 %p_5 to i24" [nnet.cpp:365]   --->   Operation 41 'sext' 'p_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_s" [nnet.cpp:365]   --->   Operation 42 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store i24 %p_5_cast, i24* %output_V_addr_4, align 4" [nnet.cpp:365]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [nnet.cpp:364]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.54>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_2, %5 ], [ 1, %.preheader349.preheader ]"   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.48ns)   --->   "%exitcond4 = icmp eq i7 %j, -8" [nnet.cpp:367]   --->   Operation 46 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_514 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 119, i64 119, i64 119)"   --->   Operation 47 'speclooptripcount' 'empty_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %2" [nnet.cpp:367]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str71) nounwind" [nnet.cpp:367]   --->   Operation 49 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str71)" [nnet.cpp:367]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (3.63ns)   --->   "%tmp_V_955 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [nnet.cpp:368]   --->   Operation 51 'read' 'tmp_V_955' <Predicate = (!exitcond4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %tmp_V_955 to i9" [nnet.cpp:369]   --->   Operation 52 'sext' 'lhs_V_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.91ns)   --->   "%r_V_2 = add i9 %lhs_V_2, 2" [nnet.cpp:369]   --->   Operation 53 'add' 'r_V_2' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i7 %j to i15" [nnet.cpp:370]   --->   Operation 54 'zext' 'tmp_5_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_6_cast = sext i9 %r_V_2 to i17" [nnet.cpp:370]   --->   Operation 55 'sext' 'p_6_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %3" [nnet.cpp:370]   --->   Operation 56 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet.cpp:374]   --->   Operation 57 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.12>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ 0, %2 ], [ %i_7_3, %4 ]" [nnet.cpp:370]   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"   --->   Operation 59 'speclooptripcount' 'empty_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i1, -44" [nnet.cpp:370]   --->   Operation 60 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %4" [nnet.cpp:370]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %i1 to i64" [nnet.cpp:371]   --->   Operation 62 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i1, i7 0)" [nnet.cpp:370]   --->   Operation 63 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i14 %tmp_21 to i15" [nnet.cpp:370]   --->   Operation 64 'zext' 'p_shl8_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i1, i3 0)" [nnet.cpp:370]   --->   Operation 65 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i10 %tmp_22 to i15" [nnet.cpp:371]   --->   Operation 66 'zext' 'p_shl9_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_23 = sub i15 %p_shl8_cast, %p_shl9_cast" [nnet.cpp:371]   --->   Operation 67 'sub' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i15 %tmp_23, %tmp_5_cast" [nnet.cpp:371]   --->   Operation 68 'add' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i15 %tmp_24 to i64" [nnet.cpp:371]   --->   Operation 69 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_2 = getelementptr [10080 x i8]* @fc_layer2_weights_V, i64 0, i64 %tmp_25_cast" [nnet.cpp:371]   --->   Operation 70 'getelementptr' 'fc_layer2_weights_V_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i8* %fc_layer2_weights_V_2, align 1" [nnet.cpp:371]   --->   Operation 71 'load' 'fc_layer2_weights_V_3' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_2" [nnet.cpp:371]   --->   Operation 72 'getelementptr' 'output_V_addr_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_7, align 4" [nnet.cpp:371]   --->   Operation 73 'load' 'output_V_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i_7_s = or i7 %i1, 1" [nnet.cpp:370]   --->   Operation 74 'or' 'i_7_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_76_1 = zext i7 %i_7_s to i64" [nnet.cpp:371]   --->   Operation 75 'zext' 'tmp_76_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_7_s, i7 0)" [nnet.cpp:370]   --->   Operation 76 'bitconcatenate' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i14 %tmp_25 to i15" [nnet.cpp:370]   --->   Operation 77 'zext' 'p_shl6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_7_s, i3 0)" [nnet.cpp:370]   --->   Operation 78 'bitconcatenate' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %tmp_26 to i15" [nnet.cpp:371]   --->   Operation 79 'zext' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_27 = sub i15 %p_shl6_cast, %p_shl7_cast" [nnet.cpp:371]   --->   Operation 80 'sub' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_28 = add i15 %tmp_27, %tmp_5_cast" [nnet.cpp:371]   --->   Operation 81 'add' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i15 %tmp_28 to i64" [nnet.cpp:371]   --->   Operation 82 'sext' 'tmp_29_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_4 = getelementptr [10080 x i8]* @fc_layer2_weights_V, i64 0, i64 %tmp_29_cast" [nnet.cpp:371]   --->   Operation 83 'getelementptr' 'fc_layer2_weights_V_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i8* %fc_layer2_weights_V_4, align 1" [nnet.cpp:371]   --->   Operation 84 'load' 'fc_layer2_weights_V_5' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_76_1" [nnet.cpp:371]   --->   Operation 85 'getelementptr' 'output_V_addr_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_8, align 4" [nnet.cpp:371]   --->   Operation 86 'load' 'output_V_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_516 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str71, i32 %tmp)" [nnet.cpp:373]   --->   Operation 87 'specregionend' 'empty_516' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j, 1" [nnet.cpp:367]   --->   Operation 88 'add' 'j_2' <Predicate = (exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader349" [nnet.cpp:367]   --->   Operation 89 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 90 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_3 = load i8* %fc_layer2_weights_V_2, align 1" [nnet.cpp:371]   --->   Operation 90 'load' 'fc_layer2_weights_V_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_7_cast = sext i8 %fc_layer2_weights_V_3 to i17" [nnet.cpp:371]   --->   Operation 91 'sext' 'p_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (3.36ns)   --->   "%p_8 = mul i17 %p_7_cast, %p_6_cast" [nnet.cpp:371]   --->   Operation 92 'mul' 'p_8' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_8_cast = sext i17 %p_8 to i24" [nnet.cpp:371]   --->   Operation 93 'sext' 'p_8_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%output_V_load = load i24* %output_V_addr_7, align 4" [nnet.cpp:371]   --->   Operation 94 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_6 : Operation 95 [1/1] (3.02ns)   --->   "%tmp_3 = add i24 %p_8_cast, %output_V_load" [nnet.cpp:371]   --->   Operation 95 'add' 'tmp_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_5 = load i8* %fc_layer2_weights_V_4, align 1" [nnet.cpp:371]   --->   Operation 96 'load' 'fc_layer2_weights_V_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_7_1_cast = sext i8 %fc_layer2_weights_V_5 to i17" [nnet.cpp:371]   --->   Operation 97 'sext' 'p_7_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.36ns)   --->   "%p_8_1 = mul i17 %p_7_1_cast, %p_6_cast" [nnet.cpp:371]   --->   Operation 98 'mul' 'p_8_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_8_1_cast = sext i17 %p_8_1 to i24" [nnet.cpp:371]   --->   Operation 99 'sext' 'p_8_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] (3.25ns)   --->   "%output_V_load_1 = load i24* %output_V_addr_8, align 4" [nnet.cpp:371]   --->   Operation 100 'load' 'output_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_6 : Operation 101 [1/1] (3.02ns)   --->   "%tmp_77_1 = add i24 %p_8_1_cast, %output_V_load_1" [nnet.cpp:371]   --->   Operation 101 'add' 'tmp_77_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%i_7_1 = or i7 %i1, 2" [nnet.cpp:370]   --->   Operation 102 'or' 'i_7_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_76_2 = zext i7 %i_7_1 to i64" [nnet.cpp:371]   --->   Operation 103 'zext' 'tmp_76_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_29 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_7_1, i7 0)" [nnet.cpp:370]   --->   Operation 104 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i14 %tmp_29 to i15" [nnet.cpp:370]   --->   Operation 105 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_30 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_7_1, i3 0)" [nnet.cpp:370]   --->   Operation 106 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %tmp_30 to i15" [nnet.cpp:371]   --->   Operation 107 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_31 = sub i15 %p_shl4_cast, %p_shl5_cast" [nnet.cpp:371]   --->   Operation 108 'sub' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_32 = add i15 %tmp_31, %tmp_5_cast" [nnet.cpp:371]   --->   Operation 109 'add' 'tmp_32' <Predicate = true> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i15 %tmp_32 to i64" [nnet.cpp:371]   --->   Operation 110 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_6 = getelementptr [10080 x i8]* @fc_layer2_weights_V, i64 0, i64 %tmp_33_cast" [nnet.cpp:371]   --->   Operation 111 'getelementptr' 'fc_layer2_weights_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i8* %fc_layer2_weights_V_6, align 1" [nnet.cpp:371]   --->   Operation 112 'load' 'fc_layer2_weights_V_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_76_2" [nnet.cpp:371]   --->   Operation 113 'getelementptr' 'output_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_9, align 4" [nnet.cpp:371]   --->   Operation 114 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%i_7_2 = or i7 %i1, 3" [nnet.cpp:370]   --->   Operation 115 'or' 'i_7_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_76_3 = zext i7 %i_7_2 to i64" [nnet.cpp:371]   --->   Operation 116 'zext' 'tmp_76_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_7_2, i7 0)" [nnet.cpp:370]   --->   Operation 117 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i14 %tmp_33 to i15" [nnet.cpp:370]   --->   Operation 118 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_7_2, i3 0)" [nnet.cpp:370]   --->   Operation 119 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i10 %tmp_34 to i15" [nnet.cpp:371]   --->   Operation 120 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = sub i15 %p_shl2_cast, %p_shl3_cast" [nnet.cpp:371]   --->   Operation 121 'sub' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%tmp_36 = add i15 %tmp_35, %tmp_5_cast" [nnet.cpp:371]   --->   Operation 122 'add' 'tmp_36' <Predicate = true> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %tmp_36 to i64" [nnet.cpp:371]   --->   Operation 123 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_8 = getelementptr [10080 x i8]* @fc_layer2_weights_V, i64 0, i64 %tmp_37_cast" [nnet.cpp:371]   --->   Operation 124 'getelementptr' 'fc_layer2_weights_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_9 = load i8* %fc_layer2_weights_V_8, align 1" [nnet.cpp:371]   --->   Operation 125 'load' 'fc_layer2_weights_V_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%output_V_addr_10 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_76_3" [nnet.cpp:371]   --->   Operation 126 'getelementptr' 'output_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_10, align 4" [nnet.cpp:371]   --->   Operation 127 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_6 : Operation 128 [1/1] (1.87ns)   --->   "%i_7_3 = add i7 %i1, 4" [nnet.cpp:370]   --->   Operation 128 'add' 'i_7_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 9.63>
ST_7 : Operation 129 [1/1] (3.25ns)   --->   "store i24 %tmp_3, i24* %output_V_addr_7, align 4" [nnet.cpp:371]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_7 : Operation 130 [1/1] (3.25ns)   --->   "store i24 %tmp_77_1, i24* %output_V_addr_8, align 4" [nnet.cpp:371]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_7 = load i8* %fc_layer2_weights_V_6, align 1" [nnet.cpp:371]   --->   Operation 131 'load' 'fc_layer2_weights_V_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_7_2_cast = sext i8 %fc_layer2_weights_V_7 to i17" [nnet.cpp:371]   --->   Operation 132 'sext' 'p_7_2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (3.36ns)   --->   "%p_8_2 = mul i17 %p_7_2_cast, %p_6_cast" [nnet.cpp:371]   --->   Operation 133 'mul' 'p_8_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%p_8_2_cast = sext i17 %p_8_2 to i24" [nnet.cpp:371]   --->   Operation 134 'sext' 'p_8_2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%output_V_load_2 = load i24* %output_V_addr_9, align 4" [nnet.cpp:371]   --->   Operation 135 'load' 'output_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_7 : Operation 136 [1/1] (3.02ns)   --->   "%tmp_77_2 = add i24 %p_8_2_cast, %output_V_load_2" [nnet.cpp:371]   --->   Operation 136 'add' 'tmp_77_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_9 = load i8* %fc_layer2_weights_V_8, align 1" [nnet.cpp:371]   --->   Operation 137 'load' 'fc_layer2_weights_V_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%p_7_3_cast = sext i8 %fc_layer2_weights_V_9 to i17" [nnet.cpp:371]   --->   Operation 138 'sext' 'p_7_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (3.36ns)   --->   "%p_8_3 = mul i17 %p_7_3_cast, %p_6_cast" [nnet.cpp:371]   --->   Operation 139 'mul' 'p_8_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%p_8_3_cast = sext i17 %p_8_3 to i24" [nnet.cpp:371]   --->   Operation 140 'sext' 'p_8_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/2] (3.25ns)   --->   "%output_V_load_3 = load i24* %output_V_addr_10, align 4" [nnet.cpp:371]   --->   Operation 141 'load' 'output_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_7 : Operation 142 [1/1] (3.02ns)   --->   "%tmp_77_3 = add i24 %p_8_3_cast, %output_V_load_3" [nnet.cpp:371]   --->   Operation 142 'add' 'tmp_77_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str72) nounwind" [nnet.cpp:370]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (3.25ns)   --->   "store i24 %tmp_77_2, i24* %output_V_addr_9, align 4" [nnet.cpp:371]   --->   Operation 144 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_8 : Operation 145 [1/1] (3.25ns)   --->   "store i24 %tmp_77_3, i24* %output_V_addr_10, align 4" [nnet.cpp:371]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "br label %3" [nnet.cpp:370]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 3.25>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%i2 = phi i7 [ %i_5, %_ZN6ap_intILi8EEC1ILi8ELi8EL9ap_q_mode3EL9ap_o_mode0ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 147 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i2, -44" [nnet.cpp:374]   --->   Operation 148 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 149 'speclooptripcount' 'empty_517' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i2, 1" [nnet.cpp:374]   --->   Operation 150 'add' 'i_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %_ZN6ap_intILi8EEC1ILi8ELi8EL9ap_q_mode3EL9ap_o_mode0ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit_ifconv" [nnet.cpp:374]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_6 = zext i7 %i2 to i64" [nnet.cpp:375]   --->   Operation 152 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [84 x i24]* %output_V, i64 0, i64 %tmp_6" [nnet.cpp:375]   --->   Operation 153 'getelementptr' 'output_V_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 154 [2/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_5, align 4" [nnet.cpp:375]   --->   Operation 154 'load' 'f_op_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%fc_layer2_bias_V_add = getelementptr [84 x i11]* @fc_layer2_bias_V, i64 0, i64 %tmp_6" [nnet.cpp:375]   --->   Operation 155 'getelementptr' 'fc_layer2_bias_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (3.25ns)   --->   "%f_op_V_2 = load i11* %fc_layer2_bias_V_add, align 2" [nnet.cpp:375]   --->   Operation 156 'load' 'f_op_V_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [nnet.cpp:377]   --->   Operation 157 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 9.79>
ST_10 : Operation 158 [1/2] (3.25ns)   --->   "%f_op_V = load i24* %output_V_addr_5, align 4" [nnet.cpp:375]   --->   Operation 158 'load' 'f_op_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 84> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i24 %f_op_V to i43" [nnet.cpp:375]   --->   Operation 159 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (6.54ns)   --->   "%p_Val2_s = mul i43 516625, %OP1_V_cast" [nnet.cpp:375]   --->   Operation 160 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/2] (3.25ns)   --->   "%f_op_V_2 = load i11* %fc_layer2_bias_V_add, align 2" [nnet.cpp:375]   --->   Operation 161 'load' 'f_op_V_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>

State 11 <SV = 5> <Delay = 13.8>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_cast = sext i11 %f_op_V_2 to i31" [nnet.cpp:375]   --->   Operation 162 'sext' 'OP1_V_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (3.36ns)   --->   "%p_Val2_1 = mul i31 516613, %OP1_V_2_cast_cast" [nnet.cpp:375]   --->   Operation 163 'mul' 'p_Val2_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i31 %p_Val2_1 to i43" [nnet.cpp:375]   --->   Operation 164 'sext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (3.02ns)   --->   "%p_Val2_5 = add i43 %tmp_13_cast, %p_Val2_s" [nnet.cpp:375]   --->   Operation 165 'add' 'p_Val2_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_5, i32 42)" [nnet.cpp:375]   --->   Operation 166 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_11 = call i15 @_ssdm_op_PartSelect.i15.i43.i32.i32(i43 %p_Val2_5, i32 28, i32 42)" [nnet.cpp:375]   --->   Operation 167 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_Val2_7_cast = sext i15 %tmp_11 to i16" [nnet.cpp:375]   --->   Operation 168 'sext' 'p_Val2_7_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_5, i32 27)" [nnet.cpp:375]   --->   Operation 169 'bitselect' 'qbit' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i43 %p_Val2_5 to i27" [nnet.cpp:375]   --->   Operation 170 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (2.45ns)   --->   "%r = icmp ne i27 %tmp_40, 0" [nnet.cpp:375]   --->   Operation 171 'icmp' 'r' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%not_s_i_i2 = xor i1 %tmp_38, true" [nnet.cpp:375]   --->   Operation 172 'xor' 'not_s_i_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%r_i_i2 = or i1 %r, %not_s_i_i2" [nnet.cpp:375]   --->   Operation 173 'or' 'r_i_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%qb_assign_2 = and i1 %r_i_i2, %qbit" [nnet.cpp:375]   --->   Operation 174 'and' 'qb_assign_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_8_cast = zext i1 %qb_assign_2 to i16" [nnet.cpp:375]   --->   Operation 175 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.94ns) (out node of the LUT)   --->   "%p_Val2_6 = add i16 %tmp_8_cast, %p_Val2_7_cast" [nnet.cpp:375]   --->   Operation 176 'add' 'p_Val2_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [./headers/activations.h:58->nnet.cpp:375]   --->   Operation 177 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.80ns)   --->   "%p_a_V_i = select i1 %tmp_41, i16 0, i16 %p_Val2_6" [./headers/activations.h:58->nnet.cpp:375]   --->   Operation 178 'select' 'p_a_V_i' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_a_V_i_cast1 = sext i16 %p_a_V_i to i23" [./headers/activations.h:58->nnet.cpp:375]   --->   Operation 179 'sext' 'p_a_V_i_cast1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_a_V_i_cast = zext i23 %p_a_V_i_cast1 to i24" [./headers/activations.h:58->nnet.cpp:375]   --->   Operation 180 'zext' 'p_a_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i16 %p_a_V_i to i8" [./headers/activations.h:58->nnet.cpp:375]   --->   Operation 181 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (2.28ns)   --->   "%r_V_4 = add i24 -2, %p_a_V_i_cast" [nnet.cpp:375]   --->   Operation 182 'add' 'r_V_4' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %r_V_4, i32 23)" [nnet.cpp:375]   --->   Operation 183 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %r_V_4, i32 8, i32 23)" [nnet.cpp:375]   --->   Operation 184 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 9.53>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str73) nounwind" [nnet.cpp:375]   --->   Operation 185 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (1.91ns)   --->   "%p_Val2_8 = add i8 -2, %tmp_42" [nnet.cpp:375]   --->   Operation 186 'add' 'p_Val2_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)" [nnet.cpp:375]   --->   Operation 187 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (2.42ns)   --->   "%p_not_i_i = icmp ne i16 %tmp_12, 0" [nnet.cpp:375]   --->   Operation 188 'icmp' 'p_not_i_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge_i_i = or i1 %newsignbit, %p_not_i_i" [nnet.cpp:375]   --->   Operation 189 'or' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_1 = xor i1 %isneg, true" [nnet.cpp:375]   --->   Operation 190 'xor' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge_i_i, %tmp_1" [nnet.cpp:375]   --->   Operation 191 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_0_not_i_i = xor i1 %newsignbit, true" [nnet.cpp:375]   --->   Operation 192 'xor' 'newsignbit_0_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (2.42ns)   --->   "%p_not38_i_i = icmp ne i16 %tmp_12, -1" [nnet.cpp:375]   --->   Operation 193 'icmp' 'p_not38_i_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge39_i_i = or i1 %p_not38_i_i, %newsignbit_0_not_i_i" [nnet.cpp:375]   --->   Operation 194 'or' 'brmerge39_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge39_i_i, %isneg" [nnet.cpp:375]   --->   Operation 195 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_23_mux)   --->   "%brmerge_i_i_i = or i1 %underflow, %overflow" [nnet.cpp:375]   --->   Operation 196 'or' 'brmerge_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%underflow_not = xor i1 %underflow, true" [nnet.cpp:375]   --->   Operation 197 'xor' 'underflow_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%brmerge = or i1 %overflow, %underflow_not" [nnet.cpp:375]   --->   Operation 198 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_23_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8" [nnet.cpp:375]   --->   Operation 199 'select' 'p_Val2_23_mux' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Val2_s_518 = select i1 %underflow, i8 -128, i8 %p_Val2_8" [nnet.cpp:375]   --->   Operation 200 'select' 'p_Val2_s_518' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %brmerge, i8 %p_Val2_23_mux, i8 %p_Val2_s_518" [nnet.cpp:375]   --->   Operation 201 'select' 'p_Val2_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %p_Val2_11)" [nnet.cpp:375]   --->   Operation 202 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet.cpp:374]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ fc_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 0000000000000]
empty_512             (specinterface    ) [ 0000000000000]
output_V              (alloca           ) [ 0011111111111]
output_V_addr         (getelementptr    ) [ 0000000000000]
StgValue_17           (store            ) [ 0000000000000]
tmp_V_954             (read             ) [ 0000000000000]
lhs_V                 (sext             ) [ 0000000000000]
r_V                   (add              ) [ 0000000000000]
read_temp_V_cast      (sext             ) [ 0011000000000]
StgValue_22           (br               ) [ 0111000000000]
i                     (phi              ) [ 0011000000000]
exitcond3             (icmp             ) [ 0011000000000]
empty_513             (speclooptripcount) [ 0000000000000]
i_4                   (add              ) [ 0111000000000]
StgValue_27           (br               ) [ 0000000000000]
tmp_18                (bitconcatenate   ) [ 0000000000000]
p_shl_cast            (zext             ) [ 0000000000000]
tmp_19                (bitconcatenate   ) [ 0000000000000]
p_shl1_cast           (zext             ) [ 0000000000000]
tmp_20                (sub              ) [ 0000000000000]
tmp_21_cast           (sext             ) [ 0000000000000]
fc_layer2_weights_V_s (getelementptr    ) [ 0001000000000]
StgValue_36           (br               ) [ 0011111110000]
tmp_s                 (zext             ) [ 0000000000000]
fc_layer2_weights_V_1 (load             ) [ 0000000000000]
p_cast                (sext             ) [ 0000000000000]
p_5                   (mul              ) [ 0000000000000]
p_5_cast              (sext             ) [ 0000000000000]
output_V_addr_4       (getelementptr    ) [ 0000000000000]
StgValue_43           (store            ) [ 0000000000000]
StgValue_44           (br               ) [ 0111000000000]
j                     (phi              ) [ 0000111110000]
exitcond4             (icmp             ) [ 0000111110000]
empty_514             (speclooptripcount) [ 0000000000000]
StgValue_48           (br               ) [ 0000000000000]
StgValue_49           (specloopname     ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000011110000]
tmp_V_955             (read             ) [ 0000000000000]
lhs_V_2               (sext             ) [ 0000000000000]
r_V_2                 (add              ) [ 0000000000000]
tmp_5_cast            (zext             ) [ 0000011110000]
p_6_cast              (sext             ) [ 0000011110000]
StgValue_56           (br               ) [ 0000111110000]
StgValue_57           (br               ) [ 0000111111111]
i1                    (phi              ) [ 0000011000000]
empty_515             (speclooptripcount) [ 0000000000000]
exitcond1             (icmp             ) [ 0000111110000]
StgValue_61           (br               ) [ 0000000000000]
tmp_2                 (zext             ) [ 0000000000000]
tmp_21                (bitconcatenate   ) [ 0000000000000]
p_shl8_cast           (zext             ) [ 0000000000000]
tmp_22                (bitconcatenate   ) [ 0000000000000]
p_shl9_cast           (zext             ) [ 0000000000000]
tmp_23                (sub              ) [ 0000000000000]
tmp_24                (add              ) [ 0000000000000]
tmp_25_cast           (sext             ) [ 0000000000000]
fc_layer2_weights_V_2 (getelementptr    ) [ 0000001000000]
output_V_addr_7       (getelementptr    ) [ 0000001100000]
i_7_s                 (or               ) [ 0000000000000]
tmp_76_1              (zext             ) [ 0000000000000]
tmp_25                (bitconcatenate   ) [ 0000000000000]
p_shl6_cast           (zext             ) [ 0000000000000]
tmp_26                (bitconcatenate   ) [ 0000000000000]
p_shl7_cast           (zext             ) [ 0000000000000]
tmp_27                (sub              ) [ 0000000000000]
tmp_28                (add              ) [ 0000000000000]
tmp_29_cast           (sext             ) [ 0000000000000]
fc_layer2_weights_V_4 (getelementptr    ) [ 0000001000000]
output_V_addr_8       (getelementptr    ) [ 0000001100000]
empty_516             (specregionend    ) [ 0000000000000]
j_2                   (add              ) [ 0010111110000]
StgValue_89           (br               ) [ 0010111110000]
fc_layer2_weights_V_3 (load             ) [ 0000000000000]
p_7_cast              (sext             ) [ 0000000000000]
p_8                   (mul              ) [ 0000000000000]
p_8_cast              (sext             ) [ 0000000000000]
output_V_load         (load             ) [ 0000000000000]
tmp_3                 (add              ) [ 0000000100000]
fc_layer2_weights_V_5 (load             ) [ 0000000000000]
p_7_1_cast            (sext             ) [ 0000000000000]
p_8_1                 (mul              ) [ 0000000000000]
p_8_1_cast            (sext             ) [ 0000000000000]
output_V_load_1       (load             ) [ 0000000000000]
tmp_77_1              (add              ) [ 0000000100000]
i_7_1                 (or               ) [ 0000000000000]
tmp_76_2              (zext             ) [ 0000000000000]
tmp_29                (bitconcatenate   ) [ 0000000000000]
p_shl4_cast           (zext             ) [ 0000000000000]
tmp_30                (bitconcatenate   ) [ 0000000000000]
p_shl5_cast           (zext             ) [ 0000000000000]
tmp_31                (sub              ) [ 0000000000000]
tmp_32                (add              ) [ 0000000000000]
tmp_33_cast           (sext             ) [ 0000000000000]
fc_layer2_weights_V_6 (getelementptr    ) [ 0000000100000]
output_V_addr_9       (getelementptr    ) [ 0000000110000]
i_7_2                 (or               ) [ 0000000000000]
tmp_76_3              (zext             ) [ 0000000000000]
tmp_33                (bitconcatenate   ) [ 0000000000000]
p_shl2_cast           (zext             ) [ 0000000000000]
tmp_34                (bitconcatenate   ) [ 0000000000000]
p_shl3_cast           (zext             ) [ 0000000000000]
tmp_35                (sub              ) [ 0000000000000]
tmp_36                (add              ) [ 0000000000000]
tmp_37_cast           (sext             ) [ 0000000000000]
fc_layer2_weights_V_8 (getelementptr    ) [ 0000000100000]
output_V_addr_10      (getelementptr    ) [ 0000000110000]
i_7_3                 (add              ) [ 0000110110000]
StgValue_129          (store            ) [ 0000000000000]
StgValue_130          (store            ) [ 0000000000000]
fc_layer2_weights_V_7 (load             ) [ 0000000000000]
p_7_2_cast            (sext             ) [ 0000000000000]
p_8_2                 (mul              ) [ 0000000000000]
p_8_2_cast            (sext             ) [ 0000000000000]
output_V_load_2       (load             ) [ 0000000000000]
tmp_77_2              (add              ) [ 0000000010000]
fc_layer2_weights_V_9 (load             ) [ 0000000000000]
p_7_3_cast            (sext             ) [ 0000000000000]
p_8_3                 (mul              ) [ 0000000000000]
p_8_3_cast            (sext             ) [ 0000000000000]
output_V_load_3       (load             ) [ 0000000000000]
tmp_77_3              (add              ) [ 0000000010000]
StgValue_143          (specloopname     ) [ 0000000000000]
StgValue_144          (store            ) [ 0000000000000]
StgValue_145          (store            ) [ 0000000000000]
StgValue_146          (br               ) [ 0000111110000]
i2                    (phi              ) [ 0000000001000]
exitcond              (icmp             ) [ 0000000001111]
empty_517             (speclooptripcount) [ 0000000000000]
i_5                   (add              ) [ 0000100001111]
StgValue_151          (br               ) [ 0000000000000]
tmp_6                 (zext             ) [ 0000000000000]
output_V_addr_5       (getelementptr    ) [ 0000000000100]
fc_layer2_bias_V_add  (getelementptr    ) [ 0000000000100]
StgValue_157          (ret              ) [ 0000000000000]
f_op_V                (load             ) [ 0000000000000]
OP1_V_cast            (sext             ) [ 0000000000000]
p_Val2_s              (mul              ) [ 0000000000010]
f_op_V_2              (load             ) [ 0000000000010]
OP1_V_2_cast_cast     (sext             ) [ 0000000000000]
p_Val2_1              (mul              ) [ 0000000000000]
tmp_13_cast           (sext             ) [ 0000000000000]
p_Val2_5              (add              ) [ 0000000000000]
tmp_38                (bitselect        ) [ 0000000000000]
tmp_11                (partselect       ) [ 0000000000000]
p_Val2_7_cast         (sext             ) [ 0000000000000]
qbit                  (bitselect        ) [ 0000000000000]
tmp_40                (trunc            ) [ 0000000000000]
r                     (icmp             ) [ 0000000000000]
not_s_i_i2            (xor              ) [ 0000000000000]
r_i_i2                (or               ) [ 0000000000000]
qb_assign_2           (and              ) [ 0000000000000]
tmp_8_cast            (zext             ) [ 0000000000000]
p_Val2_6              (add              ) [ 0000000000000]
tmp_41                (bitselect        ) [ 0000000000000]
p_a_V_i               (select           ) [ 0000000000000]
p_a_V_i_cast1         (sext             ) [ 0000000000000]
p_a_V_i_cast          (zext             ) [ 0000000000000]
tmp_42                (trunc            ) [ 0000000000001]
r_V_4                 (add              ) [ 0000000000000]
isneg                 (bitselect        ) [ 0000000000001]
tmp_12                (partselect       ) [ 0000000000001]
StgValue_185          (specloopname     ) [ 0000000000000]
p_Val2_8              (add              ) [ 0000000000000]
newsignbit            (bitselect        ) [ 0000000000000]
p_not_i_i             (icmp             ) [ 0000000000000]
brmerge_i_i           (or               ) [ 0000000000000]
tmp_1                 (xor              ) [ 0000000000000]
overflow              (and              ) [ 0000000000000]
newsignbit_0_not_i_i  (xor              ) [ 0000000000000]
p_not38_i_i           (icmp             ) [ 0000000000000]
brmerge39_i_i         (or               ) [ 0000000000000]
underflow             (and              ) [ 0000000000000]
brmerge_i_i_i         (or               ) [ 0000000000000]
underflow_not         (xor              ) [ 0000000000000]
brmerge               (or               ) [ 0000000000000]
p_Val2_23_mux         (select           ) [ 0000000000000]
p_Val2_s_518          (select           ) [ 0000000000000]
p_Val2_11             (select           ) [ 0000000000000]
StgValue_202          (write            ) [ 0000000000000]
StgValue_203          (br               ) [ 0000100001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc_layer2_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="output_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_954/1 tmp_V_955/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_202_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_202/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="output_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="24" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="24" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="225" dir="0" index="4" bw="7" slack="1"/>
<pin id="226" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="24" slack="0"/>
<pin id="228" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_17/1 StgValue_43/3 output_V_load/5 output_V_load_1/5 output_V_load_2/6 output_V_load_3/6 StgValue_129/7 StgValue_130/7 StgValue_144/8 StgValue_145/8 f_op_V/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="fc_layer2_weights_V_s_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="15" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_s/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
<pin id="217" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_V_1/2 fc_layer2_weights_V_3/5 fc_layer2_weights_V_5/5 fc_layer2_weights_V_7/6 fc_layer2_weights_V_9/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="output_V_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_4/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="fc_layer2_weights_V_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="15" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_2/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_V_addr_7_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_7/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="fc_layer2_weights_V_4_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="15" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_4/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_V_addr_8_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_8/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="fc_layer2_weights_V_6_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="15" slack="0"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_6/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output_V_addr_9_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_9/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="fc_layer2_weights_V_8_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="15" slack="0"/>
<pin id="249" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_8/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="output_V_addr_10_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_10/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="output_V_addr_5_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_5/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="fc_layer2_bias_V_add_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_bias_V_add/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_op_V_2/9 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="1"/>
<pin id="282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="i1_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="7" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="lhs_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="read_temp_V_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="read_temp_V_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_18_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_shl_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="0"/>
<pin id="363" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_19_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_shl1_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_20_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_21_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="15" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="2"/>
<pin id="400" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_5_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="0"/>
<pin id="404" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_5_cast/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="lhs_V_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="r_V_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_5_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_6_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_6_cast/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="exitcond1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_21_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_shl8_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_22_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl9_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_23_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_24_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="1"/>
<pin id="475" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_25_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_7_s_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_7_s/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_76_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_1/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_25_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl6_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="0"/>
<pin id="503" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_26_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_shl7_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_27_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_28_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="1"/>
<pin id="526" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_29_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="15" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="j_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_7_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_7_cast/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_7_1_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_7_1_cast/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_7_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="1"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_7_1/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_76_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_2/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_29_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="0"/>
<pin id="560" dir="0" index="1" bw="7" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_shl4_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_30_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl5_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_31_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_31/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_32_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="2"/>
<pin id="591" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_33_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="i_7_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="1"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_7_2/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_76_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_3/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_33_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl2_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="0"/>
<pin id="619" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_34_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_shl3_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_35_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="14" slack="0"/>
<pin id="635" dir="0" index="1" bw="10" slack="0"/>
<pin id="636" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_36_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="15" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="2"/>
<pin id="642" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_37_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="15" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_7_3_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="1"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7_3/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_7_2_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_7_2_cast/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_7_3_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_7_3_cast/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="exitcond_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="0"/>
<pin id="665" dir="0" index="1" bw="7" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="OP1_V_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="24" slack="0"/>
<pin id="683" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Val2_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="0"/>
<pin id="687" dir="0" index="1" bw="24" slack="0"/>
<pin id="688" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/10 "/>
</bind>
</comp>

<comp id="691" class="1004" name="OP1_V_2_cast_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="11" slack="1"/>
<pin id="693" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast_cast/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_38_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="43" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_11_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="15" slack="0"/>
<pin id="703" dir="0" index="1" bw="43" slack="0"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="0" index="3" bw="7" slack="0"/>
<pin id="706" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_Val2_7_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="15" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_7_cast/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="qbit_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="43" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="qbit/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_40_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="43" slack="0"/>
<pin id="723" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="r_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="27" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="not_s_i_i2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s_i_i2/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="r_i_i2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i2/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="qb_assign_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_8_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_Val2_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="15" slack="0"/>
<pin id="755" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_41_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="16" slack="0"/>
<pin id="761" dir="0" index="2" bw="5" slack="0"/>
<pin id="762" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/11 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_a_V_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="16" slack="0"/>
<pin id="770" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_a_V_i/11 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_a_V_i_cast1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_a_V_i_cast1/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_a_V_i_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="0"/>
<pin id="780" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_a_V_i_cast/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_42_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="r_V_4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="23" slack="0"/>
<pin id="789" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/11 "/>
</bind>
</comp>

<comp id="792" class="1004" name="isneg_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="24" slack="0"/>
<pin id="795" dir="0" index="2" bw="6" slack="0"/>
<pin id="796" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_12_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="0" index="1" bw="24" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="0" index="3" bw="6" slack="0"/>
<pin id="805" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_Val2_8_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="1"/>
<pin id="813" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="newsignbit_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="0" index="2" bw="4" slack="0"/>
<pin id="819" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_not_i_i_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="1"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="828" class="1004" name="brmerge_i_i_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="overflow_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="newsignbit_0_not_i_i_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i_i/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_not38_i_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="1"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i_i/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="brmerge39_i_i_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i_i/12 "/>
</bind>
</comp>

<comp id="862" class="1004" name="underflow_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="1"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="867" class="1004" name="brmerge_i_i_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="underflow_not_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="brmerge_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Val2_23_mux_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="0" index="2" bw="8" slack="0"/>
<pin id="889" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23_mux/12 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_Val2_s_518_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="0" index="2" bw="8" slack="0"/>
<pin id="897" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_518/12 "/>
</bind>
</comp>

<comp id="901" class="1004" name="p_Val2_11_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="0" index="2" bw="8" slack="0"/>
<pin id="905" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/12 "/>
</bind>
</comp>

<comp id="910" class="1007" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="9" slack="2"/>
<pin id="913" dir="0" index="2" bw="24" slack="0"/>
<pin id="914" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_8/6 p_8_cast/6 tmp_3/6 "/>
</bind>
</comp>

<comp id="917" class="1007" name="grp_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="9" slack="2"/>
<pin id="920" dir="0" index="2" bw="24" slack="0"/>
<pin id="921" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_8_1/6 p_8_1_cast/6 tmp_77_1/6 "/>
</bind>
</comp>

<comp id="924" class="1007" name="grp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="9" slack="3"/>
<pin id="927" dir="0" index="2" bw="24" slack="0"/>
<pin id="928" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_8_2/7 p_8_2_cast/7 tmp_77_2/7 "/>
</bind>
</comp>

<comp id="931" class="1007" name="grp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="9" slack="3"/>
<pin id="934" dir="0" index="2" bw="24" slack="0"/>
<pin id="935" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_8_3/7 p_8_3_cast/7 tmp_77_3/7 "/>
</bind>
</comp>

<comp id="938" class="1007" name="grp_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="31" slack="0"/>
<pin id="940" dir="0" index="1" bw="11" slack="0"/>
<pin id="941" dir="0" index="2" bw="43" slack="2147483647"/>
<pin id="942" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_1/11 tmp_13_cast/11 p_Val2_5/11 "/>
</bind>
</comp>

<comp id="949" class="1005" name="read_temp_V_cast_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="17" slack="2"/>
<pin id="951" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="read_temp_V_cast "/>
</bind>
</comp>

<comp id="957" class="1005" name="i_4_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="7" slack="0"/>
<pin id="959" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="962" class="1005" name="fc_layer2_weights_V_s_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="14" slack="1"/>
<pin id="964" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_s "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_5_cast_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="15" slack="1"/>
<pin id="972" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="978" class="1005" name="p_6_cast_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="17" slack="2"/>
<pin id="980" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="p_6_cast "/>
</bind>
</comp>

<comp id="989" class="1005" name="fc_layer2_weights_V_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="14" slack="1"/>
<pin id="991" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="output_V_addr_7_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="1"/>
<pin id="996" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_7 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="fc_layer2_weights_V_4_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="1"/>
<pin id="1002" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_4 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="output_V_addr_8_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="1"/>
<pin id="1007" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_8 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="j_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="24" slack="1"/>
<pin id="1018" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_77_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="1"/>
<pin id="1023" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="fc_layer2_weights_V_6_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="14" slack="1"/>
<pin id="1028" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_6 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="output_V_addr_9_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="1"/>
<pin id="1033" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_9 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="fc_layer2_weights_V_8_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="14" slack="1"/>
<pin id="1038" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_8 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="output_V_addr_10_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="1"/>
<pin id="1043" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_10 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="i_7_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="7" slack="1"/>
<pin id="1048" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_7_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="tmp_77_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="24" slack="1"/>
<pin id="1053" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77_2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_77_3_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="24" slack="1"/>
<pin id="1058" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="i_5_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="7" slack="0"/>
<pin id="1066" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="output_V_addr_5_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="7" slack="1"/>
<pin id="1071" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_5 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="fc_layer2_bias_V_add_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="1"/>
<pin id="1076" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_bias_V_add "/>
</bind>
</comp>

<comp id="1079" class="1005" name="p_Val2_s_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="43" slack="1"/>
<pin id="1081" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1084" class="1005" name="f_op_V_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="1"/>
<pin id="1086" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_op_V_2 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="tmp_42_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="isneg_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_12_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="1"/>
<pin id="1102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="138" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="144" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="284" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="284" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="284" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="284" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="361" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="391"><net_src comp="280" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="396"><net_src comp="179" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="411"><net_src comp="296" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="144" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="296" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="308" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="308" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="308" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="308" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="450" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="486"><net_src comp="308" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="482" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="482" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="501" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="537"><net_src comp="292" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="179" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="179" pin="7"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="304" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="563"><net_src comp="62" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="547" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="64" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="547" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="566" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="602"><net_src comp="304" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="84" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="614"><net_src comp="62" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="598" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="598" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="66" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="617" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="653"><net_src comp="304" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="86" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="179" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="179" pin="7"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="320" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="320" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="60" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="320" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="684"><net_src comp="165" pin="7"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="699"><net_src comp="94" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="96" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="98" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="713"><net_src comp="701" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="94" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="102" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="104" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="694" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="106" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="724" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="714" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="710" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="108" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="110" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="771"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="112" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="752" pin="2"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="766" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="114" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="778" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="116" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="118" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="806"><net_src comp="120" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="786" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="122" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="118" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="814"><net_src comp="126" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="128" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="130" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="827"><net_src comp="112" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="815" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="106" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="828" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="815" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="106" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="845" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="839" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="862" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="106" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="839" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="867" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="134" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="892"><net_src comp="810" pin="2"/><net_sink comp="885" pin=2"/></net>

<net id="898"><net_src comp="862" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="136" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="810" pin="2"/><net_sink comp="893" pin=2"/></net>

<net id="906"><net_src comp="879" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="885" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="893" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="909"><net_src comp="901" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="915"><net_src comp="539" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="165" pin="3"/><net_sink comp="910" pin=2"/></net>

<net id="922"><net_src comp="543" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="165" pin="7"/><net_sink comp="917" pin=2"/></net>

<net id="929"><net_src comp="655" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="165" pin="7"/><net_sink comp="924" pin=2"/></net>

<net id="936"><net_src comp="659" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="165" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="943"><net_src comp="92" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="691" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="938" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="946"><net_src comp="938" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="947"><net_src comp="938" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="948"><net_src comp="938" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="952"><net_src comp="337" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="960"><net_src comp="347" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="965"><net_src comp="172" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="973"><net_src comp="423" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="977"><net_src comp="970" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="981"><net_src comp="427" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="992"><net_src comp="192" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="997"><net_src comp="200" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1003"><net_src comp="207" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1008"><net_src comp="219" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1014"><net_src comp="533" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1019"><net_src comp="910" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="1024"><net_src comp="917" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="1029"><net_src comp="230" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="1034"><net_src comp="238" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1039"><net_src comp="245" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1044"><net_src comp="253" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1049"><net_src comp="649" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1054"><net_src comp="924" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="1059"><net_src comp="931" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="1067"><net_src comp="669" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1072"><net_src comp="260" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1077"><net_src comp="267" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1082"><net_src comp="685" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1087"><net_src comp="274" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1092"><net_src comp="782" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1097"><net_src comp="792" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1103"><net_src comp="800" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="851" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {12 }
 - Input state : 
	Port: fc_layer2 : in_V_V | {1 4 }
	Port: fc_layer2 : fc_layer2_weights_V | {2 3 5 6 7 }
	Port: fc_layer2 : fc_layer2_bias_V | {9 10 }
  - Chain level:
	State 1
		output_V_addr : 1
		StgValue_17 : 2
		r_V : 1
		read_temp_V_cast : 2
	State 2
		exitcond3 : 1
		i_4 : 1
		StgValue_27 : 2
		tmp_18 : 1
		p_shl_cast : 2
		tmp_19 : 1
		p_shl1_cast : 2
		tmp_20 : 3
		tmp_21_cast : 4
		fc_layer2_weights_V_s : 5
		fc_layer2_weights_V_1 : 6
	State 3
		p_cast : 1
		p_5 : 2
		p_5_cast : 3
		output_V_addr_4 : 1
		StgValue_43 : 4
	State 4
		exitcond4 : 1
		StgValue_48 : 2
		r_V_2 : 1
		tmp_5_cast : 1
		p_6_cast : 2
	State 5
		exitcond1 : 1
		StgValue_61 : 2
		tmp_2 : 1
		tmp_21 : 1
		p_shl8_cast : 2
		tmp_22 : 1
		p_shl9_cast : 2
		tmp_23 : 3
		tmp_24 : 4
		tmp_25_cast : 5
		fc_layer2_weights_V_2 : 6
		fc_layer2_weights_V_3 : 7
		output_V_addr_7 : 2
		output_V_load : 3
		i_7_s : 1
		tmp_76_1 : 1
		tmp_25 : 1
		p_shl6_cast : 2
		tmp_26 : 1
		p_shl7_cast : 2
		tmp_27 : 3
		tmp_28 : 4
		tmp_29_cast : 5
		fc_layer2_weights_V_4 : 6
		fc_layer2_weights_V_5 : 7
		output_V_addr_8 : 2
		output_V_load_1 : 3
	State 6
		p_7_cast : 1
		p_8 : 2
		p_8_cast : 3
		tmp_3 : 4
		p_7_1_cast : 1
		p_8_1 : 2
		p_8_1_cast : 3
		tmp_77_1 : 4
		p_shl4_cast : 1
		p_shl5_cast : 1
		tmp_31 : 2
		tmp_32 : 3
		tmp_33_cast : 4
		fc_layer2_weights_V_6 : 5
		fc_layer2_weights_V_7 : 6
		output_V_addr_9 : 1
		output_V_load_2 : 2
		p_shl2_cast : 1
		p_shl3_cast : 1
		tmp_35 : 2
		tmp_36 : 3
		tmp_37_cast : 4
		fc_layer2_weights_V_8 : 5
		fc_layer2_weights_V_9 : 6
		output_V_addr_10 : 1
		output_V_load_3 : 2
	State 7
		p_7_2_cast : 1
		p_8_2 : 2
		p_8_2_cast : 3
		tmp_77_2 : 4
		p_7_3_cast : 1
		p_8_3 : 2
		p_8_3_cast : 3
		tmp_77_3 : 4
	State 8
	State 9
		exitcond : 1
		i_5 : 1
		StgValue_151 : 2
		tmp_6 : 1
		output_V_addr_5 : 2
		f_op_V : 3
		fc_layer2_bias_V_add : 2
		f_op_V_2 : 3
	State 10
		OP1_V_cast : 1
		p_Val2_s : 2
	State 11
		p_Val2_1 : 1
		tmp_13_cast : 2
		p_Val2_5 : 3
		tmp_38 : 4
		tmp_11 : 4
		p_Val2_7_cast : 5
		qbit : 4
		tmp_40 : 4
		r : 5
		not_s_i_i2 : 5
		r_i_i2 : 6
		qb_assign_2 : 6
		tmp_8_cast : 6
		p_Val2_6 : 7
		tmp_41 : 8
		p_a_V_i : 9
		p_a_V_i_cast1 : 10
		p_a_V_i_cast : 11
		tmp_42 : 10
		r_V_4 : 12
		isneg : 13
		tmp_12 : 13
	State 12
		newsignbit : 1
		brmerge_i_i : 2
		overflow : 2
		newsignbit_0_not_i_i : 2
		brmerge39_i_i : 2
		underflow : 2
		brmerge_i_i_i : 2
		underflow_not : 2
		brmerge : 2
		p_Val2_23_mux : 2
		p_Val2_s_518 : 2
		p_Val2_11 : 2
		StgValue_202 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          r_V_fu_331         |    0    |    0    |    15   |
|          |          i_4_fu_347         |    0    |    0    |    15   |
|          |         r_V_2_fu_417        |    0    |    0    |    15   |
|          |        tmp_24_fu_472        |    0    |    0    |    15   |
|          |        tmp_28_fu_523        |    0    |    0    |    15   |
|          |          j_2_fu_533         |    0    |    0    |    15   |
|    add   |        tmp_32_fu_588        |    0    |    0    |    15   |
|          |        tmp_36_fu_639        |    0    |    0    |    15   |
|          |         i_7_3_fu_649        |    0    |    0    |    15   |
|          |          i_5_fu_669         |    0    |    0    |    15   |
|          |       p_Val2_6_fu_752       |    0    |    0    |    21   |
|          |         r_V_4_fu_786        |    0    |    0    |    30   |
|          |       p_Val2_8_fu_810       |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          p_5_fu_397         |    0    |    0    |    51   |
|          |       p_Val2_s_fu_685       |    1    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond3_fu_341      |    0    |    0    |    11   |
|          |       exitcond4_fu_407      |    0    |    0    |    11   |
|          |       exitcond1_fu_431      |    0    |    0    |    11   |
|   icmp   |       exitcond_fu_663       |    0    |    0    |    11   |
|          |           r_fu_724          |    0    |    0    |    18   |
|          |       p_not_i_i_fu_823      |    0    |    0    |    13   |
|          |      p_not38_i_i_fu_851     |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_20_fu_377        |    0    |    0    |    19   |
|          |        tmp_23_fu_466        |    0    |    0    |    15   |
|    sub   |        tmp_27_fu_517        |    0    |    0    |    15   |
|          |        tmp_31_fu_582        |    0    |    0    |    15   |
|          |        tmp_35_fu_633        |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |        p_a_V_i_fu_766       |    0    |    0    |    16   |
|  select  |     p_Val2_23_mux_fu_885    |    0    |    0    |    8    |
|          |     p_Val2_s_518_fu_893     |    0    |    0    |    8    |
|          |       p_Val2_11_fu_901      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         i_7_s_fu_482        |    0    |    0    |    0    |
|          |         i_7_1_fu_547        |    0    |    0    |    0    |
|          |         i_7_2_fu_598        |    0    |    0    |    0    |
|    or    |        r_i_i2_fu_736        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_828     |    0    |    0    |    2    |
|          |     brmerge39_i_i_fu_856    |    0    |    0    |    2    |
|          |     brmerge_i_i_i_fu_867    |    0    |    0    |    2    |
|          |        brmerge_fu_879       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      not_s_i_i2_fu_730      |    0    |    0    |    2    |
|    xor   |         tmp_1_fu_834        |    0    |    0    |    2    |
|          | newsignbit_0_not_i_i_fu_845 |    0    |    0    |    2    |
|          |     underflow_not_fu_873    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      qb_assign_2_fu_742     |    0    |    0    |    2    |
|    and   |       overflow_fu_839       |    0    |    0    |    2    |
|          |       underflow_fu_862      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_910         |    1    |    0    |    0    |
|          |          grp_fu_917         |    1    |    0    |    0    |
|  muladd  |          grp_fu_924         |    1    |    0    |    0    |
|          |          grp_fu_931         |    1    |    0    |    0    |
|          |          grp_fu_938         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |       grp_read_fu_144       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_202_write_fu_150  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         lhs_V_fu_327        |    0    |    0    |    0    |
|          |   read_temp_V_cast_fu_337   |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_383     |    0    |    0    |    0    |
|          |        p_cast_fu_393        |    0    |    0    |    0    |
|          |       p_5_cast_fu_402       |    0    |    0    |    0    |
|          |        lhs_V_2_fu_413       |    0    |    0    |    0    |
|          |       p_6_cast_fu_427       |    0    |    0    |    0    |
|          |      tmp_25_cast_fu_477     |    0    |    0    |    0    |
|          |      tmp_29_cast_fu_528     |    0    |    0    |    0    |
|   sext   |       p_7_cast_fu_539       |    0    |    0    |    0    |
|          |      p_7_1_cast_fu_543      |    0    |    0    |    0    |
|          |      tmp_33_cast_fu_593     |    0    |    0    |    0    |
|          |      tmp_37_cast_fu_644     |    0    |    0    |    0    |
|          |      p_7_2_cast_fu_655      |    0    |    0    |    0    |
|          |      p_7_3_cast_fu_659      |    0    |    0    |    0    |
|          |      OP1_V_cast_fu_681      |    0    |    0    |    0    |
|          |   OP1_V_2_cast_cast_fu_691  |    0    |    0    |    0    |
|          |     p_Val2_7_cast_fu_710    |    0    |    0    |    0    |
|          |     p_a_V_i_cast1_fu_774    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_18_fu_353        |    0    |    0    |    0    |
|          |        tmp_19_fu_365        |    0    |    0    |    0    |
|          |        tmp_21_fu_442        |    0    |    0    |    0    |
|          |        tmp_22_fu_454        |    0    |    0    |    0    |
|bitconcatenate|        tmp_25_fu_493        |    0    |    0    |    0    |
|          |        tmp_26_fu_505        |    0    |    0    |    0    |
|          |        tmp_29_fu_558        |    0    |    0    |    0    |
|          |        tmp_30_fu_570        |    0    |    0    |    0    |
|          |        tmp_33_fu_609        |    0    |    0    |    0    |
|          |        tmp_34_fu_621        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl_cast_fu_361      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_373     |    0    |    0    |    0    |
|          |         tmp_s_fu_388        |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_423      |    0    |    0    |    0    |
|          |         tmp_2_fu_437        |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_450     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_462     |    0    |    0    |    0    |
|          |       tmp_76_1_fu_488       |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_501     |    0    |    0    |    0    |
|   zext   |      p_shl7_cast_fu_513     |    0    |    0    |    0    |
|          |       tmp_76_2_fu_553       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_566     |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_578     |    0    |    0    |    0    |
|          |       tmp_76_3_fu_604       |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_617     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_629     |    0    |    0    |    0    |
|          |         tmp_6_fu_675        |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_748      |    0    |    0    |    0    |
|          |     p_a_V_i_cast_fu_778     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_38_fu_694        |    0    |    0    |    0    |
|          |         qbit_fu_714         |    0    |    0    |    0    |
| bitselect|        tmp_41_fu_758        |    0    |    0    |    0    |
|          |         isneg_fu_792        |    0    |    0    |    0    |
|          |      newsignbit_fu_815      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_11_fu_701        |    0    |    0    |    0    |
|          |        tmp_12_fu_800        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_40_fu_721        |    0    |    0    |    0    |
|          |        tmp_42_fu_782        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   538   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|output_V|    2   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       f_op_V_2_reg_1084      |   11   |
| fc_layer2_bias_V_add_reg_1074|    7   |
| fc_layer2_weights_V_2_reg_989|   14   |
|fc_layer2_weights_V_4_reg_1000|   14   |
|fc_layer2_weights_V_6_reg_1026|   14   |
|fc_layer2_weights_V_8_reg_1036|   14   |
| fc_layer2_weights_V_s_reg_962|   14   |
|          i1_reg_304          |    7   |
|          i2_reg_316          |    7   |
|          i_4_reg_957         |    7   |
|         i_5_reg_1064         |    7   |
|        i_7_3_reg_1046        |    7   |
|           i_reg_280          |    7   |
|        isneg_reg_1094        |    1   |
|         j_2_reg_1011         |    7   |
|           j_reg_292          |    7   |
|   output_V_addr_10_reg_1041  |    7   |
|   output_V_addr_5_reg_1069   |    7   |
|    output_V_addr_7_reg_994   |    7   |
|   output_V_addr_8_reg_1005   |    7   |
|   output_V_addr_9_reg_1031   |    7   |
|       p_6_cast_reg_978       |   17   |
|       p_Val2_s_reg_1079      |   43   |
|   read_temp_V_cast_reg_949   |   17   |
|        tmp_12_reg_1100       |   16   |
|        tmp_3_reg_1016        |   24   |
|        tmp_42_reg_1089       |    8   |
|      tmp_5_cast_reg_970      |   15   |
|       tmp_77_1_reg_1021      |   24   |
|       tmp_77_2_reg_1051      |   24   |
|       tmp_77_3_reg_1056      |   24   |
+------------------------------+--------+
|             Total            |   392  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   7  |   7  |   49   ||    38   |
| grp_access_fu_165 |  p1  |   4  |  24  |   96   ||    21   |
| grp_access_fu_165 |  p2  |   7  |   0  |    0   ||    38   |
| grp_access_fu_165 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_179 |  p0  |   6  |  14  |   84   ||    33   |
| grp_access_fu_179 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_274 |  p0  |   2  |   7  |   14   ||    9    |
|     i_reg_280     |  p0  |   2  |   7  |   14   ||    9    |
|     j_reg_292     |  p0  |   2  |   7  |   14   ||    9    |
|     i1_reg_304    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_938    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   321  || 20.2404 ||   205   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |   538  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   205  |
|  Register |    -   |    -   |    -   |   392  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   20   |   392  |   743  |
+-----------+--------+--------+--------+--------+--------+
