{"vcs1":{"timestamp_begin":1740647944.868553407, "rt":3.35, "ut":3.13, "st":0.17}}
{"vcselab":{"timestamp_begin":1740647948.291034788, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740647948.614526926, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740647944.578756879}
{"VCS_COMP_START_TIME": 1740647944.578756879}
{"VCS_COMP_END_TIME": 1740647948.912048920}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287756}}
{"vcselab": {"peak_mem": 150356}}
