// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_c1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_in_0_AWVALID,
        m_axi_gmem_in_0_AWREADY,
        m_axi_gmem_in_0_AWADDR,
        m_axi_gmem_in_0_AWID,
        m_axi_gmem_in_0_AWLEN,
        m_axi_gmem_in_0_AWSIZE,
        m_axi_gmem_in_0_AWBURST,
        m_axi_gmem_in_0_AWLOCK,
        m_axi_gmem_in_0_AWCACHE,
        m_axi_gmem_in_0_AWPROT,
        m_axi_gmem_in_0_AWQOS,
        m_axi_gmem_in_0_AWREGION,
        m_axi_gmem_in_0_AWUSER,
        m_axi_gmem_in_0_WVALID,
        m_axi_gmem_in_0_WREADY,
        m_axi_gmem_in_0_WDATA,
        m_axi_gmem_in_0_WSTRB,
        m_axi_gmem_in_0_WLAST,
        m_axi_gmem_in_0_WID,
        m_axi_gmem_in_0_WUSER,
        m_axi_gmem_in_0_ARVALID,
        m_axi_gmem_in_0_ARREADY,
        m_axi_gmem_in_0_ARADDR,
        m_axi_gmem_in_0_ARID,
        m_axi_gmem_in_0_ARLEN,
        m_axi_gmem_in_0_ARSIZE,
        m_axi_gmem_in_0_ARBURST,
        m_axi_gmem_in_0_ARLOCK,
        m_axi_gmem_in_0_ARCACHE,
        m_axi_gmem_in_0_ARPROT,
        m_axi_gmem_in_0_ARQOS,
        m_axi_gmem_in_0_ARREGION,
        m_axi_gmem_in_0_ARUSER,
        m_axi_gmem_in_0_RVALID,
        m_axi_gmem_in_0_RREADY,
        m_axi_gmem_in_0_RDATA,
        m_axi_gmem_in_0_RLAST,
        m_axi_gmem_in_0_RID,
        m_axi_gmem_in_0_RFIFONUM,
        m_axi_gmem_in_0_RUSER,
        m_axi_gmem_in_0_RRESP,
        m_axi_gmem_in_0_BVALID,
        m_axi_gmem_in_0_BREADY,
        m_axi_gmem_in_0_BRESP,
        m_axi_gmem_in_0_BID,
        m_axi_gmem_in_0_BUSER,
        input_r,
        m_axi_gmem_out_0_AWVALID,
        m_axi_gmem_out_0_AWREADY,
        m_axi_gmem_out_0_AWADDR,
        m_axi_gmem_out_0_AWID,
        m_axi_gmem_out_0_AWLEN,
        m_axi_gmem_out_0_AWSIZE,
        m_axi_gmem_out_0_AWBURST,
        m_axi_gmem_out_0_AWLOCK,
        m_axi_gmem_out_0_AWCACHE,
        m_axi_gmem_out_0_AWPROT,
        m_axi_gmem_out_0_AWQOS,
        m_axi_gmem_out_0_AWREGION,
        m_axi_gmem_out_0_AWUSER,
        m_axi_gmem_out_0_WVALID,
        m_axi_gmem_out_0_WREADY,
        m_axi_gmem_out_0_WDATA,
        m_axi_gmem_out_0_WSTRB,
        m_axi_gmem_out_0_WLAST,
        m_axi_gmem_out_0_WID,
        m_axi_gmem_out_0_WUSER,
        m_axi_gmem_out_0_ARVALID,
        m_axi_gmem_out_0_ARREADY,
        m_axi_gmem_out_0_ARADDR,
        m_axi_gmem_out_0_ARID,
        m_axi_gmem_out_0_ARLEN,
        m_axi_gmem_out_0_ARSIZE,
        m_axi_gmem_out_0_ARBURST,
        m_axi_gmem_out_0_ARLOCK,
        m_axi_gmem_out_0_ARCACHE,
        m_axi_gmem_out_0_ARPROT,
        m_axi_gmem_out_0_ARQOS,
        m_axi_gmem_out_0_ARREGION,
        m_axi_gmem_out_0_ARUSER,
        m_axi_gmem_out_0_RVALID,
        m_axi_gmem_out_0_RREADY,
        m_axi_gmem_out_0_RDATA,
        m_axi_gmem_out_0_RLAST,
        m_axi_gmem_out_0_RID,
        m_axi_gmem_out_0_RFIFONUM,
        m_axi_gmem_out_0_RUSER,
        m_axi_gmem_out_0_RRESP,
        m_axi_gmem_out_0_BVALID,
        m_axi_gmem_out_0_BREADY,
        m_axi_gmem_out_0_BRESP,
        m_axi_gmem_out_0_BID,
        m_axi_gmem_out_0_BUSER,
        output_r,
        grp_fu_626_p_din0,
        grp_fu_626_p_din1,
        grp_fu_626_p_opcode,
        grp_fu_626_p_dout0,
        grp_fu_626_p_ce,
        grp_fu_630_p_din0,
        grp_fu_630_p_din1,
        grp_fu_630_p_dout0,
        grp_fu_630_p_ce,
        grp_fu_634_p_din0,
        grp_fu_634_p_din1,
        grp_fu_634_p_opcode,
        grp_fu_634_p_dout0,
        grp_fu_634_p_ce
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_in_0_AWVALID;
input   m_axi_gmem_in_0_AWREADY;
output  [63:0] m_axi_gmem_in_0_AWADDR;
output  [0:0] m_axi_gmem_in_0_AWID;
output  [31:0] m_axi_gmem_in_0_AWLEN;
output  [2:0] m_axi_gmem_in_0_AWSIZE;
output  [1:0] m_axi_gmem_in_0_AWBURST;
output  [1:0] m_axi_gmem_in_0_AWLOCK;
output  [3:0] m_axi_gmem_in_0_AWCACHE;
output  [2:0] m_axi_gmem_in_0_AWPROT;
output  [3:0] m_axi_gmem_in_0_AWQOS;
output  [3:0] m_axi_gmem_in_0_AWREGION;
output  [0:0] m_axi_gmem_in_0_AWUSER;
output   m_axi_gmem_in_0_WVALID;
input   m_axi_gmem_in_0_WREADY;
output  [31:0] m_axi_gmem_in_0_WDATA;
output  [3:0] m_axi_gmem_in_0_WSTRB;
output   m_axi_gmem_in_0_WLAST;
output  [0:0] m_axi_gmem_in_0_WID;
output  [0:0] m_axi_gmem_in_0_WUSER;
output   m_axi_gmem_in_0_ARVALID;
input   m_axi_gmem_in_0_ARREADY;
output  [63:0] m_axi_gmem_in_0_ARADDR;
output  [0:0] m_axi_gmem_in_0_ARID;
output  [31:0] m_axi_gmem_in_0_ARLEN;
output  [2:0] m_axi_gmem_in_0_ARSIZE;
output  [1:0] m_axi_gmem_in_0_ARBURST;
output  [1:0] m_axi_gmem_in_0_ARLOCK;
output  [3:0] m_axi_gmem_in_0_ARCACHE;
output  [2:0] m_axi_gmem_in_0_ARPROT;
output  [3:0] m_axi_gmem_in_0_ARQOS;
output  [3:0] m_axi_gmem_in_0_ARREGION;
output  [0:0] m_axi_gmem_in_0_ARUSER;
input   m_axi_gmem_in_0_RVALID;
output   m_axi_gmem_in_0_RREADY;
input  [31:0] m_axi_gmem_in_0_RDATA;
input   m_axi_gmem_in_0_RLAST;
input  [0:0] m_axi_gmem_in_0_RID;
input  [8:0] m_axi_gmem_in_0_RFIFONUM;
input  [0:0] m_axi_gmem_in_0_RUSER;
input  [1:0] m_axi_gmem_in_0_RRESP;
input   m_axi_gmem_in_0_BVALID;
output   m_axi_gmem_in_0_BREADY;
input  [1:0] m_axi_gmem_in_0_BRESP;
input  [0:0] m_axi_gmem_in_0_BID;
input  [0:0] m_axi_gmem_in_0_BUSER;
input  [63:0] input_r;
output   m_axi_gmem_out_0_AWVALID;
input   m_axi_gmem_out_0_AWREADY;
output  [63:0] m_axi_gmem_out_0_AWADDR;
output  [0:0] m_axi_gmem_out_0_AWID;
output  [31:0] m_axi_gmem_out_0_AWLEN;
output  [2:0] m_axi_gmem_out_0_AWSIZE;
output  [1:0] m_axi_gmem_out_0_AWBURST;
output  [1:0] m_axi_gmem_out_0_AWLOCK;
output  [3:0] m_axi_gmem_out_0_AWCACHE;
output  [2:0] m_axi_gmem_out_0_AWPROT;
output  [3:0] m_axi_gmem_out_0_AWQOS;
output  [3:0] m_axi_gmem_out_0_AWREGION;
output  [0:0] m_axi_gmem_out_0_AWUSER;
output   m_axi_gmem_out_0_WVALID;
input   m_axi_gmem_out_0_WREADY;
output  [31:0] m_axi_gmem_out_0_WDATA;
output  [3:0] m_axi_gmem_out_0_WSTRB;
output   m_axi_gmem_out_0_WLAST;
output  [0:0] m_axi_gmem_out_0_WID;
output  [0:0] m_axi_gmem_out_0_WUSER;
output   m_axi_gmem_out_0_ARVALID;
input   m_axi_gmem_out_0_ARREADY;
output  [63:0] m_axi_gmem_out_0_ARADDR;
output  [0:0] m_axi_gmem_out_0_ARID;
output  [31:0] m_axi_gmem_out_0_ARLEN;
output  [2:0] m_axi_gmem_out_0_ARSIZE;
output  [1:0] m_axi_gmem_out_0_ARBURST;
output  [1:0] m_axi_gmem_out_0_ARLOCK;
output  [3:0] m_axi_gmem_out_0_ARCACHE;
output  [2:0] m_axi_gmem_out_0_ARPROT;
output  [3:0] m_axi_gmem_out_0_ARQOS;
output  [3:0] m_axi_gmem_out_0_ARREGION;
output  [0:0] m_axi_gmem_out_0_ARUSER;
input   m_axi_gmem_out_0_RVALID;
output   m_axi_gmem_out_0_RREADY;
input  [31:0] m_axi_gmem_out_0_RDATA;
input   m_axi_gmem_out_0_RLAST;
input  [0:0] m_axi_gmem_out_0_RID;
input  [8:0] m_axi_gmem_out_0_RFIFONUM;
input  [0:0] m_axi_gmem_out_0_RUSER;
input  [1:0] m_axi_gmem_out_0_RRESP;
input   m_axi_gmem_out_0_BVALID;
output   m_axi_gmem_out_0_BREADY;
input  [1:0] m_axi_gmem_out_0_BRESP;
input  [0:0] m_axi_gmem_out_0_BID;
input  [0:0] m_axi_gmem_out_0_BUSER;
input  [63:0] output_r;
output  [31:0] grp_fu_626_p_din0;
output  [31:0] grp_fu_626_p_din1;
output  [1:0] grp_fu_626_p_opcode;
input  [31:0] grp_fu_626_p_dout0;
output   grp_fu_626_p_ce;
output  [31:0] grp_fu_630_p_din0;
output  [31:0] grp_fu_630_p_din1;
input  [31:0] grp_fu_630_p_dout0;
output   grp_fu_630_p_ce;
output  [31:0] grp_fu_634_p_din0;
output  [31:0] grp_fu_634_p_din1;
output  [4:0] grp_fu_634_p_opcode;
input  [0:0] grp_fu_634_p_dout0;
output   grp_fu_634_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_in_0_ARVALID;
reg[63:0] m_axi_gmem_in_0_ARADDR;
reg[0:0] m_axi_gmem_in_0_ARID;
reg[31:0] m_axi_gmem_in_0_ARLEN;
reg[2:0] m_axi_gmem_in_0_ARSIZE;
reg[1:0] m_axi_gmem_in_0_ARBURST;
reg[1:0] m_axi_gmem_in_0_ARLOCK;
reg[3:0] m_axi_gmem_in_0_ARCACHE;
reg[2:0] m_axi_gmem_in_0_ARPROT;
reg[3:0] m_axi_gmem_in_0_ARQOS;
reg[3:0] m_axi_gmem_in_0_ARREGION;
reg[0:0] m_axi_gmem_in_0_ARUSER;
reg m_axi_gmem_in_0_RREADY;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_in_blk_n_AR;
wire    ap_CS_fsm_state3;
wire  signed [61:0] trunc_ln_fu_328_p4;
reg   [61:0] trunc_ln_reg_349;
wire    ap_CS_fsm_state13;
reg   [5:0] padded_address0;
reg    padded_ce0;
reg    padded_we0;
reg   [31:0] padded_d0;
wire   [31:0] padded_q0;
reg   [5:0] padded_1_address0;
reg    padded_1_ce0;
reg    padded_1_we0;
reg   [31:0] padded_1_d0;
wire   [31:0] padded_1_q0;
reg   [5:0] padded_2_address0;
reg    padded_2_ce0;
reg    padded_2_we0;
reg   [31:0] padded_2_d0;
wire   [31:0] padded_2_q0;
reg   [5:0] padded_3_address0;
reg    padded_3_ce0;
reg    padded_3_we0;
reg   [31:0] padded_3_d0;
wire   [31:0] padded_3_q0;
reg   [5:0] padded_4_address0;
reg    padded_4_ce0;
reg    padded_4_we0;
reg   [31:0] padded_4_d0;
wire   [31:0] padded_4_q0;
reg   [5:0] padded_5_address0;
reg    padded_5_ce0;
reg    padded_5_we0;
reg   [31:0] padded_5_d0;
wire   [31:0] padded_5_q0;
reg   [5:0] padded_6_address0;
reg    padded_6_ce0;
reg    padded_6_we0;
reg   [31:0] padded_6_d0;
wire   [31:0] padded_6_q0;
reg   [5:0] padded_7_address0;
reg    padded_7_ce0;
reg    padded_7_we0;
reg   [31:0] padded_7_d0;
wire   [31:0] padded_7_q0;
reg   [5:0] padded_8_address0;
reg    padded_8_ce0;
reg    padded_8_we0;
reg   [31:0] padded_8_d0;
wire   [31:0] padded_8_q0;
reg   [5:0] padded_9_address0;
reg    padded_9_ce0;
reg    padded_9_we0;
reg   [31:0] padded_9_d0;
wire   [31:0] padded_9_q0;
reg   [5:0] padded_10_address0;
reg    padded_10_ce0;
reg    padded_10_we0;
reg   [31:0] padded_10_d0;
wire   [31:0] padded_10_q0;
reg   [5:0] padded_11_address0;
reg    padded_11_ce0;
reg    padded_11_we0;
reg   [31:0] padded_11_d0;
wire   [31:0] padded_11_q0;
reg   [5:0] padded_12_address0;
reg    padded_12_ce0;
reg    padded_12_we0;
reg   [31:0] padded_12_d0;
wire   [31:0] padded_12_q0;
reg   [5:0] padded_13_address0;
reg    padded_13_ce0;
reg    padded_13_we0;
reg   [31:0] padded_13_d0;
wire   [31:0] padded_13_q0;
reg   [5:0] padded_14_address0;
reg    padded_14_ce0;
reg    padded_14_we0;
reg   [31:0] padded_14_d0;
wire   [31:0] padded_14_q0;
reg   [5:0] padded_15_address0;
reg    padded_15_ce0;
reg    padded_15_we0;
reg   [31:0] padded_15_d0;
wire   [31:0] padded_15_q0;
wire    grp_c1_Pipeline_1_fu_193_ap_start;
wire    grp_c1_Pipeline_1_fu_193_ap_done;
wire    grp_c1_Pipeline_1_fu_193_ap_idle;
wire    grp_c1_Pipeline_1_fu_193_ap_ready;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_15_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_15_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_15_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_15_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_14_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_14_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_14_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_14_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_13_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_13_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_13_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_13_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_12_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_12_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_12_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_12_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_11_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_11_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_11_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_11_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_10_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_10_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_10_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_10_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_9_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_9_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_9_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_9_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_8_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_8_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_8_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_8_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_7_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_7_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_7_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_7_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_6_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_6_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_6_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_6_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_5_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_5_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_5_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_5_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_4_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_4_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_4_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_4_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_3_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_3_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_3_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_3_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_2_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_2_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_2_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_2_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_1_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_1_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_1_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_1_d0;
wire   [5:0] grp_c1_Pipeline_1_fu_193_padded_address0;
wire    grp_c1_Pipeline_1_fu_193_padded_ce0;
wire    grp_c1_Pipeline_1_fu_193_padded_we0;
wire   [31:0] grp_c1_Pipeline_1_fu_193_padded_d0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_done;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_idle;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_ready;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WVALID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WDATA;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WSTRB;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WLAST;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WID;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_RREADY;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_BREADY;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_d0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_we0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_d0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_idle;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_ready;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_ce0;
wire   [5:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_address0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_ce0;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WVALID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WDATA;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WSTRB;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WLAST;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WID;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARVALID;
wire   [63:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARADDR;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARID;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARLEN;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARSIZE;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARBURST;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARLOCK;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARCACHE;
wire   [2:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARPROT;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARQOS;
wire   [3:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARREGION;
wire   [0:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARUSER;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_RREADY;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_BREADY;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din1;
wire   [1:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_opcode;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_ce;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din1;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_ce;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din0;
wire   [31:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din1;
wire   [4:0] grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_opcode;
wire    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_ce;
reg    grp_c1_Pipeline_1_fu_193_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg;
wire    ap_CS_fsm_state14;
wire  signed [63:0] sext_ln21_fu_338_p1;
reg    grp_fu_364_ce;
reg    grp_fu_368_ce;
reg    grp_fu_372_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_c1_Pipeline_1_fu_193_ap_start_reg = 1'b0;
#0 grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg = 1'b0;
#0 grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg = 1'b0;
end

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_address0),
    .ce0(padded_ce0),
    .we0(padded_we0),
    .d0(padded_d0),
    .q0(padded_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_1_address0),
    .ce0(padded_1_ce0),
    .we0(padded_1_we0),
    .d0(padded_1_d0),
    .q0(padded_1_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_2_address0),
    .ce0(padded_2_ce0),
    .we0(padded_2_we0),
    .d0(padded_2_d0),
    .q0(padded_2_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_3_address0),
    .ce0(padded_3_ce0),
    .we0(padded_3_we0),
    .d0(padded_3_d0),
    .q0(padded_3_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_4_address0),
    .ce0(padded_4_ce0),
    .we0(padded_4_we0),
    .d0(padded_4_d0),
    .q0(padded_4_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_5_address0),
    .ce0(padded_5_ce0),
    .we0(padded_5_we0),
    .d0(padded_5_d0),
    .q0(padded_5_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_6_address0),
    .ce0(padded_6_ce0),
    .we0(padded_6_we0),
    .d0(padded_6_d0),
    .q0(padded_6_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_7_address0),
    .ce0(padded_7_ce0),
    .we0(padded_7_we0),
    .d0(padded_7_d0),
    .q0(padded_7_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_8_address0),
    .ce0(padded_8_ce0),
    .we0(padded_8_we0),
    .d0(padded_8_d0),
    .q0(padded_8_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_9_address0),
    .ce0(padded_9_ce0),
    .we0(padded_9_we0),
    .d0(padded_9_d0),
    .q0(padded_9_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_10_address0),
    .ce0(padded_10_ce0),
    .we0(padded_10_we0),
    .d0(padded_10_d0),
    .q0(padded_10_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_11_address0),
    .ce0(padded_11_ce0),
    .we0(padded_11_we0),
    .d0(padded_11_d0),
    .q0(padded_11_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_12_address0),
    .ce0(padded_12_ce0),
    .we0(padded_12_we0),
    .d0(padded_12_d0),
    .q0(padded_12_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_13_address0),
    .ce0(padded_13_ce0),
    .we0(padded_13_we0),
    .d0(padded_13_d0),
    .q0(padded_13_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_14_address0),
    .ce0(padded_14_ce0),
    .we0(padded_14_we0),
    .d0(padded_14_d0),
    .q0(padded_14_q0)
);

top_c1_padded_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
padded_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(padded_15_address0),
    .ce0(padded_15_ce0),
    .we0(padded_15_we0),
    .d0(padded_15_d0),
    .q0(padded_15_q0)
);

top_c1_Pipeline_1 grp_c1_Pipeline_1_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_1_fu_193_ap_start),
    .ap_done(grp_c1_Pipeline_1_fu_193_ap_done),
    .ap_idle(grp_c1_Pipeline_1_fu_193_ap_idle),
    .ap_ready(grp_c1_Pipeline_1_fu_193_ap_ready),
    .padded_15_address0(grp_c1_Pipeline_1_fu_193_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_1_fu_193_padded_15_ce0),
    .padded_15_we0(grp_c1_Pipeline_1_fu_193_padded_15_we0),
    .padded_15_d0(grp_c1_Pipeline_1_fu_193_padded_15_d0),
    .padded_14_address0(grp_c1_Pipeline_1_fu_193_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_1_fu_193_padded_14_ce0),
    .padded_14_we0(grp_c1_Pipeline_1_fu_193_padded_14_we0),
    .padded_14_d0(grp_c1_Pipeline_1_fu_193_padded_14_d0),
    .padded_13_address0(grp_c1_Pipeline_1_fu_193_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_1_fu_193_padded_13_ce0),
    .padded_13_we0(grp_c1_Pipeline_1_fu_193_padded_13_we0),
    .padded_13_d0(grp_c1_Pipeline_1_fu_193_padded_13_d0),
    .padded_12_address0(grp_c1_Pipeline_1_fu_193_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_1_fu_193_padded_12_ce0),
    .padded_12_we0(grp_c1_Pipeline_1_fu_193_padded_12_we0),
    .padded_12_d0(grp_c1_Pipeline_1_fu_193_padded_12_d0),
    .padded_11_address0(grp_c1_Pipeline_1_fu_193_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_1_fu_193_padded_11_ce0),
    .padded_11_we0(grp_c1_Pipeline_1_fu_193_padded_11_we0),
    .padded_11_d0(grp_c1_Pipeline_1_fu_193_padded_11_d0),
    .padded_10_address0(grp_c1_Pipeline_1_fu_193_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_1_fu_193_padded_10_ce0),
    .padded_10_we0(grp_c1_Pipeline_1_fu_193_padded_10_we0),
    .padded_10_d0(grp_c1_Pipeline_1_fu_193_padded_10_d0),
    .padded_9_address0(grp_c1_Pipeline_1_fu_193_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_1_fu_193_padded_9_ce0),
    .padded_9_we0(grp_c1_Pipeline_1_fu_193_padded_9_we0),
    .padded_9_d0(grp_c1_Pipeline_1_fu_193_padded_9_d0),
    .padded_8_address0(grp_c1_Pipeline_1_fu_193_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_1_fu_193_padded_8_ce0),
    .padded_8_we0(grp_c1_Pipeline_1_fu_193_padded_8_we0),
    .padded_8_d0(grp_c1_Pipeline_1_fu_193_padded_8_d0),
    .padded_7_address0(grp_c1_Pipeline_1_fu_193_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_1_fu_193_padded_7_ce0),
    .padded_7_we0(grp_c1_Pipeline_1_fu_193_padded_7_we0),
    .padded_7_d0(grp_c1_Pipeline_1_fu_193_padded_7_d0),
    .padded_6_address0(grp_c1_Pipeline_1_fu_193_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_1_fu_193_padded_6_ce0),
    .padded_6_we0(grp_c1_Pipeline_1_fu_193_padded_6_we0),
    .padded_6_d0(grp_c1_Pipeline_1_fu_193_padded_6_d0),
    .padded_5_address0(grp_c1_Pipeline_1_fu_193_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_1_fu_193_padded_5_ce0),
    .padded_5_we0(grp_c1_Pipeline_1_fu_193_padded_5_we0),
    .padded_5_d0(grp_c1_Pipeline_1_fu_193_padded_5_d0),
    .padded_4_address0(grp_c1_Pipeline_1_fu_193_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_1_fu_193_padded_4_ce0),
    .padded_4_we0(grp_c1_Pipeline_1_fu_193_padded_4_we0),
    .padded_4_d0(grp_c1_Pipeline_1_fu_193_padded_4_d0),
    .padded_3_address0(grp_c1_Pipeline_1_fu_193_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_1_fu_193_padded_3_ce0),
    .padded_3_we0(grp_c1_Pipeline_1_fu_193_padded_3_we0),
    .padded_3_d0(grp_c1_Pipeline_1_fu_193_padded_3_d0),
    .padded_2_address0(grp_c1_Pipeline_1_fu_193_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_1_fu_193_padded_2_ce0),
    .padded_2_we0(grp_c1_Pipeline_1_fu_193_padded_2_we0),
    .padded_2_d0(grp_c1_Pipeline_1_fu_193_padded_2_d0),
    .padded_1_address0(grp_c1_Pipeline_1_fu_193_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_1_fu_193_padded_1_ce0),
    .padded_1_we0(grp_c1_Pipeline_1_fu_193_padded_1_we0),
    .padded_1_d0(grp_c1_Pipeline_1_fu_193_padded_1_d0),
    .padded_address0(grp_c1_Pipeline_1_fu_193_padded_address0),
    .padded_ce0(grp_c1_Pipeline_1_fu_193_padded_ce0),
    .padded_we0(grp_c1_Pipeline_1_fu_193_padded_we0),
    .padded_d0(grp_c1_Pipeline_1_fu_193_padded_d0)
);

top_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start),
    .ap_done(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_done),
    .ap_idle(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_idle),
    .ap_ready(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_ready),
    .m_axi_gmem_in_0_AWVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWVALID),
    .m_axi_gmem_in_0_AWREADY(1'b0),
    .m_axi_gmem_in_0_AWADDR(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWADDR),
    .m_axi_gmem_in_0_AWID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWID),
    .m_axi_gmem_in_0_AWLEN(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWLEN),
    .m_axi_gmem_in_0_AWSIZE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWSIZE),
    .m_axi_gmem_in_0_AWBURST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWBURST),
    .m_axi_gmem_in_0_AWLOCK(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWLOCK),
    .m_axi_gmem_in_0_AWCACHE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWCACHE),
    .m_axi_gmem_in_0_AWPROT(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWPROT),
    .m_axi_gmem_in_0_AWQOS(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWQOS),
    .m_axi_gmem_in_0_AWREGION(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWREGION),
    .m_axi_gmem_in_0_AWUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_AWUSER),
    .m_axi_gmem_in_0_WVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WVALID),
    .m_axi_gmem_in_0_WREADY(1'b0),
    .m_axi_gmem_in_0_WDATA(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WDATA),
    .m_axi_gmem_in_0_WSTRB(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WSTRB),
    .m_axi_gmem_in_0_WLAST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WLAST),
    .m_axi_gmem_in_0_WID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WID),
    .m_axi_gmem_in_0_WUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_WUSER),
    .m_axi_gmem_in_0_ARVALID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARVALID),
    .m_axi_gmem_in_0_ARREADY(m_axi_gmem_in_0_ARREADY),
    .m_axi_gmem_in_0_ARADDR(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARADDR),
    .m_axi_gmem_in_0_ARID(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARID),
    .m_axi_gmem_in_0_ARLEN(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLEN),
    .m_axi_gmem_in_0_ARSIZE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARSIZE),
    .m_axi_gmem_in_0_ARBURST(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARBURST),
    .m_axi_gmem_in_0_ARLOCK(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLOCK),
    .m_axi_gmem_in_0_ARCACHE(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARCACHE),
    .m_axi_gmem_in_0_ARPROT(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARPROT),
    .m_axi_gmem_in_0_ARQOS(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARQOS),
    .m_axi_gmem_in_0_ARREGION(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARREGION),
    .m_axi_gmem_in_0_ARUSER(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARUSER),
    .m_axi_gmem_in_0_RVALID(m_axi_gmem_in_0_RVALID),
    .m_axi_gmem_in_0_RREADY(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_RREADY),
    .m_axi_gmem_in_0_RDATA(m_axi_gmem_in_0_RDATA),
    .m_axi_gmem_in_0_RLAST(m_axi_gmem_in_0_RLAST),
    .m_axi_gmem_in_0_RID(m_axi_gmem_in_0_RID),
    .m_axi_gmem_in_0_RFIFONUM(m_axi_gmem_in_0_RFIFONUM),
    .m_axi_gmem_in_0_RUSER(m_axi_gmem_in_0_RUSER),
    .m_axi_gmem_in_0_RRESP(m_axi_gmem_in_0_RRESP),
    .m_axi_gmem_in_0_BVALID(1'b0),
    .m_axi_gmem_in_0_BREADY(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_BREADY),
    .m_axi_gmem_in_0_BRESP(2'd0),
    .m_axi_gmem_in_0_BID(1'd0),
    .m_axi_gmem_in_0_BUSER(1'd0),
    .sext_ln21(trunc_ln_reg_349),
    .padded_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_address0),
    .padded_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_ce0),
    .padded_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_we0),
    .padded_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_d0),
    .padded_1_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_ce0),
    .padded_1_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_we0),
    .padded_1_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_d0),
    .padded_2_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_ce0),
    .padded_2_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_we0),
    .padded_2_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_d0),
    .padded_3_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_ce0),
    .padded_3_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_we0),
    .padded_3_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_d0),
    .padded_4_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_ce0),
    .padded_4_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_we0),
    .padded_4_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_d0),
    .padded_5_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_ce0),
    .padded_5_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_we0),
    .padded_5_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_d0),
    .padded_6_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_ce0),
    .padded_6_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_we0),
    .padded_6_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_d0),
    .padded_7_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_ce0),
    .padded_7_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_we0),
    .padded_7_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_d0),
    .padded_8_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_ce0),
    .padded_8_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_we0),
    .padded_8_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_d0),
    .padded_9_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_ce0),
    .padded_9_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_we0),
    .padded_9_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_d0),
    .padded_10_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_ce0),
    .padded_10_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_we0),
    .padded_10_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_d0),
    .padded_11_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_ce0),
    .padded_11_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_we0),
    .padded_11_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_d0),
    .padded_12_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_ce0),
    .padded_12_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_we0),
    .padded_12_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_d0),
    .padded_13_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_ce0),
    .padded_13_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_we0),
    .padded_13_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_d0),
    .padded_14_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_ce0),
    .padded_14_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_we0),
    .padded_14_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_d0),
    .padded_15_address0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_ce0),
    .padded_15_we0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_we0),
    .padded_15_d0(grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_d0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5 grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start),
    .ap_done(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done),
    .ap_idle(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_idle),
    .ap_ready(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_ready),
    .padded_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_address0),
    .padded_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_ce0),
    .padded_q0(padded_q0),
    .padded_1_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_address0),
    .padded_1_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_ce0),
    .padded_1_q0(padded_1_q0),
    .padded_2_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_address0),
    .padded_2_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_ce0),
    .padded_2_q0(padded_2_q0),
    .padded_3_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_address0),
    .padded_3_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_ce0),
    .padded_3_q0(padded_3_q0),
    .padded_4_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_address0),
    .padded_4_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_ce0),
    .padded_4_q0(padded_4_q0),
    .padded_5_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_address0),
    .padded_5_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_ce0),
    .padded_5_q0(padded_5_q0),
    .padded_6_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_address0),
    .padded_6_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_ce0),
    .padded_6_q0(padded_6_q0),
    .padded_7_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_address0),
    .padded_7_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_ce0),
    .padded_7_q0(padded_7_q0),
    .padded_8_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_address0),
    .padded_8_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_ce0),
    .padded_8_q0(padded_8_q0),
    .padded_9_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_address0),
    .padded_9_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_ce0),
    .padded_9_q0(padded_9_q0),
    .padded_10_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_address0),
    .padded_10_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_ce0),
    .padded_10_q0(padded_10_q0),
    .padded_11_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_address0),
    .padded_11_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_ce0),
    .padded_11_q0(padded_11_q0),
    .padded_12_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_address0),
    .padded_12_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_ce0),
    .padded_12_q0(padded_12_q0),
    .padded_13_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_address0),
    .padded_13_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_ce0),
    .padded_13_q0(padded_13_q0),
    .padded_14_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_address0),
    .padded_14_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_ce0),
    .padded_14_q0(padded_14_q0),
    .padded_15_address0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_address0),
    .padded_15_ce0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_ce0),
    .padded_15_q0(padded_15_q0),
    .output_r(output_r),
    .m_axi_gmem_out_0_AWVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWVALID),
    .m_axi_gmem_out_0_AWREADY(m_axi_gmem_out_0_AWREADY),
    .m_axi_gmem_out_0_AWADDR(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWADDR),
    .m_axi_gmem_out_0_AWID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWID),
    .m_axi_gmem_out_0_AWLEN(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLEN),
    .m_axi_gmem_out_0_AWSIZE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWSIZE),
    .m_axi_gmem_out_0_AWBURST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWBURST),
    .m_axi_gmem_out_0_AWLOCK(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLOCK),
    .m_axi_gmem_out_0_AWCACHE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWCACHE),
    .m_axi_gmem_out_0_AWPROT(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWPROT),
    .m_axi_gmem_out_0_AWQOS(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWQOS),
    .m_axi_gmem_out_0_AWREGION(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWREGION),
    .m_axi_gmem_out_0_AWUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWUSER),
    .m_axi_gmem_out_0_WVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WVALID),
    .m_axi_gmem_out_0_WREADY(m_axi_gmem_out_0_WREADY),
    .m_axi_gmem_out_0_WDATA(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WDATA),
    .m_axi_gmem_out_0_WSTRB(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WSTRB),
    .m_axi_gmem_out_0_WLAST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WLAST),
    .m_axi_gmem_out_0_WID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WID),
    .m_axi_gmem_out_0_WUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WUSER),
    .m_axi_gmem_out_0_ARVALID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARVALID),
    .m_axi_gmem_out_0_ARREADY(1'b0),
    .m_axi_gmem_out_0_ARADDR(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARADDR),
    .m_axi_gmem_out_0_ARID(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARID),
    .m_axi_gmem_out_0_ARLEN(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARLEN),
    .m_axi_gmem_out_0_ARSIZE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARSIZE),
    .m_axi_gmem_out_0_ARBURST(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARBURST),
    .m_axi_gmem_out_0_ARLOCK(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARLOCK),
    .m_axi_gmem_out_0_ARCACHE(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARCACHE),
    .m_axi_gmem_out_0_ARPROT(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARPROT),
    .m_axi_gmem_out_0_ARQOS(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARQOS),
    .m_axi_gmem_out_0_ARREGION(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARREGION),
    .m_axi_gmem_out_0_ARUSER(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_ARUSER),
    .m_axi_gmem_out_0_RVALID(1'b0),
    .m_axi_gmem_out_0_RREADY(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_RREADY),
    .m_axi_gmem_out_0_RDATA(32'd0),
    .m_axi_gmem_out_0_RLAST(1'b0),
    .m_axi_gmem_out_0_RID(1'd0),
    .m_axi_gmem_out_0_RFIFONUM(9'd0),
    .m_axi_gmem_out_0_RUSER(1'd0),
    .m_axi_gmem_out_0_RRESP(2'd0),
    .m_axi_gmem_out_0_BVALID(m_axi_gmem_out_0_BVALID),
    .m_axi_gmem_out_0_BREADY(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_BREADY),
    .m_axi_gmem_out_0_BRESP(m_axi_gmem_out_0_BRESP),
    .m_axi_gmem_out_0_BID(m_axi_gmem_out_0_BID),
    .m_axi_gmem_out_0_BUSER(m_axi_gmem_out_0_BUSER),
    .grp_fu_364_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din0),
    .grp_fu_364_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din1),
    .grp_fu_364_p_opcode(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_opcode),
    .grp_fu_364_p_dout0(grp_fu_626_p_dout0),
    .grp_fu_364_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_ce),
    .grp_fu_368_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din0),
    .grp_fu_368_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din1),
    .grp_fu_368_p_dout0(grp_fu_630_p_dout0),
    .grp_fu_368_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_ce),
    .grp_fu_372_p_din0(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din0),
    .grp_fu_372_p_din1(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din1),
    .grp_fu_372_p_opcode(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_opcode),
    .grp_fu_372_p_dout0(grp_fu_634_p_dout0),
    .grp_fu_372_p_ce(grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_1_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_c1_Pipeline_1_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_1_fu_193_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_1_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_ready == 1'b1)) begin
            grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln_reg_349 <= {{input_r[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_c1_Pipeline_1_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_in_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem_in_blk_n_AR = m_axi_gmem_in_0_ARREADY;
    end else begin
        gmem_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_364_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_ce;
    end else begin
        grp_fu_364_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_368_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_ce;
    end else begin
        grp_fu_368_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_372_ce = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_ce;
    end else begin
        grp_fu_372_ce = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_in_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_in_0_ARADDR = sext_ln21_fu_338_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARADDR = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARADDR;
    end else begin
        m_axi_gmem_in_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARBURST = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARBURST;
    end else begin
        m_axi_gmem_in_0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARCACHE = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARCACHE;
    end else begin
        m_axi_gmem_in_0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARID = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARID;
    end else begin
        m_axi_gmem_in_0_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_in_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_in_0_ARLEN = 64'd784;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARLEN = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLEN;
    end else begin
        m_axi_gmem_in_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARLOCK = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARLOCK;
    end else begin
        m_axi_gmem_in_0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARPROT = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARPROT;
    end else begin
        m_axi_gmem_in_0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARQOS = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARQOS;
    end else begin
        m_axi_gmem_in_0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARREGION = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARREGION;
    end else begin
        m_axi_gmem_in_0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARSIZE = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARSIZE;
    end else begin
        m_axi_gmem_in_0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARUSER = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARUSER;
    end else begin
        m_axi_gmem_in_0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_in_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_in_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_ARVALID = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_ARVALID;
    end else begin
        m_axi_gmem_in_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_in_0_RREADY = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_m_axi_gmem_in_0_RREADY;
    end else begin
        m_axi_gmem_in_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_10_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_address0 = grp_c1_Pipeline_1_fu_193_padded_10_address0;
    end else begin
        padded_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_10_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_ce0 = grp_c1_Pipeline_1_fu_193_padded_10_ce0;
    end else begin
        padded_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_d0 = grp_c1_Pipeline_1_fu_193_padded_10_d0;
    end else begin
        padded_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_10_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_10_we0 = grp_c1_Pipeline_1_fu_193_padded_10_we0;
    end else begin
        padded_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_11_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_address0 = grp_c1_Pipeline_1_fu_193_padded_11_address0;
    end else begin
        padded_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_11_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_ce0 = grp_c1_Pipeline_1_fu_193_padded_11_ce0;
    end else begin
        padded_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_d0 = grp_c1_Pipeline_1_fu_193_padded_11_d0;
    end else begin
        padded_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_11_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_11_we0 = grp_c1_Pipeline_1_fu_193_padded_11_we0;
    end else begin
        padded_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_12_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_address0 = grp_c1_Pipeline_1_fu_193_padded_12_address0;
    end else begin
        padded_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_12_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_ce0 = grp_c1_Pipeline_1_fu_193_padded_12_ce0;
    end else begin
        padded_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_d0 = grp_c1_Pipeline_1_fu_193_padded_12_d0;
    end else begin
        padded_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_12_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_12_we0 = grp_c1_Pipeline_1_fu_193_padded_12_we0;
    end else begin
        padded_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_13_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_address0 = grp_c1_Pipeline_1_fu_193_padded_13_address0;
    end else begin
        padded_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_13_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_ce0 = grp_c1_Pipeline_1_fu_193_padded_13_ce0;
    end else begin
        padded_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_d0 = grp_c1_Pipeline_1_fu_193_padded_13_d0;
    end else begin
        padded_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_13_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_13_we0 = grp_c1_Pipeline_1_fu_193_padded_13_we0;
    end else begin
        padded_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_14_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_address0 = grp_c1_Pipeline_1_fu_193_padded_14_address0;
    end else begin
        padded_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_14_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_ce0 = grp_c1_Pipeline_1_fu_193_padded_14_ce0;
    end else begin
        padded_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_d0 = grp_c1_Pipeline_1_fu_193_padded_14_d0;
    end else begin
        padded_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_14_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_14_we0 = grp_c1_Pipeline_1_fu_193_padded_14_we0;
    end else begin
        padded_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_15_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_address0 = grp_c1_Pipeline_1_fu_193_padded_15_address0;
    end else begin
        padded_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_15_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_ce0 = grp_c1_Pipeline_1_fu_193_padded_15_ce0;
    end else begin
        padded_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_d0 = grp_c1_Pipeline_1_fu_193_padded_15_d0;
    end else begin
        padded_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_15_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_15_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_15_we0 = grp_c1_Pipeline_1_fu_193_padded_15_we0;
    end else begin
        padded_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_1_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_address0 = grp_c1_Pipeline_1_fu_193_padded_1_address0;
    end else begin
        padded_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_1_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_ce0 = grp_c1_Pipeline_1_fu_193_padded_1_ce0;
    end else begin
        padded_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_d0 = grp_c1_Pipeline_1_fu_193_padded_1_d0;
    end else begin
        padded_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_1_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_1_we0 = grp_c1_Pipeline_1_fu_193_padded_1_we0;
    end else begin
        padded_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_2_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_address0 = grp_c1_Pipeline_1_fu_193_padded_2_address0;
    end else begin
        padded_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_2_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_ce0 = grp_c1_Pipeline_1_fu_193_padded_2_ce0;
    end else begin
        padded_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_d0 = grp_c1_Pipeline_1_fu_193_padded_2_d0;
    end else begin
        padded_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_2_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_2_we0 = grp_c1_Pipeline_1_fu_193_padded_2_we0;
    end else begin
        padded_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_3_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_address0 = grp_c1_Pipeline_1_fu_193_padded_3_address0;
    end else begin
        padded_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_3_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_ce0 = grp_c1_Pipeline_1_fu_193_padded_3_ce0;
    end else begin
        padded_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_d0 = grp_c1_Pipeline_1_fu_193_padded_3_d0;
    end else begin
        padded_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_3_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_3_we0 = grp_c1_Pipeline_1_fu_193_padded_3_we0;
    end else begin
        padded_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_4_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_address0 = grp_c1_Pipeline_1_fu_193_padded_4_address0;
    end else begin
        padded_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_4_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_ce0 = grp_c1_Pipeline_1_fu_193_padded_4_ce0;
    end else begin
        padded_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_d0 = grp_c1_Pipeline_1_fu_193_padded_4_d0;
    end else begin
        padded_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_4_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_4_we0 = grp_c1_Pipeline_1_fu_193_padded_4_we0;
    end else begin
        padded_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_5_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_address0 = grp_c1_Pipeline_1_fu_193_padded_5_address0;
    end else begin
        padded_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_5_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_ce0 = grp_c1_Pipeline_1_fu_193_padded_5_ce0;
    end else begin
        padded_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_d0 = grp_c1_Pipeline_1_fu_193_padded_5_d0;
    end else begin
        padded_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_5_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_5_we0 = grp_c1_Pipeline_1_fu_193_padded_5_we0;
    end else begin
        padded_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_6_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_address0 = grp_c1_Pipeline_1_fu_193_padded_6_address0;
    end else begin
        padded_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_6_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_ce0 = grp_c1_Pipeline_1_fu_193_padded_6_ce0;
    end else begin
        padded_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_d0 = grp_c1_Pipeline_1_fu_193_padded_6_d0;
    end else begin
        padded_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_6_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_6_we0 = grp_c1_Pipeline_1_fu_193_padded_6_we0;
    end else begin
        padded_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_7_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_address0 = grp_c1_Pipeline_1_fu_193_padded_7_address0;
    end else begin
        padded_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_7_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_ce0 = grp_c1_Pipeline_1_fu_193_padded_7_ce0;
    end else begin
        padded_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_d0 = grp_c1_Pipeline_1_fu_193_padded_7_d0;
    end else begin
        padded_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_7_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_7_we0 = grp_c1_Pipeline_1_fu_193_padded_7_we0;
    end else begin
        padded_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_8_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_address0 = grp_c1_Pipeline_1_fu_193_padded_8_address0;
    end else begin
        padded_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_8_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_ce0 = grp_c1_Pipeline_1_fu_193_padded_8_ce0;
    end else begin
        padded_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_d0 = grp_c1_Pipeline_1_fu_193_padded_8_d0;
    end else begin
        padded_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_8_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_8_we0 = grp_c1_Pipeline_1_fu_193_padded_8_we0;
    end else begin
        padded_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_9_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_address0 = grp_c1_Pipeline_1_fu_193_padded_9_address0;
    end else begin
        padded_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_9_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_ce0 = grp_c1_Pipeline_1_fu_193_padded_9_ce0;
    end else begin
        padded_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_d0 = grp_c1_Pipeline_1_fu_193_padded_9_d0;
    end else begin
        padded_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_9_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_9_we0 = grp_c1_Pipeline_1_fu_193_padded_9_we0;
    end else begin
        padded_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_address0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_address0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_address0 = grp_c1_Pipeline_1_fu_193_padded_address0;
    end else begin
        padded_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        padded_ce0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_padded_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_ce0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_ce0 = grp_c1_Pipeline_1_fu_193_padded_ce0;
    end else begin
        padded_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_d0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_d0 = grp_c1_Pipeline_1_fu_193_padded_d0;
    end else begin
        padded_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        padded_we0 = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_padded_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        padded_we0 = grp_c1_Pipeline_1_fu_193_padded_we0;
    end else begin
        padded_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_c1_Pipeline_1_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_gmem_in_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign grp_c1_Pipeline_1_fu_193_ap_start = grp_c1_Pipeline_1_fu_193_ap_start_reg;

assign grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start = grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_229_ap_start_reg;

assign grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_ap_start_reg;

assign grp_fu_626_p_ce = grp_fu_364_ce;

assign grp_fu_626_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din0;

assign grp_fu_626_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_364_p_din1;

assign grp_fu_626_p_opcode = 2'd0;

assign grp_fu_630_p_ce = grp_fu_368_ce;

assign grp_fu_630_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din0;

assign grp_fu_630_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_368_p_din1;

assign grp_fu_634_p_ce = grp_fu_372_ce;

assign grp_fu_634_p_din0 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din0;

assign grp_fu_634_p_din1 = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_din1;

assign grp_fu_634_p_opcode = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_grp_fu_372_p_opcode;

assign m_axi_gmem_in_0_AWADDR = 64'd0;

assign m_axi_gmem_in_0_AWBURST = 2'd0;

assign m_axi_gmem_in_0_AWCACHE = 4'd0;

assign m_axi_gmem_in_0_AWID = 1'd0;

assign m_axi_gmem_in_0_AWLEN = 32'd0;

assign m_axi_gmem_in_0_AWLOCK = 2'd0;

assign m_axi_gmem_in_0_AWPROT = 3'd0;

assign m_axi_gmem_in_0_AWQOS = 4'd0;

assign m_axi_gmem_in_0_AWREGION = 4'd0;

assign m_axi_gmem_in_0_AWSIZE = 3'd0;

assign m_axi_gmem_in_0_AWUSER = 1'd0;

assign m_axi_gmem_in_0_AWVALID = 1'b0;

assign m_axi_gmem_in_0_BREADY = 1'b0;

assign m_axi_gmem_in_0_WDATA = 32'd0;

assign m_axi_gmem_in_0_WID = 1'd0;

assign m_axi_gmem_in_0_WLAST = 1'b0;

assign m_axi_gmem_in_0_WSTRB = 4'd0;

assign m_axi_gmem_in_0_WUSER = 1'd0;

assign m_axi_gmem_in_0_WVALID = 1'b0;

assign m_axi_gmem_out_0_ARADDR = 64'd0;

assign m_axi_gmem_out_0_ARBURST = 2'd0;

assign m_axi_gmem_out_0_ARCACHE = 4'd0;

assign m_axi_gmem_out_0_ARID = 1'd0;

assign m_axi_gmem_out_0_ARLEN = 32'd0;

assign m_axi_gmem_out_0_ARLOCK = 2'd0;

assign m_axi_gmem_out_0_ARPROT = 3'd0;

assign m_axi_gmem_out_0_ARQOS = 4'd0;

assign m_axi_gmem_out_0_ARREGION = 4'd0;

assign m_axi_gmem_out_0_ARSIZE = 3'd0;

assign m_axi_gmem_out_0_ARUSER = 1'd0;

assign m_axi_gmem_out_0_ARVALID = 1'b0;

assign m_axi_gmem_out_0_AWADDR = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWADDR;

assign m_axi_gmem_out_0_AWBURST = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWBURST;

assign m_axi_gmem_out_0_AWCACHE = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWCACHE;

assign m_axi_gmem_out_0_AWID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWID;

assign m_axi_gmem_out_0_AWLEN = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLEN;

assign m_axi_gmem_out_0_AWLOCK = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWLOCK;

assign m_axi_gmem_out_0_AWPROT = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWPROT;

assign m_axi_gmem_out_0_AWQOS = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWQOS;

assign m_axi_gmem_out_0_AWREGION = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWREGION;

assign m_axi_gmem_out_0_AWSIZE = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWSIZE;

assign m_axi_gmem_out_0_AWUSER = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWUSER;

assign m_axi_gmem_out_0_AWVALID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_AWVALID;

assign m_axi_gmem_out_0_BREADY = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_BREADY;

assign m_axi_gmem_out_0_RREADY = 1'b0;

assign m_axi_gmem_out_0_WDATA = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WDATA;

assign m_axi_gmem_out_0_WID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WID;

assign m_axi_gmem_out_0_WLAST = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WLAST;

assign m_axi_gmem_out_0_WSTRB = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WSTRB;

assign m_axi_gmem_out_0_WUSER = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WUSER;

assign m_axi_gmem_out_0_WVALID = grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252_m_axi_gmem_out_0_WVALID;

assign sext_ln21_fu_338_p1 = trunc_ln_fu_328_p4;

assign trunc_ln_fu_328_p4 = {{input_r[63:2]}};

endmodule //top_c1
