<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
should_fail_because: 
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
defines: 
time_elapsed: 0.836s
ram usage: 43416 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwjdof93k/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: No timescale set for &#34;ctu_clsp_synch_jldl&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Compile module &#34;work@ctu_clsp_synch_jldl&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>: Implicit port type (wire) for &#34;ctu_dram13_dram_cken_dl&#34;,
there are 22 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:28</a>: Top level module &#34;work@ctu_clsp_synch_jldl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::dffrle_ns&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_cl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>: Cannot find a module definition for &#34;work@ctu_clsp_synch_jldl::ctu_synch_jl_dl&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 24.

[NTE:EL0511] Nb leaf instances: 23.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 23.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 26
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpwjdof93k/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_synch_jldl
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwjdof93k/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwjdof93k/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_synch_jldl)
 |vpiName:work@ctu_clsp_synch_jldl
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_synch_jldl, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28, parent:work@ctu_clsp_synch_jldl
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiFullName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:113
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (jbus_rx_sync), line:113
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
       |vpiOperand:
       \_ref_obj: (start_clk_cl), line:113
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
     |vpiLhs:
     \_ref_obj: (jbus_rx_sync_gated), line:113
       |vpiName:jbus_rx_sync_gated
       |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
       |vpiActual:
       \_logic_net: (jbus_rx_sync_gated), line:110
         |vpiName:jbus_rx_sync_gated
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46
   |vpiNet:
   \_logic_net: (coin_edge), line:46
   |vpiNet:
   \_logic_net: (cmp_clk), line:46
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47
 |uhdmtopModules:
 \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiDefName:work@ctu_clsp_synch_jldl
   |vpiName:work@ctu_clsp_synch_jldl
   |vpiPort:
   \_port: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_dram_cken_dl
   |vpiPort:
   \_port: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val
   |vpiPort:
   \_port: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l
   |vpiPort:
   \_port: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val
   |vpiPort:
   \_port: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l
   |vpiPort:
   \_port: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val
   |vpiPort:
   \_port: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l
   |vpiPort:
   \_port: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val
   |vpiPort:
   \_port: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l
   |vpiPort:
   \_port: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dram_cken_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dram_cken_dl
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_l
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_dl
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_dl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_dl
   |vpiPort:
   \_port: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram13_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram13_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram13_cken_cl
   |vpiPort:
   \_port: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram02_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram02_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram02_cken_cl
   |vpiPort:
   \_port: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll3_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll3_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll3_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll2_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll2_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll2_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll1_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll1_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll1_byp_l_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_val_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_val_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_val_jl
   |vpiPort:
   \_port: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dll0_byp_l_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dll0_byp_l_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dll0_byp_l_jl
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr3_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr3_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr3_cken_cl
   |vpiPort:
   \_port: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr2_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr2_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr2_cken_cl
   |vpiPort:
   \_port: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr1_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr1_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr1_cken_cl
   |vpiPort:
   \_port: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_iodll_rst_jl_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_iodll_rst_jl_l
   |vpiPort:
   \_port: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_dll_delayctr_jl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_dll_delayctr_jl
   |vpiPort:
   \_port: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_ddr0_cken_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_ddr0_cken_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_ddr0_cken_cl
   |vpiPort:
   \_port: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:coin_edge
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:coin_edge
         |vpiFullName:work@ctu_clsp_synch_jldl.coin_edge
   |vpiPort:
   \_port: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:cmp_clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:cmp_clk
         |vpiFullName:work@ctu_clsp_synch_jldl.cmp_clk
   |vpiPort:
   \_port: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:jbus_rx_sync
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:jbus_rx_sync
         |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync
   |vpiPort:
   \_port: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiName:start_clk_cl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
         |vpiName:start_clk_cl
         |vpiFullName:work@ctu_clsp_synch_jldl.start_clk_cl
   |vpiPort:
   \_port: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_synch_jldl.io_pwron_rst_l
   |vpiPort:
   \_port: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiName:ctu_dram_tx_sync_early
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
         |vpiName:ctu_dram_tx_sync_early
         |vpiFullName:work@ctu_clsp_synch_jldl.ctu_dram_tx_sync_early
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::dffrle_ns (u_start_clk_dl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:117, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::dffrle_ns
     |vpiName:u_start_clk_dl
     |vpiFullName:work@ctu_clsp_synch_jldl.u_start_clk_dl
     |vpiPort:
     \_port: (din), parent:u_start_clk_dl
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:118
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (q), parent:u_start_clk_dl
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (start_clk_dl), line:119
         |vpiName:start_clk_dl
         |vpiActual:
         \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (en), parent:u_start_clk_dl
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:120
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (rst_l), parent:u_start_clk_dl
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (start_clk_cl), line:121
         |vpiName:start_clk_cl
         |vpiActual:
         \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (clk), parent:u_start_clk_dl
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:122
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram02_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:132, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram02_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram02_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_dram_cken_dl), line:134
         |vpiName:ctu_dram02_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram02_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:136
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram02_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:137
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram02_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram02_cken_cl), line:138
         |vpiName:ctu_dram02_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_dram13_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:139, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_dram13_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dram13_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_dram_cken_dl), line:141
         |vpiName:ctu_dram13_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dram13_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:143
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_dram13_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:144
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dram13_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dram13_cken_cl), line:145
         |vpiName:ctu_dram13_cken_cl
         |vpiActual:
         \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:156, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:157
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
           |vpiName:jbus_rx_sync_gated
           |vpiFullName:work@ctu_clsp_synch_jldl.jbus_rx_sync_gated
           |vpiNetType:1
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr), line:160
         |vpiName:ctu_ddr0_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:162
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:163
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:164
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dll_delayctr_jl), line:165
         |vpiName:ctu_ddr0_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:166, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:167
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr), line:170
         |vpiName:ctu_ddr1_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:172
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:173
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:174
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dll_delayctr_jl), line:175
         |vpiName:ctu_ddr1_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:176, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:177
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr), line:180
         |vpiName:ctu_ddr2_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:182
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:183
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:184
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dll_delayctr_jl), line:185
         |vpiName:ctu_ddr2_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_dll_delayctr), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:186, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_dll_delayctr
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dll_delayctr
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:187
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr), line:190
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:192
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:193
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:194
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dll_delayctr
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr_jl), line:195
         |vpiName:ctu_ddr3_dll_delayctr_jl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:205, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:206
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l), line:209
         |vpiName:ctu_dll0_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:211
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:212
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:213
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_l_jl), line:214
         |vpiName:ctu_dll0_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:215, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:216
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l), line:219
         |vpiName:ctu_dll1_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:221
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:222
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:223
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_l_jl), line:224
         |vpiName:ctu_dll1_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:225, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:226
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l), line:229
         |vpiName:ctu_dll2_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:231
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:232
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:233
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_l_jl), line:234
         |vpiName:ctu_dll2_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:235, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:236
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l), line:239
         |vpiName:ctu_dll3_byp_l
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:241
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:242
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:243
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_l_jl), line:244
         |vpiName:ctu_dll3_byp_l_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll0_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:254, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll0_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll0_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll0_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:255
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll0_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val), line:258
         |vpiName:ctu_dll0_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll0_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:260
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll0_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:261
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll0_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:262
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll0_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll0_byp_val_jl), line:263
         |vpiName:ctu_dll0_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll1_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:264, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll1_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll1_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll1_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:265
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll1_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val), line:268
         |vpiName:ctu_dll1_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll1_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:270
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll1_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:271
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll1_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:272
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll1_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll1_byp_val_jl), line:273
         |vpiName:ctu_dll1_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll2_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:274, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll2_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll2_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll2_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:275
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll2_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val), line:278
         |vpiName:ctu_dll2_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll2_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:280
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll2_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:281
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll2_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:282
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll2_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll2_byp_val_jl), line:283
         |vpiName:ctu_dll2_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_dll3_byp_val), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:284, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_dll3_byp_val
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_dll3_byp_val
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_dll3_byp_val
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:285
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_dll3_byp_val
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val), line:288
         |vpiName:ctu_dll3_byp_val
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_dll3_byp_val
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:290
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_dll3_byp_val
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:291
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_dll3_byp_val
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:292
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_dll3_byp_val
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_dll3_byp_val_jl), line:293
         |vpiName:ctu_dll3_byp_val_jl
         |vpiActual:
         \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr0_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:301, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr0_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_dram_cken_dl), line:303
         |vpiName:ctu_ddr0_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:305
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr0_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:306
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_cken_cl), line:307
         |vpiName:ctu_ddr0_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr1_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:308, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr1_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_dram_cken_dl), line:310
         |vpiName:ctu_ddr1_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:312
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr1_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:313
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_cken_cl), line:314
         |vpiName:ctu_ddr1_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr2_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:315, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr2_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_dram_cken_dl), line:317
         |vpiName:ctu_ddr2_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:319
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr2_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:320
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_cken_cl), line:321
         |vpiName:ctu_ddr2_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_cl_dl (u_ctu_ddr3_dram_cken), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:322, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_cl_dl
     |vpiName:u_ctu_ddr3_dram_cken
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_dram_cken
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dram_cken_dl), line:324
         |vpiName:ctu_ddr3_dram_cken_dl
         |vpiActual:
         \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_dram_cken
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:326
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (ctu_dram_tx_sync_early), parent:u_ctu_ddr3_dram_cken
       |vpiName:ctu_dram_tx_sync_early
       |vpiHighConn:
       \_ref_obj: (ctu_dram_tx_sync_early), line:327
         |vpiName:ctu_dram_tx_sync_early
         |vpiActual:
         \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_dram_cken
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_cken_cl), line:328
         |vpiName:ctu_ddr3_cken_cl
         |vpiActual:
         \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr0_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:338, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr0_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr0_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:339
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_l), line:342
         |vpiName:ctu_ddr0_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:344
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:345
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:346
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr0_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr0_iodll_rst_jl_l), line:347
         |vpiName:ctu_ddr0_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr1_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:348, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr1_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr1_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:349
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_l), line:352
         |vpiName:ctu_ddr1_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:354
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:355
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:356
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr1_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr1_iodll_rst_jl_l), line:357
         |vpiName:ctu_ddr1_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr2_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:358, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr2_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr2_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:359
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_l), line:362
         |vpiName:ctu_ddr2_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:364
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:365
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:366
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr2_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr2_iodll_rst_jl_l), line:367
         |vpiName:ctu_ddr2_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_synch_jldl::ctu_synch_jl_dl (u_ctu_ddr3_iodll_rst_dl_l), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:368, parent:work@ctu_clsp_synch_jldl
     |vpiDefName:work@ctu_clsp_synch_jldl::ctu_synch_jl_dl
     |vpiName:u_ctu_ddr3_iodll_rst_dl_l
     |vpiFullName:work@ctu_clsp_synch_jldl.u_ctu_ddr3_iodll_rst_dl_l
     |vpiPort:
     \_port: (jbus_rx_sync), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:jbus_rx_sync
       |vpiHighConn:
       \_ref_obj: (jbus_rx_sync_gated), line:369
         |vpiName:jbus_rx_sync_gated
         |vpiActual:
         \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (syncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:syncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_l), line:372
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (cmp_clk), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:cmp_clk
       |vpiHighConn:
       \_ref_obj: (cmp_clk), line:374
         |vpiName:cmp_clk
         |vpiActual:
         \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (coin_edge), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:coin_edge
       |vpiHighConn:
       \_ref_obj: (coin_edge), line:375
         |vpiName:coin_edge
         |vpiActual:
         \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (arst_l), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:376
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
     |vpiPort:
     \_port: (presyncdata), parent:u_ctu_ddr3_iodll_rst_dl_l
       |vpiName:presyncdata
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_jl_l), line:377
         |vpiName:ctu_ddr3_iodll_rst_jl_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
     |vpiInstance:
     \_module: work@ctu_clsp_synch_jldl (work@ctu_clsp_synch_jldl), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v</a>, line:28
   |vpiNet:
   \_logic_net: (jbus_rx_sync_gated), line:110, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_dram_cken_dl), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val), line:30, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val), line:31, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l), line:32, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dram_cken_dl), line:33, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dram_cken_dl), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr), line:34, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dram_cken_dl), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_l), line:35, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:36, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_dl), line:37, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram13_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram02_cken_cl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_val_jl), line:39, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll3_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_val_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll2_byp_l_jl), line:40, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll1_byp_l_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_val_jl), line:41, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dll0_byp_l_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_jl_l), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr_jl), line:42, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr3_cken_cl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_iodll_rst_jl_l), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_dll_delayctr_jl), line:43, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr2_cken_cl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_iodll_rst_jl_l), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_dll_delayctr_jl), line:44, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr1_cken_cl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_iodll_rst_jl_l), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_dll_delayctr_jl), line:45, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_ddr0_cken_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (coin_edge), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (cmp_clk), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (jbus_rx_sync), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (start_clk_cl), line:46, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:47, parent:work@ctu_clsp_synch_jldl
   |vpiNet:
   \_logic_net: (ctu_dram_tx_sync_early), line:47, parent:work@ctu_clsp_synch_jldl
Object: \work_ctu_clsp_synch_jldl of type 3000
Object: \work_ctu_clsp_synch_jldl of type 32
Object: \ctu_dram13_dram_cken_dl of type 44
Object: \ctu_dram02_dram_cken_dl of type 44
Object: \ctu_dll3_byp_val of type 44
Object: \ctu_dll3_byp_l of type 44
Object: \ctu_dll2_byp_val of type 44
Object: \ctu_dll2_byp_l of type 44
Object: \ctu_dll1_byp_val of type 44
Object: \ctu_dll1_byp_l of type 44
Object: \ctu_dll0_byp_val of type 44
Object: \ctu_dll0_byp_l of type 44
Object: \ctu_ddr3_dram_cken_dl of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object: \ctu_ddr2_dram_cken_dl of type 44
Object: \ctu_ddr2_dll_delayctr of type 44
Object: \ctu_ddr1_dram_cken_dl of type 44
Object: \ctu_ddr1_dll_delayctr of type 44
Object: \ctu_ddr0_dram_cken_dl of type 44
Object: \ctu_ddr0_dll_delayctr of type 44
Object: \ctu_ddr0_iodll_rst_l of type 44
Object: \ctu_ddr1_iodll_rst_l of type 44
Object: \ctu_ddr2_iodll_rst_l of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \start_clk_dl of type 44
Object: \ctu_dram13_cken_cl of type 44
Object: \ctu_dram02_cken_cl of type 44
Object: \ctu_dll3_byp_val_jl of type 44
Object: \ctu_dll3_byp_l_jl of type 44
Object: \ctu_dll2_byp_val_jl of type 44
Object: \ctu_dll2_byp_l_jl of type 44
Object: \ctu_dll1_byp_val_jl of type 44
Object: \ctu_dll1_byp_l_jl of type 44
Object: \ctu_dll0_byp_val_jl of type 44
Object: \ctu_dll0_byp_l_jl of type 44
Object: \ctu_ddr3_iodll_rst_jl_l of type 44
Object: \ctu_ddr3_dll_delayctr_jl of type 44
Object: \ctu_ddr3_cken_cl of type 44
Object: \ctu_ddr2_iodll_rst_jl_l of type 44
Object: \ctu_ddr2_dll_delayctr_jl of type 44
Object: \ctu_ddr2_cken_cl of type 44
Object: \ctu_ddr1_iodll_rst_jl_l of type 44
Object: \ctu_ddr1_dll_delayctr_jl of type 44
Object: \ctu_ddr1_cken_cl of type 44
Object: \ctu_ddr0_iodll_rst_jl_l of type 44
Object: \ctu_ddr0_dll_delayctr_jl of type 44
Object: \ctu_ddr0_cken_cl of type 44
Object: \coin_edge of type 44
Object: \cmp_clk of type 44
Object: \jbus_rx_sync of type 44
Object: \start_clk_cl of type 44
Object: \io_pwron_rst_l of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \u_start_clk_dl of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst_l of type 44
Object: \clk of type 44
Object: \u_ctu_dram02_dram_cken of type 32
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \ctu_dram_tx_sync_early of type 44
Object: \presyncdata of type 44
Object: \u_ctu_dram13_dram_cken of type 32
Object: \u_ctu_ddr0_dll_delayctr of type 32
Object: \jbus_rx_sync of type 44
Object: \syncdata of type 44
Object: \cmp_clk of type 44
Object: \coin_edge of type 44
Object: \arst_l of type 44
Object: \presyncdata of type 44
Object: \u_ctu_ddr1_dll_delayctr of type 32
Object: \u_ctu_ddr2_dll_delayctr of type 32
Object: \u_ctu_ddr3_dll_delayctr of type 32
Object: \u_ctu_dll0_byp_l of type 32
Object: \u_ctu_dll1_byp_l of type 32
Object: \u_ctu_dll2_byp_l of type 32
Object: \u_ctu_dll3_byp_l of type 32
Object: \u_ctu_dll0_byp_val of type 32
Object: \u_ctu_dll1_byp_val of type 32
Object: \u_ctu_dll2_byp_val of type 32
Object: \u_ctu_dll3_byp_val of type 32
Object: \u_ctu_ddr0_dram_cken of type 32
Object: \u_ctu_ddr1_dram_cken of type 32
Object: \u_ctu_ddr2_dram_cken of type 32
Object: \u_ctu_ddr3_dram_cken of type 32
Object: \u_ctu_ddr0_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr1_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr2_iodll_rst_dl_l of type 32
Object: \u_ctu_ddr3_iodll_rst_dl_l of type 32
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \work_ctu_clsp_synch_jldl of type 32
Object:  of type 8
Object: \jbus_rx_sync_gated of type 608
Object: \jbus_rx_sync_gated of type 36
Object:  of type 39
Object: \jbus_rx_sync of type 608
Object: \start_clk_cl of type 608
Object: \jbus_rx_sync_gated of type 36
Object: \ctu_dram13_dram_cken_dl of type 36
Object: \ctu_dram02_dram_cken_dl of type 36
Object: \ctu_dll3_byp_val of type 36
Object: \ctu_dll3_byp_l of type 36
Object: \ctu_dll2_byp_val of type 36
Object: \ctu_dll2_byp_l of type 36
Object: \ctu_dll1_byp_val of type 36
Object: \ctu_dll1_byp_l of type 36
Object: \ctu_dll0_byp_val of type 36
Object: \ctu_dll0_byp_l of type 36
Object: \ctu_ddr3_dram_cken_dl of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \ctu_ddr2_dram_cken_dl of type 36
Object: \ctu_ddr2_dll_delayctr of type 36
Object: \ctu_ddr1_dram_cken_dl of type 36
Object: \ctu_ddr1_dll_delayctr of type 36
Object: \ctu_ddr0_dram_cken_dl of type 36
Object: \ctu_ddr0_dll_delayctr of type 36
Object: \ctu_ddr0_iodll_rst_l of type 36
Object: \ctu_ddr1_iodll_rst_l of type 36
Object: \ctu_ddr2_iodll_rst_l of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \start_clk_dl of type 36
Object: \ctu_dram13_cken_cl of type 36
Object: \ctu_dram02_cken_cl of type 36
Object: \ctu_dll3_byp_val_jl of type 36
Object: \ctu_dll3_byp_l_jl of type 36
Object: \ctu_dll2_byp_val_jl of type 36
Object: \ctu_dll2_byp_l_jl of type 36
Object: \ctu_dll1_byp_val_jl of type 36
Object: \ctu_dll1_byp_l_jl of type 36
Object: \ctu_dll0_byp_val_jl of type 36
Object: \ctu_dll0_byp_l_jl of type 36
Object: \ctu_ddr3_iodll_rst_jl_l of type 36
Object: \ctu_ddr3_dll_delayctr_jl of type 36
Object: \ctu_ddr3_cken_cl of type 36
Object: \ctu_ddr2_iodll_rst_jl_l of type 36
Object: \ctu_ddr2_dll_delayctr_jl of type 36
Object: \ctu_ddr2_cken_cl of type 36
Object: \ctu_ddr1_iodll_rst_jl_l of type 36
Object: \ctu_ddr1_dll_delayctr_jl of type 36
Object: \ctu_ddr1_cken_cl of type 36
Object: \ctu_ddr0_iodll_rst_jl_l of type 36
Object: \ctu_ddr0_dll_delayctr_jl of type 36
Object: \ctu_ddr0_cken_cl of type 36
Object: \coin_edge of type 36
Object: \cmp_clk of type 36
Object: \jbus_rx_sync of type 36
Object: \start_clk_cl of type 36
Object: \io_pwron_rst_l of type 36
Object: \ctu_dram_tx_sync_early of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c0c60] str=&#39;\work_ctu_clsp_synch_jldl&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c0f00] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c1370] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c1550] str=&#39;\ctu_dll3_byp_val&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1710] str=&#39;\ctu_dll3_byp_l&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c18b0] str=&#39;\ctu_dll2_byp_val&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1a70] str=&#39;\ctu_dll2_byp_l&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1c30] str=&#39;\ctu_dll1_byp_val&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c1df0] str=&#39;\ctu_dll1_byp_l&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c1fb0] str=&#39;\ctu_dll0_byp_val&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c2200] str=&#39;\ctu_dll0_byp_l&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c23c0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c2580] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c2740] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2900] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2ac0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2c80] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c2e40] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c3110] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c3290] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c3410] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c35f0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c37b0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x36c3970] str=&#39;\start_clk_dl&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3b30] str=&#39;\ctu_dram13_cken_cl&#39; input port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3cf0] str=&#39;\ctu_dram02_cken_cl&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3eb0] str=&#39;\ctu_dll3_byp_val_jl&#39; input port=26
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c4070] str=&#39;\ctu_dll3_byp_l_jl&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c4230] str=&#39;\ctu_dll2_byp_val_jl&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c43f0] str=&#39;\ctu_dll2_byp_l_jl&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c45b0] str=&#39;\ctu_dll1_byp_val_jl&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c4770] str=&#39;\ctu_dll1_byp_l_jl&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c4930] str=&#39;\ctu_dll0_byp_val_jl&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4af0] str=&#39;\ctu_dll0_byp_l_jl&#39; input port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4ec0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input port=34
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4fe0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c5160] str=&#39;\ctu_ddr3_cken_cl&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c5300] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c54c0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5680] str=&#39;\ctu_ddr2_cken_cl&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5840] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input port=40
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5a00] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input port=41
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5bc0] str=&#39;\ctu_ddr1_cken_cl&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5d80] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5f40] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6100] str=&#39;\ctu_ddr0_cken_cl&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c62c0] str=&#39;\coin_edge&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6480] str=&#39;\cmp_clk&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6640] str=&#39;\jbus_rx_sync&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6800] str=&#39;\start_clk_cl&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x36c69c0] str=&#39;\io_pwron_rst_l&#39; input port=50
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; input port=51
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c6d40] str=&#39;\u_start_clk_dl&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7650] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7770] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7890] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7a90] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7bb0] str=&#39;\start_clk_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7db0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7ed0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c80f0] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c8210] str=&#39;\start_clk_cl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c8480] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c85a0] str=&#39;\cmp_clk&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c87a0] str=&#39;\u_ctu_dram02_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c9000] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9120] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9240] str=&#39;\ctu_dram02_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9480] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c95a0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c97a0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c98c0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9ae0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9c00] str=&#39;\ctu_dram02_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36c9e50] str=&#39;\u_ctu_dram13_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c9fd0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca130] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca250] str=&#39;\ctu_dram13_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca4b0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca5d0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca7d0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca8f0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36cab10] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36cac30] str=&#39;\ctu_dram13_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cae80] str=&#39;\u_ctu_ddr0_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb960] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cba80] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbba0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbde0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbf00] str=&#39;\ctu_ddr0_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc100] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc220] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc440] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc560] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc7d0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc8f0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36ccb10] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36ccc30] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cce30] str=&#39;\u_ctu_ddr1_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36ccfb0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd110] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd230] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd490] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd5b0] str=&#39;\ctu_ddr1_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd7b0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd8d0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdaf0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdc10] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cde80] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdfa0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36ce1c0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36ce2e0] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce4e0] str=&#39;\u_ctu_ddr2_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36ce660] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce7c0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce8e0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ceb40] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cec60] str=&#39;\ctu_ddr2_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cee60] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cef80] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf1a0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf2c0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf530] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf650] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf870] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf990] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cfb90] str=&#39;\u_ctu_ddr3_dll_delayctr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cfd10] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cfe70] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cff90] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d01f0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0310] str=&#39;\ctu_ddr3_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0510] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0630] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0850] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0970] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0be0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0d00] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0f20] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d1040] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1240] str=&#39;\u_ctu_dll0_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d13c0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1520] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1640] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d18a0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d19c0] str=&#39;\ctu_dll0_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1bc0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1ce0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1f00] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d2020] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d2290] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d23b0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d25d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d26f0] str=&#39;\ctu_dll0_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d28f0] str=&#39;\u_ctu_dll1_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d2a70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2bd0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2cf0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2f50] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3070] str=&#39;\ctu_dll1_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3270] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3390] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d35b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d36d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3940] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3a60] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3c80] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3da0] str=&#39;\ctu_dll1_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d3f40] str=&#39;\u_ctu_dll2_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d4060] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4180] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d42a0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d43c0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d44e0] str=&#39;\ctu_dll2_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4600] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4720] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4840] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4960] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4a80] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4ba0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4cc0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4de0] str=&#39;\ctu_dll2_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d4f00] str=&#39;\u_ctu_dll3_byp_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d5020] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5140] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5260] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5380] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d54a0] str=&#39;\ctu_dll3_byp_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d55c0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d56e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5860] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5980] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5bb0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5cd0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5eb0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5fd0] str=&#39;\ctu_dll3_byp_l_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d61b0] str=&#39;\u_ctu_dll0_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d6330] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6450] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6570] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6790] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d68b0] str=&#39;\ctu_dll0_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6a90] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6bb0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6d90] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6eb0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d70e0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d7200] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d73e0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d7500] str=&#39;\ctu_dll0_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d76e0] str=&#39;\u_ctu_dll1_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d7860] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7980] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7aa0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7cc0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7de0] str=&#39;\ctu_dll1_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7fc0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d80e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d82c0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d83e0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8610] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8730] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8910] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8a30] str=&#39;\ctu_dll1_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8c10] str=&#39;\u_ctu_dll2_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d8d90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8eb0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8fd0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d91f0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9310] str=&#39;\ctu_dll2_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d94f0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9610] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d97f0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9910] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9b40] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9c60] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9e40] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9f60] str=&#39;\ctu_dll2_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36c4cb0] str=&#39;\u_ctu_dll3_byp_val&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36da4f0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da610] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da730] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da850] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da970] str=&#39;\ctu_dll3_byp_val&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36daa90] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dabb0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dacd0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dadf0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dafc0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db0e0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db2c0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db3e0] str=&#39;\ctu_dll3_byp_val_jl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db5c0] str=&#39;\u_ctu_ddr0_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36db740] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db860] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db980] str=&#39;\ctu_ddr0_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbba0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbcc0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbea0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbfc0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dc1a0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dc2c0] str=&#39;\ctu_ddr0_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc4f0] str=&#39;\u_ctu_ddr1_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dc670] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc790] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc8b0] str=&#39;\ctu_ddr1_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcad0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcbf0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcdd0] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcef0] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dd0d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dd1f0] str=&#39;\ctu_ddr1_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd420] str=&#39;\u_ctu_ddr2_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dd5a0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd6c0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd7e0] str=&#39;\ctu_ddr2_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dda00] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36ddb20] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36ddd00] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dde20] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36de000] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36de120] str=&#39;\ctu_ddr2_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de350] str=&#39;\u_ctu_ddr3_dram_cken&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de4d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de5f0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de710] str=&#39;\ctu_ddr3_dram_cken_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de930] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36dea50] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36dec30] str=&#39;\ctu_dram_tx_sync_early&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36ded50] str=&#39;\ctu_dram_tx_sync_early&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36def30] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36df050] str=&#39;\ctu_ddr3_cken_cl&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df280] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36df400] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df520] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df640] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df860] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df980] str=&#39;\ctu_ddr0_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfb60] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfc80] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfe60] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dff80] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e01b0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e02d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e04b0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e05d0] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e07b0] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e0930] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0a50] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0b70] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0d90] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0eb0] str=&#39;\ctu_ddr1_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1090] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e11b0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1390] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e14b0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e16e0] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1800] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1a20] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1b40] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e1d40] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e1ec0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2020] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2140] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e23a0] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e24c0] str=&#39;\ctu_ddr2_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e26c0] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e27e0] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2a00] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2b20] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2d90] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2eb0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e30d0] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e31f0] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e33f0] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e3570] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e36d0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e37f0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3a50] str=&#39;\syncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3b70] str=&#39;\ctu_ddr3_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3d70] str=&#39;\cmp_clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3e90] str=&#39;\cmp_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e40b0] str=&#39;\coin_edge&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e41d0] str=&#39;\coin_edge&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4440] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4560] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4780] str=&#39;\presyncdata&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e48a0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e4d90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e4eb0] str=&#39;\jbus_rx_sync_gated&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e5270]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e53b0] str=&#39;\jbus_rx_sync&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e55b0] str=&#39;\start_clk_cl&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c0c60] str=&#39;\work_ctu_clsp_synch_jldl&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c0f00] str=&#39;\ctu_dram13_dram_cken_dl&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c1370] str=&#39;\ctu_dram02_dram_cken_dl&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:30</a>.0-30.0&gt; [0x36c1550] str=&#39;\ctu_dll3_byp_val&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1710] str=&#39;\ctu_dll3_byp_l&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c18b0] str=&#39;\ctu_dll2_byp_val&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1a70] str=&#39;\ctu_dll2_byp_l&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:31</a>.0-31.0&gt; [0x36c1c30] str=&#39;\ctu_dll1_byp_val&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c1df0] str=&#39;\ctu_dll1_byp_l&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c1fb0] str=&#39;\ctu_dll0_byp_val&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-32" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:32</a>.0-32.0&gt; [0x36c2200] str=&#39;\ctu_dll0_byp_l&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c23c0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c2580] str=&#39;\ctu_ddr3_dll_delayctr&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:33</a>.0-33.0&gt; [0x36c2740] str=&#39;\ctu_ddr2_dram_cken_dl&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2900] str=&#39;\ctu_ddr2_dll_delayctr&#39; output reg basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2ac0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; output reg basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:34</a>.0-34.0&gt; [0x36c2c80] str=&#39;\ctu_ddr1_dll_delayctr&#39; output reg basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c2e40] str=&#39;\ctu_ddr0_dram_cken_dl&#39; output reg basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c3110] str=&#39;\ctu_ddr0_dll_delayctr&#39; output reg basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:35</a>.0-35.0&gt; [0x36c3290] str=&#39;\ctu_ddr0_iodll_rst_l&#39; output reg basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c3410] str=&#39;\ctu_ddr1_iodll_rst_l&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c35f0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:36</a>.0-36.0&gt; [0x36c37b0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:37</a>.0-37.0&gt; [0x36c3970] str=&#39;\start_clk_dl&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3b30] str=&#39;\ctu_dram13_cken_cl&#39; input basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3cf0] str=&#39;\ctu_dram02_cken_cl&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-39" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:39</a>.0-39.0&gt; [0x36c3eb0] str=&#39;\ctu_dll3_byp_val_jl&#39; input basic_prep port=26 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c4070] str=&#39;\ctu_dll3_byp_l_jl&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c4230] str=&#39;\ctu_dll2_byp_val_jl&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-40" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:40</a>.0-40.0&gt; [0x36c43f0] str=&#39;\ctu_dll2_byp_l_jl&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c45b0] str=&#39;\ctu_dll1_byp_val_jl&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c4770] str=&#39;\ctu_dll1_byp_l_jl&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-41" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:41</a>.0-41.0&gt; [0x36c4930] str=&#39;\ctu_dll0_byp_val_jl&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4af0] str=&#39;\ctu_dll0_byp_l_jl&#39; input basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4ec0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; input basic_prep port=34 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-42" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:42</a>.0-42.0&gt; [0x36c4fe0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; input basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c5160] str=&#39;\ctu_ddr3_cken_cl&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c5300] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; input basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-43" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:43</a>.0-43.0&gt; [0x36c54c0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5680] str=&#39;\ctu_ddr2_cken_cl&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5840] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; input basic_prep port=40 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-44" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:44</a>.0-44.0&gt; [0x36c5a00] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; input basic_prep port=41 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5bc0] str=&#39;\ctu_ddr1_cken_cl&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5d80] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-45" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:45</a>.0-45.0&gt; [0x36c5f40] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6100] str=&#39;\ctu_ddr0_cken_cl&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c62c0] str=&#39;\coin_edge&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6480] str=&#39;\cmp_clk&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6640] str=&#39;\jbus_rx_sync&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-46" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:46</a>.0-46.0&gt; [0x36c6800] str=&#39;\start_clk_cl&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x36c69c0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=50 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-47" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:47</a>.0-47.0&gt; [0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; input basic_prep port=51 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c6d40] str=&#39;\u_start_clk_dl&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7650] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7770] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7890 -&gt; 0x36c6800] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7a90] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7bb0 -&gt; 0x36c3970] str=&#39;\start_clk_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7db0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c7ed0 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c80f0] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c8210 -&gt; 0x36c6800] str=&#39;\start_clk_cl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c8480] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-117" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:117</a>.0-117.0&gt; [0x36c85a0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c87a0] str=&#39;\u_ctu_dram02_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c9000] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9120] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9240 -&gt; 0x36c1370] str=&#39;\ctu_dram02_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9480] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c95a0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c97a0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c98c0 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9ae0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-132" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:132</a>.0-132.0&gt; [0x36c9c00 -&gt; 0x36c3cf0] str=&#39;\ctu_dram02_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36c9e50] str=&#39;\u_ctu_dram13_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c9fd0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca130] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca250 -&gt; 0x36c0f00] str=&#39;\ctu_dram13_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca4b0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca5d0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca7d0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36ca8f0 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36cab10] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-139" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:139</a>.0-139.0&gt; [0x36cac30 -&gt; 0x36c3b30] str=&#39;\ctu_dram13_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cae80] str=&#39;\u_ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb960] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cba80] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbba0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbde0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cbf00 -&gt; 0x36c3110] str=&#39;\ctu_ddr0_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc100] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc220 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc440] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc560 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc7d0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36cc8f0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36ccb10] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-156" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:156</a>.0-156.0&gt; [0x36ccc30 -&gt; 0x36c5f40] str=&#39;\ctu_ddr0_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cce30] str=&#39;\u_ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36ccfb0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd110] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd230 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd490] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd5b0 -&gt; 0x36c2c80] str=&#39;\ctu_ddr1_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd7b0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cd8d0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdaf0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdc10 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cde80] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36cdfa0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36ce1c0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-166" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:166</a>.0-166.0&gt; [0x36ce2e0 -&gt; 0x36c5a00] str=&#39;\ctu_ddr1_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce4e0] str=&#39;\u_ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36ce660] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce7c0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ce8e0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36ceb40] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cec60 -&gt; 0x36c2900] str=&#39;\ctu_ddr2_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cee60] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cef80 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf1a0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf2c0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf530] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf650 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf870] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-176" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:176</a>.0-176.0&gt; [0x36cf990 -&gt; 0x36c54c0] str=&#39;\ctu_ddr2_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cfb90] str=&#39;\u_ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cfd10] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cfe70] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36cff90 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d01f0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0310 -&gt; 0x36c2580] str=&#39;\ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0510] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0630 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0850] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0970 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0be0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0d00 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d0f20] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-186" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:186</a>.0-186.0&gt; [0x36d1040 -&gt; 0x36c4fe0] str=&#39;\ctu_ddr3_dll_delayctr_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1240] str=&#39;\u_ctu_dll0_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d13c0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1520] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1640 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d18a0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d19c0 -&gt; 0x36c2200] str=&#39;\ctu_dll0_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1bc0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1ce0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d1f00] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d2020 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d2290] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d23b0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d25d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-205" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:205</a>.0-205.0&gt; [0x36d26f0 -&gt; 0x36c4af0] str=&#39;\ctu_dll0_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d28f0] str=&#39;\u_ctu_dll1_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d2a70] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2bd0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2cf0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d2f50] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3070 -&gt; 0x36c1df0] str=&#39;\ctu_dll1_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3270] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3390 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d35b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d36d0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3940] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3a60 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3c80] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-215" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:215</a>.0-215.0&gt; [0x36d3da0 -&gt; 0x36c4770] str=&#39;\ctu_dll1_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d3f40] str=&#39;\u_ctu_dll2_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d4060] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4180] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d42a0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d43c0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d44e0 -&gt; 0x36c1a70] str=&#39;\ctu_dll2_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4600] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4720 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4840] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4960 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4a80] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4ba0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4cc0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-225" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:225</a>.0-225.0&gt; [0x36d4de0 -&gt; 0x36c43f0] str=&#39;\ctu_dll2_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d4f00] str=&#39;\u_ctu_dll3_byp_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d5020] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5140] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5260 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5380] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d54a0 -&gt; 0x36c1710] str=&#39;\ctu_dll3_byp_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d55c0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d56e0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5860] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5980 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5bb0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5cd0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5eb0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-235" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:235</a>.0-235.0&gt; [0x36d5fd0 -&gt; 0x36c4070] str=&#39;\ctu_dll3_byp_l_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d61b0] str=&#39;\u_ctu_dll0_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d6330] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6450] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6570 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6790] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d68b0 -&gt; 0x36c1fb0] str=&#39;\ctu_dll0_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6a90] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6bb0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6d90] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d6eb0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d70e0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d7200 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d73e0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-254" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:254</a>.0-254.0&gt; [0x36d7500 -&gt; 0x36c4930] str=&#39;\ctu_dll0_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d76e0] str=&#39;\u_ctu_dll1_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d7860] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7980] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7aa0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7cc0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7de0 -&gt; 0x36c1c30] str=&#39;\ctu_dll1_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d7fc0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d80e0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d82c0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d83e0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8610] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8730 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8910] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-264" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:264</a>.0-264.0&gt; [0x36d8a30 -&gt; 0x36c45b0] str=&#39;\ctu_dll1_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8c10] str=&#39;\u_ctu_dll2_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36d8d90] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8eb0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d8fd0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d91f0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9310 -&gt; 0x36c18b0] str=&#39;\ctu_dll2_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d94f0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9610 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d97f0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9910 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9b40] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9c60 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9e40] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:274</a>.0-274.0&gt; [0x36d9f60 -&gt; 0x36c4230] str=&#39;\ctu_dll2_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36c4cb0] str=&#39;\u_ctu_dll3_byp_val&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36da4f0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da610] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da730 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da850] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36da970 -&gt; 0x36c1550] str=&#39;\ctu_dll3_byp_val&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36daa90] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dabb0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dacd0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dadf0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36dafc0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db0e0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db2c0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-284" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:284</a>.0-284.0&gt; [0x36db3e0 -&gt; 0x36c3eb0] str=&#39;\ctu_dll3_byp_val_jl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db5c0] str=&#39;\u_ctu_ddr0_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36db740] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db860] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36db980 -&gt; 0x36c2e40] str=&#39;\ctu_ddr0_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbba0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbcc0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbea0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dbfc0 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dc1a0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-301" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:301</a>.0-301.0&gt; [0x36dc2c0 -&gt; 0x36c6100] str=&#39;\ctu_ddr0_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc4f0] str=&#39;\u_ctu_ddr1_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dc670] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc790] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dc8b0 -&gt; 0x36c2ac0] str=&#39;\ctu_ddr1_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcad0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcbf0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcdd0] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dcef0 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dd0d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-308" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:308</a>.0-308.0&gt; [0x36dd1f0 -&gt; 0x36c5bc0] str=&#39;\ctu_ddr1_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd420] str=&#39;\u_ctu_ddr2_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36dd5a0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd6c0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dd7e0 -&gt; 0x36c2740] str=&#39;\ctu_ddr2_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dda00] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36ddb20 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36ddd00] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36dde20 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36de000] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-315" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:315</a>.0-315.0&gt; [0x36de120 -&gt; 0x36c5680] str=&#39;\ctu_ddr2_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de350] str=&#39;\u_ctu_ddr3_dram_cken&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36de4d0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de5f0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de710 -&gt; 0x36c23c0] str=&#39;\ctu_ddr3_dram_cken_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36de930] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36dea50 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36dec30] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36ded50 -&gt; 0x36c6b80] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36def30] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-322" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:322</a>.0-322.0&gt; [0x36df050 -&gt; 0x36c5160] str=&#39;\ctu_ddr3_cken_cl&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df280] str=&#39;\u_ctu_ddr0_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36df400] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df520] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df640 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df860] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36df980 -&gt; 0x36c3290] str=&#39;\ctu_ddr0_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfb60] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfc80 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dfe60] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36dff80 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e01b0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e02d0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e04b0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-338" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:338</a>.0-338.0&gt; [0x36e05d0 -&gt; 0x36c5d80] str=&#39;\ctu_ddr0_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e07b0] str=&#39;\u_ctu_ddr1_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e0930] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0a50] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0b70 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0d90] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e0eb0 -&gt; 0x36c3410] str=&#39;\ctu_ddr1_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1090] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e11b0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1390] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e14b0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e16e0] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1800 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1a20] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-348" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:348</a>.0-348.0&gt; [0x36e1b40 -&gt; 0x36c5840] str=&#39;\ctu_ddr1_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e1d40] str=&#39;\u_ctu_ddr2_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e1ec0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2020] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2140 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e23a0] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e24c0 -&gt; 0x36c35f0] str=&#39;\ctu_ddr2_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e26c0] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e27e0 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2a00] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2b20 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2d90] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e2eb0 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e30d0] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-358" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:358</a>.0-358.0&gt; [0x36e31f0 -&gt; 0x36c5300] str=&#39;\ctu_ddr2_iodll_rst_jl_l&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e33f0] str=&#39;\u_ctu_ddr3_iodll_rst_dl_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36e3570] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e36d0] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e37f0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3a50] str=&#39;\syncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3b70 -&gt; 0x36c37b0] str=&#39;\ctu_ddr3_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3d70] str=&#39;\cmp_clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e3e90 -&gt; 0x36c6480] str=&#39;\cmp_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e40b0] str=&#39;\coin_edge&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e41d0 -&gt; 0x36c62c0] str=&#39;\coin_edge&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4440] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4560 -&gt; 0x36c69c0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e4780] str=&#39;\presyncdata&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:368</a>.0-368.0&gt; [0x36e48a0 -&gt; 0x36c4ec0] str=&#39;\ctu_ddr3_iodll_rst_jl_l&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-110" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:110</a>.0-110.0&gt; [0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e4d90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e4eb0 -&gt; 0x36e4af0] str=&#39;\jbus_rx_sync_gated&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e5270] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e53b0 -&gt; 0x36c6640] str=&#39;\jbus_rx_sync&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_jldl.v.html#l-113" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_jldl.v:113</a>.0-113.0&gt; [0x36e55b0 -&gt; 0x36c6800] str=&#39;\start_clk_cl&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8920] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8a60] str=&#39;\syncdata&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8be0] str=&#39;\cmp_clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8d20] str=&#39;\ctu_dram_tx_sync_early&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8e40] str=&#39;\presyncdata&#39; port=60
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8920] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_cl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8a60] str=&#39;\syncdata&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8be0] str=&#39;\cmp_clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8d20] str=&#39;\ctu_dram_tx_sync_early&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c8e40] str=&#39;\presyncdata&#39; basic_prep port=60 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cafa0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb0e0] str=&#39;\jbus_rx_sync&#39; port=61
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb260] str=&#39;\syncdata&#39; port=62
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb3a0] str=&#39;\cmp_clk&#39; port=63
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb4c0] str=&#39;\coin_edge&#39; port=64
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb5e0] str=&#39;\arst_l&#39; port=65
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb750] str=&#39;\presyncdata&#39; port=66
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cafa0] str=&#39;\work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb0e0] str=&#39;\jbus_rx_sync&#39; basic_prep port=61 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb260] str=&#39;\syncdata&#39; basic_prep port=62 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb3a0] str=&#39;\cmp_clk&#39; basic_prep port=63 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb4c0] str=&#39;\coin_edge&#39; basic_prep port=64 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb5e0] str=&#39;\arst_l&#39; basic_prep port=65 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36cb750] str=&#39;\presyncdata&#39; basic_prep port=66 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_synch_jldl::dffrle_ns&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c6e60] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c6fc0] str=&#39;\din&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7100] str=&#39;\q&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7240] str=&#39;\en&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7360] str=&#39;\rst_l&#39; port=55
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7480] str=&#39;\clk&#39; port=56
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c6e60] str=&#39;\work_ctu_clsp_synch_jldl::dffrle_ns&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c6fc0] str=&#39;\din&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7100] str=&#39;\q&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7240] str=&#39;\en&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7360] str=&#39;\rst_l&#39; basic_prep port=55 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x36c7480] str=&#39;\clk&#39; basic_prep port=56 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_synch_jldl::ctu_synch_jl_dl&#39; referenced in module `work_ctu_clsp_synch_jldl&#39; in cell `u_ctu_ddr3_iodll_rst_dl_l&#39; does not have a port named &#39;presyncdata&#39;.

</pre>
</body>