0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/alu_test.sv,1671202205,systemVerilog,,,,alu_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller.sv,1671308248,systemVerilog,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller_test.sv;C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/data_memory.sv;C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory.sv;C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/register_file.sv,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/data_memory.sv,,controller,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller_test.sv,1671276770,systemVerilog,,,,controller_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/data_memory.sv,1671229276,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory.sv,,data_memory,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/data_memory_test.sv,1671199292,systemVerilog,,,,data_memory_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory.sv,1671302817,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/register_file.sv,,instruction_memory,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory_test.sv,1671307910,systemVerilog,,,,instruction_memory_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/register_file.sv,1671229038,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sim_1/new/basys_man_test.sv,,register_file,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/register_file_test.sv,1671200222,systemVerilog,,,,register_file_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sim_1/new/basys_man_test.sv,1671313513,systemVerilog,,,,basys_man_test,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sources_1/new/basys_man.sv,1671317024,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller.sv,,basys_man,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sources_1/new/clock_divider.sv,1671293378,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/controller.sv,,clock_divider,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/simple_cpu.srcs/sources_1/new/debouncer.sv,1671300091,systemVerilog,,C:/Users/RYZEN/Desktop/codes/vivado/simple_cpu/instruction_memory.sv,,debouncer,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
