---
title: >-
  JSSC-2020 A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset
  Calibration Amplifier
toc: true
tags:
  - JSSC
  - 2020
  - SAR ADC
  - UTAustin
abbrlink: 54718
date: 2020-12-28 22:50:45
---

![keypoints](https://api2.mubu.com/v3/document_image/95c473b7-6cdc-4ce2-964e-2321feb7f937-216525.jpg) \

##### Full Citation

D. Li, Z. Zhu, J. Liu, H. Zhuang, Y. Yang and N. Sun, "**A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration**," in IEEE Journal of Solid-State Circuits, vol. 55, no. 11, pp. 3051-3063, Nov. 2020, doi: 10.1109/JSSC.2020.3011753.
[IEEE Link](https://ieeexplore.ieee.org/document/9159692) \

## Keypoints
- 2-3-3 bits/cycle operation
  - only 2 CDACs: 1 SIG-DAC and 1 REF-DAC
  - 7 comparators
- embedding gain inside the two-path comparators
- build-in redundancy: 8-2-0 LSBs
- on-chip background offset calibration
  - zero-input
  - extra calibration phase



## Background
- high-speed ADCs → multi-bit/cycle SAR ADC
  - several SIG-DACs
    - reduce number of CDACs by interpolation
    - large input loading and area
  - SIG-DAC + REF-DAC
    - additional CDACs for more bits/cycle
  - RDAC
    - static power
    - dedicated gain calibration
    - common-mode variations

## Details
- **<u>multi-bit/cycle operation</u>**
  - input signal sampled on SIG-DAC; REF-DAC generates thresholds
  - generate multiple threshold like flash ADC
  M-bit/cycle needs (2^M-1) thresholds
  - full range of each cycle scales down
  8b, VFS1 = ±128(2b), VFS1 = ±32(3b), VFS2 = ±4(3b)
  - generate residual voltage Vres by subtract quantized output
  - redundancy helps to resist gain/offset/unsettling error

- **<u>proposed M-bit/cycle</u>**
  - thresholds generation
    - embedding the relative gain in comparators by size ratio
    - gain error analysis: wide range/gain → large nonlinearity
  - 7b resolution with redundancy
    - considerations
      - small input of the comparator→ small gain variation
      - less bit/cycle → small gain
      - error range → requirement of the redundancy
    - proposed structure: 2-3-3 bits
      - 1 SIG-DAC, 1 REF-DAC, 7 comparators
      - thresholds of 3-bit cycle: -3, -2, -1, 0, 1, 2, 3
      - G1=1, R1=16 LSB; G2=1,2,3, R2=2; G3=1,2,3, R3=0
  - kick-back reduction
    - cascaded transistors
    - direct grounded input pair

  - <u>**background offset calibration**</u>
      - switched-capacitor based integrator tunes the calibration pair
      - fast convergence: minimum cap and switches
      - small fluctuation: pulse width decrease as comparator resolve time increase



![topology and encoding](https://api2.mubu.com/v3/document_image/8d1e15ae-e560-4fac-922b-649392497bd3-216525.jpg) \

![full architecture and timing](https://api2.mubu.com/v3/document_image/48680a9a-f7f6-4da3-b984-9b7e1e2cd631-216525.jpg) \

![offset calibration](https://api2.mubu.com/v3/document_image/a7b29223-afb8-4d6b-aa97-a1efdcb85939-216525.jpg) \

## **Conclusion**

- **TECH** 40nm \
- **RES** 7-bit \
- **SAMPLING RATE** 900MS/s \
- **POWER** 2.6 mW@1.1V \
- **DNL** +0.6/-0.7LSB \
- **INL** +0.6/-0.8 LSB \
- **SNDR** 39.7 dB \
- **FOM_W** 36.6 fJ/conv.-step \

## **Important Reference**
>
> *REF-DAC for multi-bit/cycle* 
> - \[9\] H.-K. Hong et al., “An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2013, pp. 470–471. \
>
> *conference paper  CICC 2019* 
>
> - \[15\] D. Li, J. Liu, H. Zhuang, Z. Zhu, Y. Yang, and N. Sun, “A 7b 2.6 mW 900MS/s nonbinary 2-then-3b/cycle SAR ADC with background offset calibration,” in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Apr. 2019, pp. 1–4. \
>
> *switched-cap offset calibration* 
>
> - \[22\] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, “A low-noise self-calibrating dynamic comparator for high-speed ADCs,” in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2008, pp. 269–272. \
