Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan  8 11:49:43 2021
| Host         : monx-PC running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |              40 |           11 |
| Yes          | No                    | Yes                    |              50 |           15 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                       Enable Signal                                      |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  design_1_i/UART_TX_0/inst/o_TX_Done |                                                                                          | design_1_i/UART_RX_0/inst/o_Send_command         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out2  |                                                                                          | design_1_i/UART_RX_0/inst/o_Send_command         |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].record_delay_counter[3]_i_1_n_0 | design_1_i/UART_RX_0/inst/o_Send_command         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/UART_RX_0/inst/r_Clk_Count[4]_i_2_n_0                                         | design_1_i/UART_RX_0/inst/r_Clk_Count[4]_i_1_n_0 |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/UART_TX_0/inst/r_Clk_Count[4]_i_2_n_0                                         | design_1_i/UART_TX_0/inst/r_Bit_Index            |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/UART_RX_0/inst/r_RX_Full_Data[7]_i_1_n_0                                      |                                                  |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/UART_RX_0/inst/r_RX_Full_Data[15]_i_1_n_0                                     |                                                  |                2 |              8 |
|  design_1_i/UART_TX_0/inst/o_TX_Done | design_1_i/MPairStorageControll_0/inst/IntRdAddr[0][10]_i_1_n_0                          | design_1_i/UART_RX_0/inst/o_Send_command         |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out3  |                                                                                          |                                                  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntDataIn[11]_i_1_n_0           |                                                  |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                          | design_1_i/UART_RX_0/inst/r_RX_Byte_0            |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/UART_TX_0/inst/r_TX_Data_LSB                                                  |                                                  |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].rep_delay_counter[0]_i_1_n_0    | design_1_i/UART_RX_0/inst/o_Send_command         |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                          |                                                  |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out2  | design_1_i/MPairStorageControll_0/inst/g_GENERATE_FOR[0].IntWrAddr[0][10]_i_1_n_0        | design_1_i/UART_RX_0/inst/o_Send_command         |                6 |             22 |
+--------------------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


