E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v {1 {vlog -work work -vopt -stats=none E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Decode

Top level modules:
	Decode

} {} {}} E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v {1 {vlog -work work -vopt -stats=none E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode_tb.v
Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
-- Compiling module Decode_tb

Top level modules:
	Decode_tb

} {} {}}
