Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  8 11:26:49 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   199 |
|    Minimum number of control sets                        |   199 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   720 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   199 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    12 |
| >= 16              |   147 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             748 |          242 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             121 |           42 |
| Yes          | No                    | No                     |            5702 |         1347 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6933 |         2264 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                  Enable Signal                                                                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out2 | xvga1/hreset                                                                                                                                    | xvga1/vcount_out0                           |                1 |              1 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/filt_out[0]_i_1_n_0                                                                                                                 |                                             |                1 |              1 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/ii[2]_i_2__3_n_0                                                                                                         | FM_stage_1/FM_BP_sec_3/SS[0]                |                2 |              4 |
|  clkdivider/inst/clk_out1 |                                                                                                                                                 | AM_peak_detect/extrema[33]_i_1_n_0          |                1 |              4 |
|  clkdivider/inst/clk_out2 | my_height/height_out_audio                                                                                                                      | my_height/height_out_audio[8]_i_1_n_0       |                1 |              4 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/sample_ready                                                                                                               | sw_IBUF[15]                                 |                2 |              5 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/ii[2]_i_2__2_n_0                                                                                                         | FM_stage_1/FM_BP_sec_2/SS[0]                |                2 |              5 |
|  clkdivider/inst/clk_out2 | my_trigger/height_out_signal[11]_i_2_n_0                                                                                                        | my_trigger/height_out_signal[11]_i_1__0_n_0 |                1 |              5 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/ii[2]_i_2__1_n_0                                                                                                         | FM_stage_1/FM_BP_sec_1/SS[0]                |                3 |              5 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/ii[2]_i_2__0_n_0                                                                                                         | AD9220/SS[0]                                |                2 |              5 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_3                                                                                       |                                             |                5 |              5 |
|  clkdivider/inst/clk_out2 | my_buffer/FSM_sequential_state[3]_i_1_n_0                                                                                                       |                                             |                2 |              6 |
|  clkdivider/inst/clk_out2 | my_trigger/height_out_signal[11]_i_2_n_0                                                                                                        | my_trigger/height_out_signal[10]_i_1_n_0    |                1 |              7 |
|  clkdivider/inst/clk_out2 | my_height/height_out_audio                                                                                                                      | my_height/height_out_audio[11]_i_1__0_n_0   |                2 |              7 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                        |                                             |                1 |              7 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_2                                                                                       |                                             |                5 |              7 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                                                       |                                             |                3 |              8 |
|  clkdivider/inst/clk_out2 | my_height/height_out_signal[11]_i_1_n_0                                                                                                         |                                             |                4 |              9 |
|  clkdivider/inst/clk_out2 | xvga1/hreset                                                                                                                                    |                                             |                2 |              9 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                                                       |                                             |                6 |              9 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/ii[2]_i_1__3_n_0                                                                                                                    |                                             |                6 |              9 |
|  clkdivider/inst/clk_out2 | my_buffer/frame1_addr[9]_i_1_n_0                                                                                                                |                                             |                4 |             10 |
|  clkdivider/inst/clk_out2 | my_buffer/frame2_addr[9]_i_1_n_0                                                                                                                |                                             |                4 |             10 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                         |                                             |                5 |             10 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                    |                                             |                5 |             10 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                              |                                             |                4 |             10 |
|  clkdivider/inst/clk_out2 | my_trigger/height_out_audio                                                                                                                     |                                             |                3 |             10 |
|  clkdivider/inst/clk_out2 |                                                                                                                                                 | xvga1/hreset                                |                5 |             11 |
|  clkdivider/inst/clk_out1 | AD9220/trigger_reg_0                                                                                                                            | sw_IBUF[15]                                 |                5 |             12 |
|  clkdivider/inst/clk_out1 | AD9220/fwe                                                                                                                                      |                                             |                3 |             12 |
|  clkdivider/inst/clk_out1 | bram_to_fft_0/send_count                                                                                                                        | vsync_ltp/last_level_reg_0                  |                3 |             12 |
|  clkdivider/inst/clk_out1 | vsync_synchronize/out_reg_1                                                                                                                     |                                             |                3 |             12 |
|  clkdivider/inst/clk_out1 |                                                                                                                                                 | condition_AM_for_DAC/count[0]_i_1__10_n_0   |                3 |             12 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                       |                                             |                2 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/counter                                                                                                                               | my_buffer/write_frame10                     |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/data_to_frame1[11]_i_1_n_0                                                                                                            | my_buffer/write_frame10                     |                2 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/data_to_frame2[11]_i_1_n_0                                                                                                            | my_buffer/write_frame10                     |                3 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/signal_out[11]_i_1_n_0                                                                                                                | my_buffer/write_frame10                     |                5 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/trigger_counter                                                                                                                       | my_buffer/trigger_counter0                  |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_period/period_out[0]_i_2_n_0                                                                                                                 | my_period/period_out0                       |                3 |             12 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                             |                6 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                      |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                            |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                             |                5 |             14 |
|  clkdivider/inst/clk_out1 | bram_to_fft_0/frame_tdata[15]_i_1_n_0                                                                                                           |                                             |                6 |             16 |
|  clkdivider/inst/clk_out1 | fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE                                                                       |                                             |                5 |             16 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                       |                                             |                3 |             17 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                         |                                             |                4 |             17 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                    |                                             |                3 |             17 |
|  clkdivider/inst/clk_out1 | adjust_frequency/center_frequency_out[17]_i_2_n_0                                                                                               | adjust_frequency/center_frequency_out0      |                5 |             18 |
|  clkdivider/inst/clk_out1 | encoder3_sw_debounce/count                                                                                                                      | encoder3_sw_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder1_dt_debounce/count                                                                                                                      | encoder1_dt_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder2_sw_debounce/count                                                                                                                      | encoder2_sw_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder1_clk_debounce/count                                                                                                                     | encoder1_clk_synchronize/out_reg_0          |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder2_dt_debounce/count                                                                                                                      | encoder2_dt_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder2_clk_debounce/count                                                                                                                     | encoder2_clk_synchronize/out_reg_0          |                5 |             20 |
|  clkdivider/inst/clk_out1 | encoder3_clk_debounce/count                                                                                                                     | encoder3_clk_synchronize/out_reg_0          |                5 |             20 |
|  clkdivider/inst/clk_out1 | encoder3_dt_debounce/count                                                                                                                      | encoder3_dt_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out2 | encoder1_sw_debounce/count                                                                                                                      | encoder1_sw_synchronize/out_reg_0           |                5 |             20 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[7][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                9 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/filt_out[33]_i_1__0_n_0                                                                                                  |                                             |                7 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[0][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                7 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[1][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |               10 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[2][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                5 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[3][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                4 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[7][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |               10 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[4][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                4 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[5][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                4 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[0][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                5 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[5][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                9 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[4][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |               12 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[3][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                9 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[2][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                6 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[1][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                9 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[0][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                8 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/filt_out[33]_i_1__1_n_0                                                                                                  |                                             |                7 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[7][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |               11 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x[6][23]_i_1__0_n_0                                                                                                      | sw_IBUF[15]                                 |                6 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[1][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                4 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[2][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                5 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[3][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |               10 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[4][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                8 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[5][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                8 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x[6][23]_i_1__2_n_0                                                                                                      | sw_IBUF[15]                                 |                5 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x[6][23]_i_1__1_n_0                                                                                                      | sw_IBUF[15]                                 |                8 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/filt_out[33]_i_1_n_0                                                                                                     |                                             |                7 |             23 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[7][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |               13 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[6][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                7 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[5][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                5 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[4][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                6 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[3][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                6 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[2][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                5 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[1][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                7 |             24 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x[0][23]_i_1_n_0                                                                                                         | sw_IBUF[15]                                 |                6 |             24 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/avg[27]_i_1_n_0                                                                                                            |                                             |                7 |             28 |
|  clkdivider/inst/clk_out2 | adjust_frequency/E[0]                                                                                                                           |                                             |               10 |             29 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[5][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               19 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[17][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |                9 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[6][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               22 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[9][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               25 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[7][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               20 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[8][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               18 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[3][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               18 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[29][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               13 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[4][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               14 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/sum[0]_i_2_n_0                                                                                                             | condition_AM_for_DAC/sum[0]_i_1_n_0         |                9 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[20][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |                6 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[1][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               12 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[19][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               10 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[18][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |                9 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[10][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               22 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[16][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               17 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[15][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               14 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[14][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               20 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[30][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               15 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[0][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               16 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[11][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               19 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[12][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               17 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[27][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               11 |             33 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/peak_value[32]_i_1_n_0                                                                                                           | sw_IBUF[15]                                 |                6 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[31][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               17 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[13][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               12 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/ds_audio_offset[32]_i_1_n_0                                                                                                |                                             |               10 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[26][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               11 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[25][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               11 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[24][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |                9 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[23][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               19 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[22][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               13 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[21][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               12 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[28][32]_i_1_n_0                                                                                                     | sw_IBUF[15]                                 |               12 |             33 |
|  clkdivider/inst/clk_out1 | condition_AM_for_DAC/window[2][32]_i_1_n_0                                                                                                      | sw_IBUF[15]                                 |               15 |             33 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/filt_out[33]_i_1__2_n_0                                                                                                  |                                             |               10 |             34 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/extrema[33]_i_2_n_0                                                                                                              | AM_peak_detect/extrema[33]_i_1_n_0          |               10 |             34 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv0_out                                                                                                                       | sw_IBUF[15]                                 |               18 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/past_val[7][33]_i_1_n_0                                                                                                          | sw_IBUF[15]                                 |               13 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv6_out                                                                                                                       | sw_IBUF[15]                                 |               16 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv5_out                                                                                                                       | sw_IBUF[15]                                 |               14 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv3_out                                                                                                                       | sw_IBUF[15]                                 |               18 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv2_out                                                                                                                       | sw_IBUF[15]                                 |               17 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv4_out                                                                                                                       | sw_IBUF[15]                                 |               15 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv1_out                                                                                                                       | sw_IBUF[15]                                 |               13 |             35 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.DV_delay/wr_enable                                     |                                             |                6 |             44 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/E[0]                                                                                                                     | sw_IBUF[15]                                 |               10 |             68 |
|  clkdivider/inst/clk_out2 |                                                                                                                                                 |                                             |               40 |             87 |
|  clkdivider/inst/clk_out1 |                                                                                                                                                 | sw_IBUF[15]                                 |               33 |             94 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[2][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               34 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[1][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[3][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[4][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[5][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[6][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[7][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               45 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y_sum[0]_i_1__2_n_0                                                                                                      | FM_stage_1/FM_BP_sec_3/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[4][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/y[0][100]_i_1__3_n_0                                                                                                     | sw_IBUF[15]                                 |               27 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[3][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               37 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[1][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               20 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[0][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/x_sum0                                                                                                                   | FM_stage_1/FM_BP_sec_1/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y_sum[0]_i_1_n_0                                                                                                         | AD9220/ADC_data_valid_reg_1                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[7][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               38 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[6][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               39 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[5][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               38 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[4][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               29 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y_sum[0]_i_1__1_n_0                                                                                                      | FM_stage_1/FM_BP_sec_2/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[2][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               32 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[1][100]_i_1_n_0                                                                                                        | sw_IBUF[15]                                 |               36 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/y[0][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_1/x_sum0                                                                                                                   | AD9220/ADC_data_valid_reg_1                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x_sum0                                                                                                                              | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[0][100]_i_1_n_0                                                                                                                   | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y_sum[0]_i_1__3_n_0                                                                                                                 | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[3][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_4/x_sum0                                                                                                                   | FM_stage_1/FM_BP_sec_3/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[7][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               44 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[6][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[5][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               33 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[4][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[3][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[2][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[1][100]_i_1__1_n_0                                                                                                     | sw_IBUF[15]                                 |               31 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/y[0][100]_i_1__2_n_0                                                                                                     | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_3/x_sum0                                                                                                                   | FM_stage_1/FM_BP_sec_2/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y_sum[0]_i_1__0_n_0                                                                                                      | FM_stage_1/FM_BP_sec_1/filt_valid_reg_0     |               26 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[7][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               38 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[6][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               24 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[5][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               30 |            101 |
|  clkdivider/inst/clk_out1 | FM_stage_1/FM_BP_sec_2/y[2][100]_i_1__0_n_0                                                                                                     | sw_IBUF[15]                                 |               26 |            101 |
|  clkdivider/inst/clk_out2 | my_buffer/past_signal[11]_i_1_n_0                                                                                                               |                                             |               67 |            228 |
|  clkdivider/inst/clk_out1 |                                                                                                                                                 |                                             |              210 |            733 |
|  clkdivider/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                  |                                             |             1076 |           6329 |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+


