Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 10 11:14:01 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.557        0.000                      0                 2545        0.042        0.000                      0                 2545        4.020        0.000                       0                  1226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.557        0.000                      0                 2540        0.042        0.000                      0                 2540        4.020        0.000                       0                  1226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.829        0.000                      0                    5        0.579        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 2.423ns (38.178%)  route 3.924ns (61.822%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.156 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.808     8.965    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.327     9.292 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.292    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 2.539ns (40.149%)  route 3.785ns (59.851%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.670     8.938    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.331     9.269 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.269    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.415ns (39.485%)  route 3.701ns (60.515%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.173 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.586     8.759    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.302     9.061 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.061    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.029    12.803    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.397ns (39.347%)  route 3.695ns (60.653%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.154 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.580     8.734    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.303     9.037 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.037    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.523    12.702    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.079    12.856    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.493ns (41.357%)  route 3.535ns (58.643%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.934    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.247 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.420     8.667    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.306     8.973 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.973    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.031    12.805    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 2.408ns (39.408%)  route 3.703ns (60.593%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.133 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.587     8.721    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.335     9.056 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.056    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.523    12.702    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.895    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 2.185ns (36.253%)  route 3.842ns (63.747%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.910 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.727     8.637    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.335     8.972 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.972    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.281ns (37.957%)  route 3.728ns (62.043%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.042 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.613     8.655    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.954 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.954    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.523    12.702    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.081    12.858    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.327ns (38.597%)  route 3.702ns (61.403%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.820 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.820    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.059 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.646    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y90         LUT3 (Prop_lut3_I0_O)        0.328     8.974 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.974    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.523    12.702    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y90         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X30Y90         FDRE (Setup_fdre_C_D)        0.118    12.895    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 2.092ns (35.413%)  route 3.815ns (64.587%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y92         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.915     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.632     5.134    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     5.258 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.634     5.892    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.118     6.010 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.935     6.944    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.326     7.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.270    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.850 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.700     8.550    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.302     8.852 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.852    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.520    12.699    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.031    12.805    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  3.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.659     0.995    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.236    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.931     1.297    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.114     1.148    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y92         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.553     0.889    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/Q
                         net (fo=1, routed)           0.054     1.084    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[1]
    SLICE_X42Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.129 r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.129    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/ip2bus_data[30]
    SLICE_X42Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.820     1.186    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/s_axi_aclk
    SLICE_X42Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.284     0.902    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     1.023    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.659     0.995    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.099     1.235    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.931     1.297    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.126    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.419%)  route 0.224ns (54.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.659     0.995    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.224     1.360    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.405 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.405    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X26Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.844     1.210    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.558     0.894    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.145     1.203    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y95         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.183ns (45.503%)  route 0.219ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.656     0.992    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.219     1.352    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.394 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.394    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X28Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.845     1.211    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.115     1.149    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y92         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.117     1.150    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y91         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.035    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.659     0.995    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.100     1.236    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.931     1.297    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y90    blockdesign_i/DeBounce_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    blockdesign_i/DeBounce_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    blockdesign_i/DeBounce_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    blockdesign_i/DeBounce_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    blockdesign_i/DeBounce_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    blockdesign_i/DeBounce_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    blockdesign_i/DeBounce_0/U0/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    blockdesign_i/DeBounce_0/U0/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y93    blockdesign_i/DeBounce_0/U0/count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y102   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.456ns (28.596%)  route 1.139ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.139     4.541    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.475    12.654    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    12.370    blockdesign_i/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.456ns (28.596%)  route 1.139ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.139     4.541    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.475    12.654    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    12.370    blockdesign_i/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.456ns (28.596%)  route 1.139ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.139     4.541    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.475    12.654    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    12.370    blockdesign_i/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.456ns (28.596%)  route 1.139ns (71.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.139     4.541    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.475    12.654    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X47Y88         FDPE (Recov_fdpe_C_PRE)     -0.359    12.370    blockdesign_i/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.456ns (32.881%)  route 0.931ns (67.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.931     4.333    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X48Y88         FDCE                                         f  blockdesign_i/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.474    12.653    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X48Y88         FDCE                                         r  blockdesign_i/DeBounce_0/U0/state_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.323    blockdesign_i/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  7.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.231%)  route 0.377ns (72.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.377     1.410    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X48Y88         FDCE                                         f  blockdesign_i/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.822     1.188    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X48Y88         FDCE                                         r  blockdesign_i/DeBounce_0/U0/state_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X48Y88         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    blockdesign_i/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.872%)  route 0.450ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.450     1.483    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.822     1.188    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X47Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    blockdesign_i/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.872%)  route 0.450ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.450     1.483    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.822     1.188    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X47Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    blockdesign_i/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.872%)  route 0.450ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.450     1.483    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.822     1.188    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X47Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    blockdesign_i/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.872%)  route 0.450ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.450     1.483    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X47Y88         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.822     1.188    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X47Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    blockdesign_i/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.655    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.129ns  (logic 1.508ns (29.396%)  route 3.621ns (70.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.621     5.129    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X40Y106        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.653     2.832    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X40Y106        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 2.755ns (60.264%)  route 1.817ns (39.736%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/Q
                         net (fo=4, routed)           0.851     1.307    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.124     1.431 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.431    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.963 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.963    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.077 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.077    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.191 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.191    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.305 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.305    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.419 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.419    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.753 f  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5/O[1]
                         net (fo=2, routed)           0.966     3.719    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1[27]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.303     4.022 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.022    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.572 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.572    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y80         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.468     2.647    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.747ns  (logic 0.124ns (7.096%)  route 1.623ns (92.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.623     1.623    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.747 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.747    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y102        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.654     2.833    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.419ns (59.953%)  route 0.280ns (40.047%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.280     0.421    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]
    SLICE_X39Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.582 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.582    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.621 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.621    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.660 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.660    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.699 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.699    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y80         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.814     1.180    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y80         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.045ns (6.273%)  route 0.672ns (93.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.672     0.672    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.717 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.717    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y102        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.911     1.277    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.275ns (14.315%)  route 1.647ns (85.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.647     1.922    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X40Y106        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.910     1.276    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X40Y106        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.563%)  route 0.726ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=2, routed)           0.726     4.124    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X43Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.474     2.653    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.130%)  route 0.600ns (58.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.600     3.961    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y86         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.473     2.652    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.523%)  route 0.447ns (49.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.456     3.398 r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.447     3.845    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.474     2.653    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.419ns (56.505%)  route 0.323ns (43.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.323     3.684    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X46Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.474     2.653    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.092%)  route 0.128ns (49.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.018 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.128     1.145    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X46Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.820     1.186    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.256%)  route 0.171ns (54.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.171     1.201    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.820     1.186    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.485%)  route 0.233ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.128     1.018 r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.233     1.250    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y86         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.819     1.185    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y86         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.694%)  route 0.277ns (66.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=2, routed)           0.277     1.308    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X43Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.819     1.185    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Col_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.363ns (52.849%)  route 3.892ns (47.151%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Col_1_reg/G
    SLICE_X54Y87         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/keypad_0/U0/Col_1_reg/Q
                         net (fo=1, routed)           3.892     4.721    Col_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.255 r  Col_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.255    Col_1_0
    R16                                                               r  Col_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Col_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.462ns (55.783%)  route 3.537ns (44.217%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Col_0_reg/G
    SLICE_X54Y87         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/keypad_0/U0/Col_0_reg/Q
                         net (fo=1, routed)           3.537     4.366    Col_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     7.999 r  Col_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.999    Col_0_0
    V15                                                               r  Col_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Col_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.453ns (56.692%)  route 3.402ns (43.308%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Col_2_reg/G
    SLICE_X54Y87         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  blockdesign_i/keypad_0/U0/Col_2_reg/Q
                         net (fo=1, routed)           3.402     4.231    Col_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     7.854 r  Col_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.854    Col_2_0
    U13                                                               r  Col_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.660ns  (logic 2.148ns (80.760%)  route 0.512ns (19.240%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.326    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.660    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.565ns  (logic 2.053ns (80.047%)  route 0.512ns (19.953%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.326    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.565 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.565    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.549ns  (logic 2.037ns (79.922%)  route 0.512ns (20.078%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.326    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.549 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.549    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.546ns  (logic 2.034ns (79.899%)  route 0.512ns (20.101%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.546 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.546    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_6
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.525ns  (logic 2.013ns (79.731%)  route 0.512ns (20.269%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.525 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.525    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.451ns  (logic 1.939ns (79.119%)  route 0.512ns (20.881%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.451 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.451    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.435ns  (logic 1.923ns (78.982%)  route 0.512ns (21.018%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.512     0.968    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.642 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.756    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.870    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.098    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.212 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.212    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.435 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.435    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_7
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.120     0.261    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X41Y77         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X41Y78         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X41Y79         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]
    SLICE_X41Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X41Y80         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X41Y76         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/Q
                         net (fo=3, routed)           0.128     0.269    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.384 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.384    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.249ns (63.432%)  route 0.144ns (36.568%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/Q
                         net (fo=4, routed)           0.144     0.285    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.393 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.393    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X41Y75         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.256ns (65.093%)  route 0.137ns (34.907%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/C
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/Q
                         net (fo=4, routed)           0.137     0.278    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.393 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_7
    SLICE_X41Y79         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 3.956ns (42.530%)  route 5.346ns (57.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.346     8.747    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.247 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.247    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.039ns (50.975%)  route 3.884ns (49.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           3.884     7.285    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.868 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.868    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.051ns (51.606%)  route 3.799ns (48.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.651     2.945    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y94         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.799     7.200    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.796 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.796    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 0.842ns (20.536%)  route 3.258ns (79.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.389     7.042    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 0.842ns (20.536%)  route 3.258ns (79.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.389     7.042    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 0.842ns (20.536%)  route 3.258ns (79.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.389     7.042    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 0.842ns (20.536%)  route 3.258ns (79.464%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.389     7.042    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y75         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 0.842ns (21.311%)  route 3.109ns (78.689%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.240     6.893    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 0.842ns (21.311%)  route 3.109ns (78.689%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.240     6.893    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 0.842ns (21.311%)  route 3.109ns (78.689%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.648     2.942    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.419     3.361 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.850     4.211    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.299     4.510 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           1.019     5.529    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.124     5.653 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.240     6.893    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Col_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.209ns (36.830%)  route 0.358ns (63.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.550     0.886    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.358     1.408    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X54Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.453 r  blockdesign_i/keypad_0/U0/Col_1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.453    blockdesign_i/keypad_0/U0/Col_1_reg_i_1_n_0
    SLICE_X54Y87         LDCE                                         r  blockdesign_i/keypad_0/U0/Col_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Col_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.209ns (32.683%)  route 0.430ns (67.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.550     0.886    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.430     1.480    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X54Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.525 r  blockdesign_i/keypad_0/U0/Col_0_reg_i_1/O
                         net (fo=1, routed)           0.000     1.525    blockdesign_i/keypad_0/U0/Col_0_reg_i_1_n_0
    SLICE_X54Y87         LDCE                                         r  blockdesign_i/keypad_0/U0/Col_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Col_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.212ns (30.714%)  route 0.478ns (69.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.550     0.886    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.358     1.408    blockdesign_i/keypad_0/U0/state[3]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.048     1.456 r  blockdesign_i/keypad_0/U0/Col_2_reg_i_1/O
                         net (fo=1, routed)           0.120     1.576    blockdesign_i/keypad_0/U0/Col_2_reg_i_1_n_0
    SLICE_X54Y87         LDCE                                         r  blockdesign_i/keypad_0/U0/Col_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.231ns (22.649%)  route 0.789ns (77.351%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.264     1.909    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.231ns (22.649%)  route 0.789ns (77.351%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.264     1.909    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.231ns (22.649%)  route 0.789ns (77.351%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.264     1.909    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y82         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.231ns (22.579%)  route 0.792ns (77.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.267     1.913    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.231ns (22.579%)  route 0.792ns (77.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.267     1.913    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.231ns (22.579%)  route 0.792ns (77.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.267     1.913    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.231ns (22.579%)  route 0.792ns (77.421%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X47Y88         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.153     1.184    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.229 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.371     1.600    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.645 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.267     1.913    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y81         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.152ns  (logic 1.818ns (29.552%)  route 4.334ns (70.448%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.669     5.239    blockdesign_i/keypad_0/U0/Row_3
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     5.363 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.665     6.028    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X51Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.152 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.152    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.463     2.642    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Row_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.819ns (30.103%)  route 4.223ns (69.897%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  Row_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 f  Row_2_0_IBUF_inst/O
                         net (fo=11, routed)          3.421     4.992    blockdesign_i/keypad_0/U0/Row_2
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.116 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.802     5.918    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.042 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     6.042    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.463     2.642    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 2.000ns (35.138%)  route 3.692ns (64.862%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.692     5.262    blockdesign_i/keypad_0/U0/Row_3
    SLICE_X51Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.386 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.000     5.386    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X51Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     5.598 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     5.598    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X51Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     5.692 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.692    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.462     2.641    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 2.039ns (36.535%)  route 3.542ns (63.465%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.542     5.112    blockdesign_i/keypad_0/U0/Row_3
    SLICE_X50Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.236 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.000     5.236    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I1_O)      0.247     5.483 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     5.483    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X50Y87         MUXF8 (Prop_muxf8_I0_O)      0.098     5.581 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.581    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.462     2.641    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.386ns (21.101%)  route 1.443ns (78.899%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.308     1.604    blockdesign_i/keypad_0/U0/Row_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.649 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.135     1.784    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X51Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X51Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.818     1.184    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Row_0_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.431ns (23.312%)  route 1.418ns (76.688%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  Row_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_0_0
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  Row_0_0_IBUF_inst/O
                         net (fo=11, routed)          1.418     1.708    blockdesign_i/keypad_0/U0/Row_0
    SLICE_X50Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.000     1.753    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_4_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.073     1.826 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.826    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X50Y87         MUXF8 (Prop_muxf8_I0_O)      0.022     1.848 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.816     1.182    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.855ns  (logic 0.386ns (20.804%)  route 1.469ns (79.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.380     1.676    blockdesign_i/keypad_0/U0/Row_1
    SLICE_X50Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.721 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.089     1.810    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.855    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.818     1.184    blockdesign_i/keypad_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.422ns (22.730%)  route 1.434ns (77.270%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.434     1.730    blockdesign_i/keypad_0/U0/Row_1
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.000     1.775    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_6_n_0
    SLICE_X51Y87         MUXF7 (Prop_muxf7_I0_O)      0.062     1.837 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.837    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_3_n_0
    SLICE_X51Y87         MUXF8 (Prop_muxf8_I1_O)      0.019     1.856 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.816     1.182    blockdesign_i/keypad_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C





