<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 3/3] Cortex-A8: better context restore
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%203/3%5D%20Cortex-A8%3A%20better%20context%20restore&In-Reply-To=%3C200911191922.38165.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="012594.html">
   <LINK REL="Next"  HREF="012599.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 3/3] Cortex-A8: better context restore</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%203/3%5D%20Cortex-A8%3A%20better%20context%20restore&In-Reply-To=%3C200911191922.38165.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 3/3] Cortex-A8: better context restore">david-b at pacbell.net
       </A><BR>
    <I>Fri Nov 20 04:22:38 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="012594.html">[Openocd-development] [patch 2/3] Cortex-A8: mode support
</A></li>
        <LI>Next message: <A HREF="012599.html">[Openocd-development] NAND Page Command Refactoring
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12596">[ date ]</a>
              <a href="thread.html#12596">[ thread ]</a>
              <a href="subject.html#12596">[ subject ]</a>
              <a href="author.html#12596">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>The previous version never wrote dirty registers
for non-current CPU modes ... fix that.
---
And with this ... Cortex-A8 is fairly well supporting all
the top level ARM operations, like ARM7 and ARM9 do.

There are various performance optimizations that can be
made, however.  And it'd be nice if the reset logic
used the vector catch hardware.  :)

 src/target/cortex_a8.c |   80 +++++++++++++++++++++++++++++++++++++++--------
 1 file changed, 67 insertions(+), 13 deletions(-)

--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -531,7 +531,7 @@ static int cortex_a8_resume(struct targe
 			armv4_5-&gt;core_mode, 15).valid = 1;
 
 	cortex_a8_restore_context(target);
-//	arm7_9_restore_context(target); TODO Context is currently NOT Properly restored
+
 #if 0
 	/* the front-end may request us not to handle breakpoints */
 	if (handle_breakpoints)
@@ -850,30 +850,84 @@ static int cortex_a8_step(struct target 
 
 static int cortex_a8_restore_context(struct target *target)
 {
-	int i;
 	uint32_t value;
 	struct armv7a_common *armv7a = target_to_armv7a(target);
-	struct armv4_5_common_s *armv4_5 = &amp;armv7a-&gt;armv4_5_common;
+	struct reg_cache *cache = armv7a-&gt;armv4_5_common.core_cache;
+	unsigned max = cache-&gt;num_regs;
+	struct reg *r;
+	bool flushed, flush_cpsr = false;
 
 	LOG_DEBUG(&quot; &quot;);
 
 	if (armv7a-&gt;pre_restore_context)
 		armv7a-&gt;pre_restore_context(target);
 
-	for (i = 15; i &gt;= 0; i--)
-	{
-		if (ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-					armv4_5-&gt;core_mode, i).dirty)
-		{
-			value = buf_get_u32(ARMV4_5_CORE_REG_MODE(
-						armv4_5-&gt;core_cache,
-						armv4_5-&gt;core_mode, i).value,
-					0, 32);
+	/* Flush all dirty registers from the cache, one mode at a time so
+	 * that we write CPSR as little as possible.  Save CPSR and R0 for
+	 * last; they're used to change modes and write other registers.
+	 *
+	 * REVISIT be smarter:  save eventual mode for last loop, don't
+	 * need to write CPSR an extra time.
+	 */
+	do {
+		enum armv4_5_mode mode = ARMV4_5_MODE_ANY;
+		unsigned i;
+
+		flushed = false;
+
+		/* write dirty non-{R0,CPSR} registers sharing the same mode */
+		for (i = max - 1, r = cache-&gt;reg_list + 1; i &gt; 0; i--, r++) {
+			struct armv4_5_core_reg *reg;
+
+			if (!r-&gt;dirty || i == ARMV4_5_CPSR)
+				continue;
+			reg = r-&gt;arch_info;
+
 			/* TODO Check return values */
-			cortex_a8_dap_write_coreregister_u32(target, value, i);
+
+			/* Pick a mode and update CPSR; else ignore this
+			 * register if it's for a different mode than what
+			 * we're handling on this pass.
+			 *
+			 * REVISIT don't distinguish SYS and USR modes.
+			 *
+			 * FIXME if we restore from FIQ mode, R8..R12 will
+			 * get wrongly flushed onto FIQ shadows...
+			 */
+			if (mode == ARMV4_5_MODE_ANY) {
+				mode = reg-&gt;mode;
+				if (mode != ARMV4_5_MODE_ANY) {
+					cortex_a8_dap_write_coreregister_u32(
+							target, mode, 16);
+					flush_cpsr = true;
+				}
+			} else if (mode != reg-&gt;mode)
+				continue;
+
+			/* Write this register */
+			value = buf_get_u32(r-&gt;value, 0, 32);
+			cortex_a8_dap_write_coreregister_u32(target, value,
+					(reg-&gt;num == 16) ? 17 : reg-&gt;num);
+			r-&gt;dirty = false;
+			flushed = true;
 		}
+
+	} while (flushed);
+
+	/* now flush CPSR if needed ... */
+	r = cache-&gt;reg_list + ARMV4_5_CPSR;
+	if (flush_cpsr || r-&gt;dirty) {
+		value = buf_get_u32(r-&gt;value, 0, 32);
+		cortex_a8_dap_write_coreregister_u32(target, value, 16);
+		r-&gt;dirty = false;
 	}
 
+	/* ... and R0 always (it was dirtied when we saved context) */
+	r = cache-&gt;reg_list + 0;
+	value = buf_get_u32(r-&gt;value, 0, 32);
+	cortex_a8_dap_write_coreregister_u32(target, value, 0);
+	r-&gt;dirty = false;
+
 	if (armv7a-&gt;post_restore_context)
 		armv7a-&gt;post_restore_context(target);
 

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="012594.html">[Openocd-development] [patch 2/3] Cortex-A8: mode support
</A></li>
	<LI>Next message: <A HREF="012599.html">[Openocd-development] NAND Page Command Refactoring
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12596">[ date ]</a>
              <a href="thread.html#12596">[ thread ]</a>
              <a href="subject.html#12596">[ subject ]</a>
              <a href="author.html#12596">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
