C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\synlog\report\adder8bitLib00_adder8bitLib0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  adder8bitLib00  -flow mapping  -multisrs  -oedif  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\adder8bitLib00_adder8bitLib0.edi   -freq 100.000   C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\synwork\adder8bitLib00_adder8bitLib0_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\syntmp\adder8bitLib00_adder8bitLib0.plg  -osyn  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\adder8bitLib00_adder8bitLib0.srm  -prjdir  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\  -prjname  proj_1  -log  C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\adderbitlib00\adder8bitLib0\synlog\adder8bitLib00_adder8bitLib0_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\adder8bitLib0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\adder8bitLib00_adder8bitLib0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module adder8bitLib00 -flow mapping -multisrs -oedif ..\adder8bitLib00_adder8bitLib0.edi -freq 100.000 ..\synwork\adder8bitLib00_adder8bitLib0_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam adder8bitLib00_adder8bitLib0.plg -osyn ..\adder8bitLib00_adder8bitLib0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\adder8bitLib00_adder8bitLib0_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:2
file:..\adder8bitLib00_adder8bitLib0.edi|io:o|time:1567433419|size:17029|exec:0|csum:
file:..\synwork\adder8bitLib00_adder8bitLib0_prem.srd|io:i|time:1567433416|size:1999|exec:0|csum:801DF6090CA4DCDEAB84695630191E04
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:adder8bitLib00_adder8bitLib0.plg|io:o|time:1567433419|size:74|exec:0|csum:
file:..\adder8bitLib00_adder8bitLib0.srm|io:o|time:1567433418|size:4217|exec:0|csum:
file:..\synlog\adder8bitLib00_adder8bitLib0_fpga_mapper.srr|io:o|time:1567433419|size:7064|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
