{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2.0000"
  ],
  "cts__clock__skew__hold": 0.0655,
  "cts__clock__skew__hold__post_repair": 0.0661,
  "cts__clock__skew__hold__pre_repair": 0.0661,
  "cts__clock__skew__setup": 0.0655,
  "cts__clock__skew__setup__post_repair": 0.0661,
  "cts__clock__skew__setup__pre_repair": 0.0661,
  "cts__design__instance__area": 101254.4922,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 101250.5078,
  "cts__design__instance__area__pre_repair": 101250.5078,
  "cts__design__instance__area__stdcell": 101254.4922,
  "cts__design__instance__area__stdcell__post_repair": 101250.5078,
  "cts__design__instance__area__stdcell__pre_repair": 101250.5078,
  "cts__design__instance__count": 56759,
  "cts__design__instance__count__hold_buffer": 3.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 56756,
  "cts__design__instance__count__pre_repair": 56756,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 56759,
  "cts__design__instance__count__stdcell__post_repair": 56756,
  "cts__design__instance__count__stdcell__pre_repair": 56756,
  "cts__design__instance__displacement__max": 2.198,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 3.1935,
  "cts__design__instance__utilization": 0.3601,
  "cts__design__instance__utilization__post_repair": 0.3601,
  "cts__design__instance__utilization__pre_repair": 0.3601,
  "cts__design__instance__utilization__stdcell": 0.3601,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3601,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3601,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 506394.182,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0056,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0039,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0039,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3387,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3417,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3417,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.29,
  "cts__timing__setup__ws__post_repair": 0.29,
  "cts__timing__setup__ws__pre_repair": 0.29,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 44.76,
  "detailedplace__design__instance__area": 100881.8281,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 100881.8281,
  "detailedplace__design__instance__count": 56558,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 56558,
  "detailedplace__design__instance__displacement__max": 9.56,
  "detailedplace__design__instance__displacement__mean": 0.809,
  "detailedplace__design__instance__displacement__total": 45767.1305,
  "detailedplace__design__instance__utilization": 0.3588,
  "detailedplace__design__instance__utilization__stdcell": 0.3588,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 373568.0,
  "detailedplace__route__wirelength__estimated": 509151.315,
  "detailedplace__runtime__total": "0:46.12",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0039,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3418,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.3,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 12437,
  "detailedroute__route__drc_errors__iter:2": 201,
  "detailedroute__route__drc_errors__iter:3": 77,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 71989,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 337713,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 337713,
  "detailedroute__route__wirelength": 576630,
  "detailedroute__route__wirelength__iter:1": 581403,
  "detailedroute__route__wirelength__iter:2": 576750,
  "detailedroute__route__wirelength__iter:3": 576621,
  "detailedroute__route__wirelength__iter:4": 576630,
  "finish__clock__skew__hold": 0.0537,
  "finish__clock__skew__setup": 0.0537,
  "finish__cpu__total": 57.96,
  "finish__design__instance__area": 101254.4922,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 101254.4922,
  "finish__design__instance__count": 56759,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 56759,
  "finish__design__instance__utilization": 0.3601,
  "finish__design__instance__utilization__stdcell": 0.3601,
  "finish__design__io": 47,
  "finish__mem__peak": 955608.0,
  "finish__runtime__total": "1:12.82",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_cap_limit": -0.0199,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3201,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.31,
  "finish__timing__wns_percent_delay": 16.300068,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 0.86,
  "floorplan__design__instance__area": 96427.125,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 96427.125,
  "floorplan__design__instance__count": 54772,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 54772,
  "floorplan__design__instance__utilization": 0.3429,
  "floorplan__design__instance__utilization__stdcell": 0.3429,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 154412.0,
  "floorplan__runtime__total": "0:01.22",
  "floorplan__timing__setup__tns": -69894.0,
  "floorplan__timing__setup__ws": -73.56,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 96831.4453,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 96831.4453,
  "globalplace__design__instance__count": 56292,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 56292,
  "globalplace__design__instance__utilization": 0.3444,
  "globalplace__design__instance__utilization__stdcell": 0.3444,
  "globalplace__design__io": 47,
  "globalplace__timing__setup__tns": -537854.5625,
  "globalplace__timing__setup__ws": -261.38,
  "globalroute__clock__skew__hold": 0.0678,
  "globalroute__clock__skew__setup": 0.0678,
  "globalroute__design__instance__area": 101254.4922,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 101254.4922,
  "globalroute__design__instance__count": 56759,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 56759,
  "globalroute__design__instance__utilization": 0.3601,
  "globalroute__design__instance__utilization__stdcell": 0.3601,
  "globalroute__design__io": 47,
  "globalroute__timing__clock__slack": 0.284,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 2,
  "globalroute__timing__drv__max_cap_limit": -0.0449,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3016,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.28,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 41.75,
  "placeopt__design__instance__area": 100881.8281,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 96831.4453,
  "placeopt__design__instance__area__stdcell": 100881.8281,
  "placeopt__design__instance__area__stdcell__pre_opt": 96831.4453,
  "placeopt__design__instance__count": 56558,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 56292,
  "placeopt__design__instance__count__stdcell": 56558,
  "placeopt__design__instance__count__stdcell__pre_opt": 56292,
  "placeopt__design__instance__utilization": 0.3588,
  "placeopt__design__instance__utilization__pre_opt": 0.3444,
  "placeopt__design__instance__utilization__stdcell": 0.3588,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3444,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 439824.0,
  "placeopt__runtime__total": "0:42.90",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0094,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3434,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -0.16,
  "placeopt__timing__setup__tns__pre_opt": -537854.5625,
  "placeopt__timing__setup__ws": 0.29,
  "placeopt__timing__setup__ws__pre_opt": -261.38,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-09-07 09:29",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "e48e3905-acf5-42d4-bc80-9991acfb5d6b",
  "run__flow__variant": "base",
  "synth__cpu__total": 208.63,
  "synth__design__instance__area__stdcell": 98077.924,
  "synth__design__instance__count__stdcell": 56800.0,
  "synth__mem__peak": 812372.0,
  "synth__runtime__total": "3:35.72",
  "total_time": "0:06:18.780000"
}