From 3c12d919bf4e72cee0cd927480910539d22fbc48 Mon Sep 17 00:00:00 2001
From: JustSoup321 <brandonboese@protonmail.com>
Date: Thu, 3 Aug 2023 15:29:49 -0400
Subject: [PATCH 5/5] Replace stock clocks with downstream

---
 include/dt-bindings/clock/mt6765-clk.h | 212 +++++++++++++++++--------
 1 file changed, 147 insertions(+), 65 deletions(-)

diff --git a/include/dt-bindings/clock/mt6765-clk.h b/include/dt-bindings/clock/mt6765-clk.h
index eb97e5685..6b3f7fa23 100644
--- a/include/dt-bindings/clock/mt6765-clk.h
+++ b/include/dt-bindings/clock/mt6765-clk.h
@@ -1,4 +1,8 @@
 /* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (c) 2019 MediaTek Inc.
+ * Author: Owen Chen <owen.chen@mediatek.com>
+ */
 
 #ifndef _DT_BINDINGS_CLK_MT6765_H
 #define _DT_BINDINGS_CLK_MT6765_H
@@ -161,71 +165,101 @@
 #define CLK_TOP_NR_CLK			126
 
 /* INFRACFG */
-#define CLK_IFR_ICUSB			0
-#define CLK_IFR_GCE			1
-#define CLK_IFR_THERM			2
-#define CLK_IFR_I2C_AP			3
-#define CLK_IFR_I2C_CCU			4
-#define CLK_IFR_I2C_SSPM		5
-#define CLK_IFR_I2C_RSV			6
-#define CLK_IFR_PWM_HCLK		7
-#define CLK_IFR_PWM1			8
-#define CLK_IFR_PWM2			9
-#define CLK_IFR_PWM3			10
-#define CLK_IFR_PWM4			11
-#define CLK_IFR_PWM5			12
-#define CLK_IFR_PWM			13
-#define CLK_IFR_UART0			14
-#define CLK_IFR_UART1			15
-#define CLK_IFR_GCE_26M			16
-#define CLK_IFR_CQ_DMA_FPC		17
-#define CLK_IFR_BTIF			18
-#define CLK_IFR_SPI0			19
-#define CLK_IFR_MSDC0			20
-#define CLK_IFR_MSDC1			21
-#define CLK_IFR_TRNG			22
-#define CLK_IFR_AUXADC			23
-#define CLK_IFR_CCIF1_AP		24
-#define CLK_IFR_CCIF1_MD		25
-#define CLK_IFR_AUXADC_MD		26
-#define CLK_IFR_AP_DMA			27
-#define CLK_IFR_DEVICE_APC		28
-#define CLK_IFR_CCIF_AP			29
-#define CLK_IFR_AUDIO			30
-#define CLK_IFR_CCIF_MD			31
-#define CLK_IFR_RG_PWM_FBCLK6		32
-#define CLK_IFR_DISP_PWM		33
-#define CLK_IFR_CLDMA_BCLK		34
-#define CLK_IFR_AUDIO_26M_BCLK		35
-#define CLK_IFR_SPI1			36
-#define CLK_IFR_I2C4			37
-#define CLK_IFR_SPI2			38
-#define CLK_IFR_SPI3			39
-#define CLK_IFR_I2C5			40
-#define CLK_IFR_I2C5_ARBITER		41
-#define CLK_IFR_I2C5_IMM		42
-#define CLK_IFR_I2C1_ARBITER		43
-#define CLK_IFR_I2C1_IMM		44
-#define CLK_IFR_I2C2_ARBITER		45
-#define CLK_IFR_I2C2_IMM		46
-#define CLK_IFR_SPI4			47
-#define CLK_IFR_SPI5			48
-#define CLK_IFR_CQ_DMA			49
-#define CLK_IFR_FAES_FDE		50
-#define CLK_IFR_MSDC0_SELF		51
-#define CLK_IFR_MSDC1_SELF		52
-#define CLK_IFR_I2C6			53
-#define CLK_IFR_AP_MSDC0		54
-#define CLK_IFR_MD_MSDC0		55
-#define CLK_IFR_MSDC0_SRC		56
-#define CLK_IFR_MSDC1_SRC		57
-#define CLK_IFR_AES_TOP0_BCLK		58
-#define CLK_IFR_MCU_PM_BCLK		59
-#define CLK_IFR_CCIF2_AP		60
-#define CLK_IFR_CCIF2_MD		61
-#define CLK_IFR_CCIF3_AP		62
-#define CLK_IFR_CCIF3_MD		63
-#define CLK_IFR_NR_CLK			64
+#define CLK_IFR_TOPAXI_DISABLE			0
+#define CLK_IFR_PMIC_TMR			1
+#define CLK_IFR_PMIC_AP				2
+#define CLK_IFR_PMIC_MD				3
+#define CLK_IFR_PMIC_CONN			4
+#define CLK_IFR_SCP_CORE			5
+#define CLK_IFR_SEJ				6
+#define CLK_IFR_APXGPT				7
+#define CLK_IFR_ICUSB				8
+#define CLK_IFR_GCE				9
+#define CLK_IFR_THERM				10
+#define CLK_IFR_I2C_AP				11
+#define CLK_IFR_I2C_CCU				12
+#define CLK_IFR_I2C_SSPM			13
+#define CLK_IFR_I2C_RSV				14
+#define CLK_IFR_PWM_HCLK			15
+#define CLK_IFR_PWM1				16
+#define CLK_IFR_PWM2				17
+#define CLK_IFR_PWM3				18
+#define CLK_IFR_PWM4				19
+#define CLK_IFR_PWM5				20
+#define CLK_IFR_PWM				21
+#define CLK_IFR_UART0				22
+#define CLK_IFR_UART1				23
+#define CLK_IFR_GCE_26M				24
+#define CLK_IFR_CQ_DMA_FPC			25
+#define CLK_IFR_BTIF				26
+#define CLK_IFR_SPI0				27
+#define CLK_IFR_MSDC0				28
+#define CLK_IFR_MSDC1				29
+#define CLK_IFR_DVFSRC				30
+#define CLK_IFR_GCPU				31
+#define CLK_IFR_TRNG				32
+#define CLK_IFR_AUXADC				33
+#define CLK_IFR_CPUM				34
+#define CLK_IFR_CCIF1_AP			35
+#define CLK_IFR_CCIF1_MD			36
+#define CLK_IFR_AUXADC_MD			37
+#define CLK_IFR_AP_DMA				38
+#define CLK_IFR_XIU				39
+#define CLK_IFR_DEVICE_APC			40
+#define CLK_IFR_CCIF_AP				41
+#define CLK_IFR_DEBUGTOP			42
+#define CLK_IFR_AUDIO				43
+#define CLK_IFR_CCIF_MD				44
+#define CLK_IFR_DXCC_SEC_CORE			45
+#define CLK_IFR_DXCC_AO				46
+#define CLK_IFR_DRAMC_F26M			47
+#define CLK_IFR_RG_PWM_FBCLK6			48
+#define CLK_IFR_DISP_PWM			49
+#define CLK_IFR_CLDMA_BCLK			50
+#define CLK_IFR_AUDIO_26M_BCLK			51
+#define CLK_IFR_SPI1				52
+#define CLK_IFR_I2C4				53
+#define CLK_IFR_MODEM_TEMP_SHARE		54
+#define CLK_IFR_SPI2				55
+#define CLK_IFR_SPI3				56
+#define CLK_IFR_SSPM				57
+#define CLK_IFR_I2C5				58
+#define CLK_IFR_I2C5_ARBITER			59
+#define CLK_IFR_I2C5_IMM			60
+#define CLK_IFR_I2C1_ARBITER			61
+#define CLK_IFR_I2C1_IMM			62
+#define CLK_IFR_I2C2_ARBITER			63
+#define CLK_IFR_I2C2_IMM			64
+#define CLK_IFR_SPI4				65
+#define CLK_IFR_SPI5				66
+#define CLK_IFR_CQ_DMA				67
+#define CLK_IFR_FAES_FDE			68
+#define CLK_IFR_MSDC0_SELF			69
+#define CLK_IFR_MSDC1_SELF			70
+#define CLK_IFR_SSPM_26M_SELF			71
+#define CLK_IFR_SSPM_32K_SELF			72
+#define CLK_IFR_I2C6				73
+#define CLK_IFR_AP_MSDC0			74
+#define CLK_IFR_MD_MSDC0			75
+#define CLK_IFR_MSDC0_SRC			76
+#define CLK_IFR_MSDC1_SRC			77
+#define CLK_IFR_SEJ_F13M			78
+#define CLK_IFR_AES_TOP0_BCLK			79
+#define CLK_IFR_MCU_PM_BCLK			80
+#define CLK_IFR_CCIF2_AP			81
+#define CLK_IFR_CCIF2_MD			82
+#define CLK_IFR_CCIF3_AP			83
+#define CLK_IFR_CCIF3_MD			84
+#define CLK_IFR_PERI_DCM_RG_FORCE_CLKOFF	85
+#define CLK_IFR_NR_CLK				86
+
+/* PERICFG */
+#define CLK_PERIAXI_DISABLE		0
+#define CLK_PERI_NR_CLK			1
+
+/* GCE */
+#define CLK_GCE				0
+#define CLK_GCE_NR_CLK			1
 
 /* AUDIO */
 #define CLK_AUDIO_AFE			0
@@ -246,6 +280,39 @@
 #define CLK_MIPI0A_CSR_CSI_EN_0A	0
 #define CLK_MIPI0A_NR_CLK		1
 
+/* MIPI_RX_ANA_CSI0B */
+
+#define CLK_MIPI0B_CSR_CSI_EN_0B	0
+#define CLK_MIPI0B_NR_CLK		1
+
+/* MIPI_RX_ANA_CSI1A */
+
+#define CLK_MIPI1A_CSR_CSI_EN_1A	0
+#define CLK_MIPI1A_NR_CLK		1
+
+/* MIPI_RX_ANA_CSI1B */
+
+#define CLK_MIPI1B_CSR_CSI_EN_1B	0
+#define CLK_MIPI1B_NR_CLK		1
+
+/* MIPI_RX_ANA_CSI2A */
+
+#define CLK_MIPI2A_CSR_CSI_EN_2A	0
+#define CLK_MIPI2A_NR_CLK		1
+
+/* MIPI_RX_ANA_CSI2B */
+
+#define CLK_MIPI2B_CSR_CSI_EN_2B	0
+#define CLK_MIPI2B_NR_CLK		1
+
+/* MFG */
+
+#define CLK_MFGCFG_BAXI			0
+#define CLK_MFGCFG_BMEM			1
+#define CLK_MFGCFG_BG3D			2
+#define CLK_MFGCFG_B26M			3
+#define CLK_MFGCFG_NR_CLK		4
+
 /* MMSYS_CONFIG */
 
 #define CLK_MM_MDP_RDMA0		0
@@ -310,4 +377,19 @@
 #define CLK_CAM_CCU			8
 #define CLK_CAM_NR_CLK			9
 
+/* SCP_SYS */
+
+#define SCP_SYS_MD1		0
+#define SCP_SYS_CONN		1
+#define SCP_SYS_DPY		2
+#define SCP_SYS_DIS		3
+#define SCP_SYS_MFG		4
+#define SCP_SYS_ISP		5
+#define SCP_SYS_IFR		6
+#define SCP_SYS_MFG_CORE0	7
+#define SCP_SYS_MFG_ASYNC	8
+#define SCP_SYS_CAM		9
+#define SCP_SYS_VCODEC		10
+#define SCP_NR_SYSS		11
+
 #endif /* _DT_BINDINGS_CLK_MT6765_H */
-- 
2.41.0

