<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Asymmetric 32-bit SoCs &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Booting AArch64 Linux" href="booting.html" />
    <link rel="prev" title="ACPI on Arm systems" href="arm-acpi.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.11.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../driver-api/index.html">Driver APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">CPU architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">ARM64 Architecture</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="acpi_object_usage.html">ACPI Tables</a></li>
<li class="toctree-l3"><a class="reference internal" href="amu.html">Activity Monitors Unit (AMU) extension in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="arm-acpi.html">ACPI on Arm systems</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Asymmetric 32-bit SoCs</a></li>
<li class="toctree-l3"><a class="reference internal" href="booting.html">Booting AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-feature-registers.html">ARM64 CPU Feature Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="cpu-hotplug.html">CPU Hotplug and ACPI</a></li>
<li class="toctree-l3"><a class="reference internal" href="elf_hwcaps.html">ARM64 ELF hwcaps</a></li>
<li class="toctree-l3"><a class="reference internal" href="hugetlbpage.html">HugeTLBpage on ARM64</a></li>
<li class="toctree-l3"><a class="reference internal" href="kdump.html">crashkernel memory reservation on arm64</a></li>
<li class="toctree-l3"><a class="reference internal" href="legacy_instructions.html">Legacy instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory.html">Memory Layout on AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory-tagging-extension.html">Memory Tagging Extension (MTE) in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="perf.html">Perf</a></li>
<li class="toctree-l3"><a class="reference internal" href="pointer-authentication.html">Pointer authentication in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="ptdump.html">Kernel page table dump</a></li>
<li class="toctree-l3"><a class="reference internal" href="silicon-errata.html">Silicon Errata and Software Workarounds</a></li>
<li class="toctree-l3"><a class="reference internal" href="sme.html">Scalable Matrix Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="sve.html">Scalable Vector Extension support for AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-address-abi.html">AArch64 TAGGED ADDRESS ABI</a></li>
<li class="toctree-l3"><a class="reference internal" href="tagged-pointers.html">Tagged virtual addresses in AArch64 Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">Feature status on arm64 architecture</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../riscv/index.html">RISC-V architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/arch/arm64/asymmetric-32bit.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="asymmetric-32-bit-socs">
<h1>Asymmetric 32-bit SoCs<a class="headerlink" href="#asymmetric-32-bit-socs" title="Link to this heading">¶</a></h1>
<p>Author: Will Deacon &lt;<a class="reference external" href="mailto:will&#37;&#52;&#48;kernel&#46;org">will<span>&#64;</span>kernel<span>&#46;</span>org</a>&gt;</p>
<p>This document describes the impact of asymmetric 32-bit SoCs on the
execution of 32-bit (<code class="docutils literal notranslate"><span class="pre">AArch32</span></code>) applications.</p>
<p>Date: 2021-05-17</p>
<section id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Link to this heading">¶</a></h2>
<p>Some Armv9 SoCs suffer from a big.LITTLE misfeature where only a subset
of the CPUs are capable of executing 32-bit user applications. On such
a system, Linux by default treats the asymmetry as a “mismatch” and
disables support for both the <code class="docutils literal notranslate"><span class="pre">PER_LINUX32</span></code> personality and
<code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> of 32-bit ELF binaries, with the latter returning
<code class="docutils literal notranslate"><span class="pre">-ENOEXEC</span></code>. If the mismatch is detected during late onlining of a
64-bit-only CPU, then the onlining operation fails and the new CPU is
unavailable for scheduling.</p>
<p>Surprisingly, these SoCs have been produced with the intention of
running legacy 32-bit binaries. Unsurprisingly, that doesn’t work very
well with the default behaviour of Linux.</p>
<p>It seems inevitable that future SoCs will drop 32-bit support
altogether, so if you’re stuck in the unenviable position of needing to
run 32-bit code on one of these transitionary platforms then you would
be wise to consider alternatives such as recompilation, emulation or
retirement. If neither of those options are practical, then read on.</p>
</section>
<section id="enabling-kernel-support">
<h2>Enabling kernel support<a class="headerlink" href="#enabling-kernel-support" title="Link to this heading">¶</a></h2>
<p>Since the kernel support is not completely transparent to userspace,
allowing 32-bit tasks to run on an asymmetric 32-bit system requires an
explicit “opt-in” and can be enabled by passing the
<code class="docutils literal notranslate"><span class="pre">allow_mismatched_32bit_el0</span></code> parameter on the kernel command-line.</p>
<p>For the remainder of this document we will refer to an <em>asymmetric
system</em> to mean an asymmetric 32-bit SoC running Linux with this kernel
command-line option enabled.</p>
</section>
<section id="userspace-impact">
<h2>Userspace impact<a class="headerlink" href="#userspace-impact" title="Link to this heading">¶</a></h2>
<p>32-bit tasks running on an asymmetric system behave in mostly the same
way as on a homogeneous system, with a few key differences relating to
CPU affinity.</p>
<section id="sysfs">
<h3>sysfs<a class="headerlink" href="#sysfs" title="Link to this heading">¶</a></h3>
<p>The subset of CPUs capable of running 32-bit tasks is described in
<code class="docutils literal notranslate"><span class="pre">/sys/devices/system/cpu/aarch32_el0</span></code> and is documented further in
<code class="docutils literal notranslate"><span class="pre">Documentation/ABI/testing/sysfs-devices-system-cpu</span></code>.</p>
<p><strong>Note:</strong> CPUs are advertised by this file as they are detected and so
late-onlining of 32-bit-capable CPUs can result in the file contents
being modified by the kernel at runtime. Once advertised, CPUs are never
removed from the file.</p>
</section>
<section id="execve-2">
<h3><code class="docutils literal notranslate"><span class="pre">execve(2)</span></code><a class="headerlink" href="#execve-2" title="Link to this heading">¶</a></h3>
<p>On a homogeneous system, the CPU affinity of a task is preserved across
<code class="docutils literal notranslate"><span class="pre">execve(2)</span></code>. This is not always possible on an asymmetric system,
specifically when the new program being executed is 32-bit yet the
affinity mask contains 64-bit-only CPUs. In this situation, the kernel
determines the new affinity mask as follows:</p>
<blockquote>
<div><ol class="arabic">
<li><p>If the 32-bit-capable subset of the affinity mask is not empty,
then the affinity is restricted to that subset and the old affinity
mask is saved. This saved mask is inherited over <code class="docutils literal notranslate"><span class="pre">fork(2)</span></code> and
preserved across <code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> of 32-bit programs.</p>
<p><strong>Note:</strong> This step does not apply to <code class="docutils literal notranslate"><span class="pre">SCHED_DEADLINE</span></code> tasks.
See <a class="reference internal" href="#sched-deadline">SCHED_DEADLINE</a>.</p>
</li>
<li><p>Otherwise, the cpuset hierarchy of the task is walked until an
ancestor is found containing at least one 32-bit-capable CPU. The
affinity of the task is then changed to match the 32-bit-capable
subset of the cpuset determined by the walk.</p></li>
<li><p>On failure (i.e. out of memory), the affinity is changed to the set
of all 32-bit-capable CPUs of which the kernel is aware.</p></li>
</ol>
</div></blockquote>
<p>A subsequent <code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> of a 64-bit program by the 32-bit task will
invalidate the affinity mask saved in (1) and attempt to restore the CPU
affinity of the task using the saved mask if it was previously valid.
This restoration may fail due to intervening changes to the deadline
policy or cpuset hierarchy, in which case the <code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> continues
with the affinity unchanged.</p>
<p>Calls to <code class="docutils literal notranslate"><span class="pre">sched_setaffinity(2)</span></code> for a 32-bit task will consider only
the 32-bit-capable CPUs of the requested affinity mask. On success, the
affinity for the task is updated and any saved mask from a prior
<code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> is invalidated.</p>
</section>
<section id="sched-deadline">
<h3><code class="docutils literal notranslate"><span class="pre">SCHED_DEADLINE</span></code><a class="headerlink" href="#sched-deadline" title="Link to this heading">¶</a></h3>
<p>Explicit admission of a 32-bit deadline task to the default root domain
(e.g. by calling <code class="docutils literal notranslate"><span class="pre">sched_setattr(2)</span></code>) is rejected on an asymmetric
32-bit system unless admission control is disabled by writing -1 to
<code class="docutils literal notranslate"><span class="pre">/proc/sys/kernel/sched_rt_runtime_us</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">execve(2)</span></code> of a 32-bit program from a 64-bit deadline task will
return <code class="docutils literal notranslate"><span class="pre">-ENOEXEC</span></code> if the root domain for the task contains any
64-bit-only CPUs and admission control is enabled. Concurrent offlining
of 32-bit-capable CPUs may still necessitate the procedure described in
<a class="reference internal" href="#execve-2">execve(2)</a>, in which case step (1) is skipped and a warning is
emitted on the console.</p>
<p><strong>Note:</strong> It is recommended that a set of 32-bit-capable CPUs are placed
into a separate root domain if <code class="docutils literal notranslate"><span class="pre">SCHED_DEADLINE</span></code> is to be used with
32-bit tasks on an asymmetric system. Failure to do so is likely to
result in missed deadlines.</p>
</section>
<section id="cpusets">
<h3>Cpusets<a class="headerlink" href="#cpusets" title="Link to this heading">¶</a></h3>
<p>The affinity of a 32-bit task on an asymmetric system may include CPUs
that are not explicitly allowed by the cpuset to which it is attached.
This can occur as a result of the following two situations:</p>
<blockquote>
<div><ul class="simple">
<li><p>A 64-bit task attached to a cpuset which allows only 64-bit CPUs
executes a 32-bit program.</p></li>
<li><p>All of the 32-bit-capable CPUs allowed by a cpuset containing a
32-bit task are offlined.</p></li>
</ul>
</div></blockquote>
<p>In both of these cases, the new affinity is calculated according to step
(2) of the process described in <a class="reference internal" href="#execve-2">execve(2)</a> and the cpuset hierarchy is
unchanged irrespective of the cgroup version.</p>
</section>
<section id="cpu-hotplug">
<h3>CPU hotplug<a class="headerlink" href="#cpu-hotplug" title="Link to this heading">¶</a></h3>
<p>On an asymmetric system, the first detected 32-bit-capable CPU is
prevented from being offlined by userspace and any such attempt will
return <code class="docutils literal notranslate"><span class="pre">-EPERM</span></code>. Note that suspend is still permitted even if the
primary CPU (i.e. CPU 0) is 64-bit-only.</p>
</section>
<section id="kvm">
<h3>KVM<a class="headerlink" href="#kvm" title="Link to this heading">¶</a></h3>
<p>Although KVM will not advertise 32-bit EL0 support to any vCPUs on an
asymmetric system, a broken guest at EL1 could still attempt to execute
32-bit code at EL0. In this case, an exit from a vCPU thread in 32-bit
mode will return to host userspace with an <code class="docutils literal notranslate"><span class="pre">exit_reason</span></code> of
<code class="docutils literal notranslate"><span class="pre">KVM_EXIT_FAIL_ENTRY</span></code> and will remain non-runnable until successfully
re-initialised by a subsequent <code class="docutils literal notranslate"><span class="pre">KVM_ARM_VCPU_INIT</span></code> operation.</p>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/arch/arm64/asymmetric-32bit.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>