

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Fri Mar 21 12:04:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|    5131|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5131|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       3|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_23_fu_1149_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln40_fu_1143_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_22    |   9|          2|    4|          8|
    |i_fu_238                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_22_reg_2478            |   4|   0|    4|          0|
    |i_fu_238                 |   4|   0|    4|          0|
    |mux_case_01070_fu_306    |  64|   0|   64|          0|
    |mux_case_01894_fu_338    |  64|   0|   64|          0|
    |mux_case_019_fu_242      |  64|   0|   64|          0|
    |mux_case_0246_fu_274     |  64|   0|   64|          0|
    |mux_case_026118_fu_370   |  64|   0|   64|          0|
    |mux_case_034142_fu_402   |  64|   0|   64|          0|
    |mux_case_042166_fu_434   |  64|   0|   64|          0|
    |mux_case_050190_fu_466   |  64|   0|   64|          0|
    |mux_case_058214_fu_498   |  64|   0|   64|          0|
    |mux_case_066238_fu_530   |  64|   0|   64|          0|
    |mux_case_11173_fu_310    |  64|   0|   64|          0|
    |mux_case_11997_fu_342    |  64|   0|   64|          0|
    |mux_case_122_fu_246      |  64|   0|   64|          0|
    |mux_case_127121_fu_374   |  64|   0|   64|          0|
    |mux_case_1349_fu_278     |  64|   0|   64|          0|
    |mux_case_135145_fu_406   |  64|   0|   64|          0|
    |mux_case_143169_fu_438   |  64|   0|   64|          0|
    |mux_case_151193_fu_470   |  64|   0|   64|          0|
    |mux_case_159217_fu_502   |  64|   0|   64|          0|
    |mux_case_167241_fu_534   |  64|   0|   64|          0|
    |mux_case_21276_fu_314    |  64|   0|   64|          0|
    |mux_case_220100_fu_346   |  64|   0|   64|          0|
    |mux_case_226_fu_250      |  64|   0|   64|          0|
    |mux_case_228124_fu_378   |  64|   0|   64|          0|
    |mux_case_236148_fu_410   |  64|   0|   64|          0|
    |mux_case_244172_fu_442   |  64|   0|   64|          0|
    |mux_case_2452_fu_282     |  64|   0|   64|          0|
    |mux_case_252196_fu_474   |  64|   0|   64|          0|
    |mux_case_260220_fu_506   |  64|   0|   64|          0|
    |mux_case_268244_fu_538   |  64|   0|   64|          0|
    |mux_case_31379_fu_318    |  64|   0|   64|          0|
    |mux_case_321103_fu_350   |  64|   0|   64|          0|
    |mux_case_329127_fu_382   |  64|   0|   64|          0|
    |mux_case_330_fu_254      |  64|   0|   64|          0|
    |mux_case_337151_fu_414   |  64|   0|   64|          0|
    |mux_case_345175_fu_446   |  64|   0|   64|          0|
    |mux_case_353199_fu_478   |  64|   0|   64|          0|
    |mux_case_3555_fu_286     |  64|   0|   64|          0|
    |mux_case_361223_fu_510   |  64|   0|   64|          0|
    |mux_case_369247_fu_542   |  64|   0|   64|          0|
    |mux_case_41482_fu_322    |  64|   0|   64|          0|
    |mux_case_422106_fu_354   |  64|   0|   64|          0|
    |mux_case_430130_fu_386   |  64|   0|   64|          0|
    |mux_case_433_fu_258      |  64|   0|   64|          0|
    |mux_case_438154_fu_418   |  64|   0|   64|          0|
    |mux_case_446178_fu_450   |  64|   0|   64|          0|
    |mux_case_454202_fu_482   |  64|   0|   64|          0|
    |mux_case_462226_fu_514   |  64|   0|   64|          0|
    |mux_case_4658_fu_290     |  64|   0|   64|          0|
    |mux_case_470250_fu_546   |  64|   0|   64|          0|
    |mux_case_51585_fu_326    |  64|   0|   64|          0|
    |mux_case_523109_fu_358   |  64|   0|   64|          0|
    |mux_case_531133_fu_390   |  64|   0|   64|          0|
    |mux_case_536_fu_262      |  64|   0|   64|          0|
    |mux_case_539157_fu_422   |  64|   0|   64|          0|
    |mux_case_547181_fu_454   |  64|   0|   64|          0|
    |mux_case_555205_fu_486   |  64|   0|   64|          0|
    |mux_case_563229_fu_518   |  64|   0|   64|          0|
    |mux_case_571253_fu_550   |  64|   0|   64|          0|
    |mux_case_5761_fu_294     |  64|   0|   64|          0|
    |mux_case_61688_fu_330    |  64|   0|   64|          0|
    |mux_case_624112_fu_362   |  64|   0|   64|          0|
    |mux_case_632136_fu_394   |  64|   0|   64|          0|
    |mux_case_639_fu_266      |  64|   0|   64|          0|
    |mux_case_640160_fu_426   |  64|   0|   64|          0|
    |mux_case_648184_fu_458   |  64|   0|   64|          0|
    |mux_case_656208_fu_490   |  64|   0|   64|          0|
    |mux_case_664232_fu_522   |  64|   0|   64|          0|
    |mux_case_672256_fu_554   |  64|   0|   64|          0|
    |mux_case_6864_fu_298     |  64|   0|   64|          0|
    |mux_case_71791_fu_334    |  64|   0|   64|          0|
    |mux_case_725115_fu_366   |  64|   0|   64|          0|
    |mux_case_733139_fu_398   |  64|   0|   64|          0|
    |mux_case_741163_fu_430   |  64|   0|   64|          0|
    |mux_case_743_fu_270      |  64|   0|   64|          0|
    |mux_case_749187_fu_462   |  64|   0|   64|          0|
    |mux_case_757211_fu_494   |  64|   0|   64|          0|
    |mux_case_765235_fu_526   |  64|   0|   64|          0|
    |mux_case_773259_fu_558   |  64|   0|   64|          0|
    |mux_case_7967_fu_302     |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |5131|   0| 5131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  backProp<8, 8, 10>_Pipeline_VITIS_LOOP_40_1|  return value|
|weights_l3_address0         |  out|    4|   ap_memory|                                   weights_l3|         array|
|weights_l3_ce0              |  out|    1|   ap_memory|                                   weights_l3|         array|
|weights_l3_q0               |   in|  512|   ap_memory|                                   weights_l3|         array|
|mux_case_773259_out         |  out|   64|      ap_vld|                          mux_case_773259_out|       pointer|
|mux_case_773259_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_773259_out|       pointer|
|mux_case_672256_out         |  out|   64|      ap_vld|                          mux_case_672256_out|       pointer|
|mux_case_672256_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_672256_out|       pointer|
|mux_case_571253_out         |  out|   64|      ap_vld|                          mux_case_571253_out|       pointer|
|mux_case_571253_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_571253_out|       pointer|
|mux_case_470250_out         |  out|   64|      ap_vld|                          mux_case_470250_out|       pointer|
|mux_case_470250_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_470250_out|       pointer|
|mux_case_369247_out         |  out|   64|      ap_vld|                          mux_case_369247_out|       pointer|
|mux_case_369247_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_369247_out|       pointer|
|mux_case_268244_out         |  out|   64|      ap_vld|                          mux_case_268244_out|       pointer|
|mux_case_268244_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_268244_out|       pointer|
|mux_case_167241_out         |  out|   64|      ap_vld|                          mux_case_167241_out|       pointer|
|mux_case_167241_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_167241_out|       pointer|
|mux_case_066238_out         |  out|   64|      ap_vld|                          mux_case_066238_out|       pointer|
|mux_case_066238_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_066238_out|       pointer|
|mux_case_765235_out         |  out|   64|      ap_vld|                          mux_case_765235_out|       pointer|
|mux_case_765235_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_765235_out|       pointer|
|mux_case_664232_out         |  out|   64|      ap_vld|                          mux_case_664232_out|       pointer|
|mux_case_664232_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_664232_out|       pointer|
|mux_case_563229_out         |  out|   64|      ap_vld|                          mux_case_563229_out|       pointer|
|mux_case_563229_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_563229_out|       pointer|
|mux_case_462226_out         |  out|   64|      ap_vld|                          mux_case_462226_out|       pointer|
|mux_case_462226_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_462226_out|       pointer|
|mux_case_361223_out         |  out|   64|      ap_vld|                          mux_case_361223_out|       pointer|
|mux_case_361223_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_361223_out|       pointer|
|mux_case_260220_out         |  out|   64|      ap_vld|                          mux_case_260220_out|       pointer|
|mux_case_260220_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_260220_out|       pointer|
|mux_case_159217_out         |  out|   64|      ap_vld|                          mux_case_159217_out|       pointer|
|mux_case_159217_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_159217_out|       pointer|
|mux_case_058214_out         |  out|   64|      ap_vld|                          mux_case_058214_out|       pointer|
|mux_case_058214_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_058214_out|       pointer|
|mux_case_757211_out         |  out|   64|      ap_vld|                          mux_case_757211_out|       pointer|
|mux_case_757211_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_757211_out|       pointer|
|mux_case_656208_out         |  out|   64|      ap_vld|                          mux_case_656208_out|       pointer|
|mux_case_656208_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_656208_out|       pointer|
|mux_case_555205_out         |  out|   64|      ap_vld|                          mux_case_555205_out|       pointer|
|mux_case_555205_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_555205_out|       pointer|
|mux_case_454202_out         |  out|   64|      ap_vld|                          mux_case_454202_out|       pointer|
|mux_case_454202_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_454202_out|       pointer|
|mux_case_353199_out         |  out|   64|      ap_vld|                          mux_case_353199_out|       pointer|
|mux_case_353199_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_353199_out|       pointer|
|mux_case_252196_out         |  out|   64|      ap_vld|                          mux_case_252196_out|       pointer|
|mux_case_252196_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_252196_out|       pointer|
|mux_case_151193_out         |  out|   64|      ap_vld|                          mux_case_151193_out|       pointer|
|mux_case_151193_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_151193_out|       pointer|
|mux_case_050190_out         |  out|   64|      ap_vld|                          mux_case_050190_out|       pointer|
|mux_case_050190_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_050190_out|       pointer|
|mux_case_749187_out         |  out|   64|      ap_vld|                          mux_case_749187_out|       pointer|
|mux_case_749187_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_749187_out|       pointer|
|mux_case_648184_out         |  out|   64|      ap_vld|                          mux_case_648184_out|       pointer|
|mux_case_648184_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_648184_out|       pointer|
|mux_case_547181_out         |  out|   64|      ap_vld|                          mux_case_547181_out|       pointer|
|mux_case_547181_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_547181_out|       pointer|
|mux_case_446178_out         |  out|   64|      ap_vld|                          mux_case_446178_out|       pointer|
|mux_case_446178_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_446178_out|       pointer|
|mux_case_345175_out         |  out|   64|      ap_vld|                          mux_case_345175_out|       pointer|
|mux_case_345175_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_345175_out|       pointer|
|mux_case_244172_out         |  out|   64|      ap_vld|                          mux_case_244172_out|       pointer|
|mux_case_244172_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_244172_out|       pointer|
|mux_case_143169_out         |  out|   64|      ap_vld|                          mux_case_143169_out|       pointer|
|mux_case_143169_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_143169_out|       pointer|
|mux_case_042166_out         |  out|   64|      ap_vld|                          mux_case_042166_out|       pointer|
|mux_case_042166_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_042166_out|       pointer|
|mux_case_741163_out         |  out|   64|      ap_vld|                          mux_case_741163_out|       pointer|
|mux_case_741163_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_741163_out|       pointer|
|mux_case_640160_out         |  out|   64|      ap_vld|                          mux_case_640160_out|       pointer|
|mux_case_640160_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_640160_out|       pointer|
|mux_case_539157_out         |  out|   64|      ap_vld|                          mux_case_539157_out|       pointer|
|mux_case_539157_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_539157_out|       pointer|
|mux_case_438154_out         |  out|   64|      ap_vld|                          mux_case_438154_out|       pointer|
|mux_case_438154_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_438154_out|       pointer|
|mux_case_337151_out         |  out|   64|      ap_vld|                          mux_case_337151_out|       pointer|
|mux_case_337151_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_337151_out|       pointer|
|mux_case_236148_out         |  out|   64|      ap_vld|                          mux_case_236148_out|       pointer|
|mux_case_236148_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_236148_out|       pointer|
|mux_case_135145_out         |  out|   64|      ap_vld|                          mux_case_135145_out|       pointer|
|mux_case_135145_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_135145_out|       pointer|
|mux_case_034142_out         |  out|   64|      ap_vld|                          mux_case_034142_out|       pointer|
|mux_case_034142_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_034142_out|       pointer|
|mux_case_733139_out         |  out|   64|      ap_vld|                          mux_case_733139_out|       pointer|
|mux_case_733139_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_733139_out|       pointer|
|mux_case_632136_out         |  out|   64|      ap_vld|                          mux_case_632136_out|       pointer|
|mux_case_632136_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_632136_out|       pointer|
|mux_case_531133_out         |  out|   64|      ap_vld|                          mux_case_531133_out|       pointer|
|mux_case_531133_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_531133_out|       pointer|
|mux_case_430130_out         |  out|   64|      ap_vld|                          mux_case_430130_out|       pointer|
|mux_case_430130_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_430130_out|       pointer|
|mux_case_329127_out         |  out|   64|      ap_vld|                          mux_case_329127_out|       pointer|
|mux_case_329127_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_329127_out|       pointer|
|mux_case_228124_out         |  out|   64|      ap_vld|                          mux_case_228124_out|       pointer|
|mux_case_228124_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_228124_out|       pointer|
|mux_case_127121_out         |  out|   64|      ap_vld|                          mux_case_127121_out|       pointer|
|mux_case_127121_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_127121_out|       pointer|
|mux_case_026118_out         |  out|   64|      ap_vld|                          mux_case_026118_out|       pointer|
|mux_case_026118_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_026118_out|       pointer|
|mux_case_725115_out         |  out|   64|      ap_vld|                          mux_case_725115_out|       pointer|
|mux_case_725115_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_725115_out|       pointer|
|mux_case_624112_out         |  out|   64|      ap_vld|                          mux_case_624112_out|       pointer|
|mux_case_624112_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_624112_out|       pointer|
|mux_case_523109_out         |  out|   64|      ap_vld|                          mux_case_523109_out|       pointer|
|mux_case_523109_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_523109_out|       pointer|
|mux_case_422106_out         |  out|   64|      ap_vld|                          mux_case_422106_out|       pointer|
|mux_case_422106_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_422106_out|       pointer|
|mux_case_321103_out         |  out|   64|      ap_vld|                          mux_case_321103_out|       pointer|
|mux_case_321103_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_321103_out|       pointer|
|mux_case_220100_out         |  out|   64|      ap_vld|                          mux_case_220100_out|       pointer|
|mux_case_220100_out_ap_vld  |  out|    1|      ap_vld|                          mux_case_220100_out|       pointer|
|mux_case_11997_out          |  out|   64|      ap_vld|                           mux_case_11997_out|       pointer|
|mux_case_11997_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_11997_out|       pointer|
|mux_case_01894_out          |  out|   64|      ap_vld|                           mux_case_01894_out|       pointer|
|mux_case_01894_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_01894_out|       pointer|
|mux_case_71791_out          |  out|   64|      ap_vld|                           mux_case_71791_out|       pointer|
|mux_case_71791_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_71791_out|       pointer|
|mux_case_61688_out          |  out|   64|      ap_vld|                           mux_case_61688_out|       pointer|
|mux_case_61688_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_61688_out|       pointer|
|mux_case_51585_out          |  out|   64|      ap_vld|                           mux_case_51585_out|       pointer|
|mux_case_51585_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_51585_out|       pointer|
|mux_case_41482_out          |  out|   64|      ap_vld|                           mux_case_41482_out|       pointer|
|mux_case_41482_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_41482_out|       pointer|
|mux_case_31379_out          |  out|   64|      ap_vld|                           mux_case_31379_out|       pointer|
|mux_case_31379_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_31379_out|       pointer|
|mux_case_21276_out          |  out|   64|      ap_vld|                           mux_case_21276_out|       pointer|
|mux_case_21276_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_21276_out|       pointer|
|mux_case_11173_out          |  out|   64|      ap_vld|                           mux_case_11173_out|       pointer|
|mux_case_11173_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_11173_out|       pointer|
|mux_case_01070_out          |  out|   64|      ap_vld|                           mux_case_01070_out|       pointer|
|mux_case_01070_out_ap_vld   |  out|    1|      ap_vld|                           mux_case_01070_out|       pointer|
|mux_case_7967_out           |  out|   64|      ap_vld|                            mux_case_7967_out|       pointer|
|mux_case_7967_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_7967_out|       pointer|
|mux_case_6864_out           |  out|   64|      ap_vld|                            mux_case_6864_out|       pointer|
|mux_case_6864_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_6864_out|       pointer|
|mux_case_5761_out           |  out|   64|      ap_vld|                            mux_case_5761_out|       pointer|
|mux_case_5761_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_5761_out|       pointer|
|mux_case_4658_out           |  out|   64|      ap_vld|                            mux_case_4658_out|       pointer|
|mux_case_4658_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_4658_out|       pointer|
|mux_case_3555_out           |  out|   64|      ap_vld|                            mux_case_3555_out|       pointer|
|mux_case_3555_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_3555_out|       pointer|
|mux_case_2452_out           |  out|   64|      ap_vld|                            mux_case_2452_out|       pointer|
|mux_case_2452_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_2452_out|       pointer|
|mux_case_1349_out           |  out|   64|      ap_vld|                            mux_case_1349_out|       pointer|
|mux_case_1349_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_1349_out|       pointer|
|mux_case_0246_out           |  out|   64|      ap_vld|                            mux_case_0246_out|       pointer|
|mux_case_0246_out_ap_vld    |  out|    1|      ap_vld|                            mux_case_0246_out|       pointer|
|mux_case_743_out            |  out|   64|      ap_vld|                             mux_case_743_out|       pointer|
|mux_case_743_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_743_out|       pointer|
|mux_case_639_out            |  out|   64|      ap_vld|                             mux_case_639_out|       pointer|
|mux_case_639_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_639_out|       pointer|
|mux_case_536_out            |  out|   64|      ap_vld|                             mux_case_536_out|       pointer|
|mux_case_536_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_536_out|       pointer|
|mux_case_433_out            |  out|   64|      ap_vld|                             mux_case_433_out|       pointer|
|mux_case_433_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_433_out|       pointer|
|mux_case_330_out            |  out|   64|      ap_vld|                             mux_case_330_out|       pointer|
|mux_case_330_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_330_out|       pointer|
|mux_case_226_out            |  out|   64|      ap_vld|                             mux_case_226_out|       pointer|
|mux_case_226_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_226_out|       pointer|
|mux_case_122_out            |  out|   64|      ap_vld|                             mux_case_122_out|       pointer|
|mux_case_122_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_122_out|       pointer|
|mux_case_019_out            |  out|   64|      ap_vld|                             mux_case_019_out|       pointer|
|mux_case_019_out_ap_vld     |  out|    1|      ap_vld|                             mux_case_019_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------+--------------+

