# Xilinx-Vivado-16-bit-ALU
A 16-bit Arithmetic Logic Unit created and designed in Xilinx Vivado using both structural and behavioral modeling

# 16bit ALU diagram:
![](https://github.com/jwrhone/Xilinx-Vivado-16-bit-ALU/blob/main/16bit_ALU_Diagram.JPG)
# 16bit ALU design schematic:
![](https://github.com/jwrhone/Xilinx-Vivado-16-bit-ALU/blob/main/16bit_ALU_Project_Schematic.PNG)
