
*** Running vivado
    with args -log design_1_fir_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_wrapper_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Sep 30 15:46:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_fir_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cathyhu3/ip_repo/fir_interface_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cathyhu3/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_fir_wrapper_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1405813
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2177.816 ; gain = 441.797 ; free physical = 3279 ; free virtual = 11373
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'NUM_COEFFS' is used before its declaration [/home/cathyhu3/lab3_fir/lab3_fir.srcs/sources_1/imports/hdl/fir_15.sv:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_wrapper_0_0' [/home/cathyhu3/lab3_fir/lab3_fir.gen/sources_1/bd/design_1/ip/design_1_fir_wrapper_0_0/synth/design_1_fir_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir_wrapper' [/home/cathyhu3/lab3_fir/lab3_fir.srcs/sources_1/imports/hdl/fir_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'fir_15' [/home/cathyhu3/lab3_fir/lab3_fir.srcs/sources_1/imports/hdl/fir_15.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_15' (0#1) [/home/cathyhu3/lab3_fir/lab3_fir.srcs/sources_1/imports/hdl/fir_15.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fir_wrapper' (0#1) [/home/cathyhu3/lab3_fir/lab3_fir.srcs/sources_1/imports/hdl/fir_wrapper.v:25]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_wrapper_0_0' (0#1) [/home/cathyhu3/lab3_fir/lab3_fir.gen/sources_1/bd/design_1/ip/design_1_fir_wrapper_0_0/synth/design_1_fir_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port btns[3] in module fir_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2258.785 ; gain = 522.766 ; free physical = 3185 ; free virtual = 11280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2273.629 ; gain = 537.609 ; free physical = 3185 ; free virtual = 11280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2273.629 ; gain = 537.609 ; free physical = 3185 ; free virtual = 11280
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2273.629 ; gain = 0.000 ; free physical = 3185 ; free virtual = 11280
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.367 ; gain = 0.000 ; free physical = 3213 ; free virtual = 11308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2396.402 ; gain = 0.000 ; free physical = 3213 ; free virtual = 11308
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.402 ; gain = 660.383 ; free physical = 3311 ; free virtual = 11406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.371 ; gain = 668.352 ; free physical = 3311 ; free virtual = 11405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.371 ; gain = 668.352 ; free physical = 3311 ; free virtual = 11405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2404.371 ; gain = 668.352 ; free physical = 3314 ; free virtual = 11409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 45    
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 54    
	               24 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Multipliers : 
	               8x32  Multipliers := 45    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP sum_chain_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sum_chain_reg[14] is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP sum_chain_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sum_chain_reg[14] is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP sum_chain_reg[14], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register sum_chain_reg[14] is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
DSP Report: operator p_0_out is absorbed into DSP sum_chain_reg[14].
WARNING: [Synth 8-7129] Port btns[3] in module fir_wrapper is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][47]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][46]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][45]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][44]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][43]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][42]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][41]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][40]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][39]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][38]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][37]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][36]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][35]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][34]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][33]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][32]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][31]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][30]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][29]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][28]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][27]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][26]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][25]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][24]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][23]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][22]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][21]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][20]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][19]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][18]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[0].nolabel_line89/sum_chain_reg[14][17]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][47]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][46]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][45]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][44]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][43]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][42]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][41]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][40]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][39]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][38]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][37]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][36]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][35]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][34]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][33]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][32]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][31]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][30]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][29]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][28]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][27]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][26]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][25]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][24]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][23]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][22]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][21]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][20]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][19]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][18]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[1].nolabel_line89/sum_chain_reg[14][17]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][47]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][46]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][45]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][44]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][43]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][42]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][41]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][40]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][39]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][38]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][37]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][36]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][35]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][34]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][33]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][32]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][31]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][30]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][29]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][28]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][27]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][26]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][25]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][24]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][23]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][22]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][21]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][20]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][19]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][18]) is unused and will be removed from module design_1_fir_wrapper_0_0.
INFO: [Synth 8-3332] Sequential element (inst/genblk1[2].nolabel_line89/sum_chain_reg[14][17]) is unused and will be removed from module design_1_fir_wrapper_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2404.371 ; gain = 668.352 ; free physical = 3303 ; free virtual = 11399
---------------------------------------------------------------------------------
 Sort Area is  p_0_out_0 : 0 0 : 1424 2831 : Used 1 time 0
 Sort Area is  p_0_out_0 : 0 1 : 1407 2831 : Used 1 time 0
 Sort Area is  p_0_out_12 : 0 0 : 1424 2831 : Used 1 time 0
 Sort Area is  p_0_out_12 : 0 1 : 1407 2831 : Used 1 time 0
 Sort Area is  p_0_out_22 : 0 0 : 1424 2831 : Used 1 time 0
 Sort Area is  p_0_out_22 : 0 1 : 1407 2831 : Used 1 time 0
 Sort Area is  p_0_out_10 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_10 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_11 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_11 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_3 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_3 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_5 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_5 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_6 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_6 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_7 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_7 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_8 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_8 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_9 : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_9 : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_a : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_a : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_b : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_b : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_c : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_c : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_d : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_d : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_e : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_e : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_f : 0 0 : 1424 2783 : Used 1 time 0
 Sort Area is  p_0_out_f : 0 1 : 1359 2783 : Used 1 time 0
 Sort Area is  p_0_out_13 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_13 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_15 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_15 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_16 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_16 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_17 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_17 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_18 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_18 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_19 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_19 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1a : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1a : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1b : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1b : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1c : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1c : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1d : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1d : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1e : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1e : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_1f : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_1f : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_20 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_20 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_21 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_21 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_23 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_23 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_24 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_24 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_25 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_25 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_26 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_26 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_27 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_27 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_28 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_28 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_29 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_29 : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2a : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2a : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2b : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2b : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2c : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2c : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2d : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2d : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2e : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2e : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_2f : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_2f : 0 1 : 816 2240 : Used 1 time 0
 Sort Area is  p_0_out_30 : 0 0 : 1424 2240 : Used 1 time 0
 Sort Area is  p_0_out_30 : 0 1 : 816 2240 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2492.371 ; gain = 756.352 ; free physical = 3199 ; free virtual = 11295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2497.371 ; gain = 761.352 ; free physical = 3192 ; free virtual = 11288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2516.402 ; gain = 780.383 ; free physical = 3176 ; free virtual = 11272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2983 ; free virtual = 11080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2983 ; free virtual = 11080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2983 ; free virtual = 11080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2983 ; free virtual = 11080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2983 ; free virtual = 11080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2951 ; free virtual = 11047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_fir_wrapper_0_0 | inst/vde_pipe_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_fir_wrapper_0_0 | inst/pixel_pipe_reg[0][23] | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
+-------------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | PCIN>>17+A*B    | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_15      | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   369|
|2     |DSP48E1 |    90|
|4     |LUT1    |     3|
|5     |LUT2    |  1741|
|6     |LUT3    |    31|
|7     |LUT4    |    24|
|8     |LUT5    |   138|
|9     |LUT6    |   150|
|10    |SRL16E  |    25|
|11    |FDRE    |  1642|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2680.215 ; gain = 944.195 ; free physical = 2951 ; free virtual = 11047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2680.215 ; gain = 821.422 ; free physical = 2943 ; free virtual = 11039
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2680.223 ; gain = 944.195 ; free physical = 2945 ; free virtual = 11041
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2680.223 ; gain = 0.000 ; free physical = 3118 ; free virtual = 11214
INFO: [Netlist 29-17] Analyzing 459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.242 ; gain = 0.000 ; free physical = 3157 ; free virtual = 11253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c638a21a
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2736.277 ; gain = 1186.898 ; free physical = 3153 ; free virtual = 11249
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1911.526; main = 1841.246; forked = 267.444
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3480.273; main = 2736.246; forked = 963.867
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2760.254 ; gain = 0.000 ; free physical = 3157 ; free virtual = 11253
INFO: [Common 17-1381] The checkpoint '/home/cathyhu3/lab3_fir/lab3_fir.runs/design_1_fir_wrapper_0_0_synth_1/design_1_fir_wrapper_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_fir_wrapper_0_0_utilization_synth.rpt -pb design_1_fir_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 15:47:07 2025...
