Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 13:04:44 2025
| Host         : BOOK-JBCPDRK7D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_simple_timing_summary_routed.rpt -pb top_simple_timing_summary_routed.pb -rpx top_simple_timing_summary_routed.rpx -warn_on_violation
| Design       : top_simple
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 612         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
TIMING-23  Warning           Combinational loop found                    3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (612)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1642)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (17)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (612)
--------------------------
 There are 612 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1642)
---------------------------------------------------
 There are 1642 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (17)
----------------------
 There are 17 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1645          inf        0.000                      0                 1645           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1645 Endpoints
Min Delay          1645 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X92Y25         FDRE                                         r  rx_inst/rx_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X92Y25         FDRE                                         r  rx_inst/rx_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X92Y25         FDRE                                         r  rx_inst/rx_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X92Y25         FDRE                                         r  rx_inst/rx_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X93Y25         FDRE                                         r  rx_inst/rx_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X93Y25         FDRE                                         r  rx_inst/rx_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X93Y25         FDRE                                         r  rx_inst/rx_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rx_inst/rx_byte_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 1.595ns (15.585%)  route 8.639ns (84.415%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.148     9.619    rx_inst/rst_IBUF
    SLICE_X94Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.743 r  rx_inst/rx_byte[7]_i_1/O
                         net (fo=8, routed)           0.490    10.234    rx_inst/rx_byte[7]_i_1_n_0
    SLICE_X93Y25         FDRE                                         r  rx_inst/rx_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 1.471ns (14.762%)  route 8.494ns (85.238%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=568, routed)         8.494     9.965    fifo2/rst_IBUF
    SLICE_X95Y39         FDCE                                         f  fifo2/rd_ptr_gray_sync2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_byte_valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo1/wr_ptr_bin_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.837ns  (logic 4.081ns (41.485%)  route 5.756ns (58.515%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDRE                         0.000     0.000 r  rx_inst/rx_byte_valid_reg/C
    SLICE_X95Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rx_inst/rx_byte_valid_reg/Q
                         net (fo=13, routed)          1.462     1.881    fifo1/bram_inst/rx_byte_valid
    SLICE_X95Y31         LUT6 (Prop_lut6_I4_O)        0.299     2.180 r  fifo1/bram_inst/mem_reg_i_3/O
                         net (fo=3, routed)           1.131     3.311    fifo1/bram_inst_n_9
    SLICE_X93Y28         LUT4 (Prop_lut4_I1_O)        0.124     3.435 r  fifo1/full_flag0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.435    fifo1/full_flag0_carry_i_6_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.967 r  fifo1/full_flag0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.967    fifo1/full_flag0_carry_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.280 r  fifo1/full_flag0_carry__0_i_1/O[3]
                         net (fo=4, routed)           1.444     5.724    fifo1/wr_ptr_bin_next__0[7]
    SLICE_X94Y31         LUT6 (Prop_lut6_I0_O)        0.306     6.030 r  fifo1/full_flag0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.030    fifo1/full_flag0_carry__0_i_2_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.406 r  fifo1/full_flag0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.406    fifo1/full_flag0_carry__0_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.721 r  fifo1/full_flag0_carry__1/O[3]
                         net (fo=1, routed)           0.766     7.488    fifo1/bram_inst/full_flag0[11]
    SLICE_X95Y32         LUT6 (Prop_lut6_I1_O)        0.307     7.795 r  fifo1/bram_inst/mem_reg_i_2/O
                         net (fo=3, routed)           0.953     8.747    fifo1/bram_inst_n_8
    SLICE_X92Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.871 r  fifo1/wr_ptr_bin[0]_i_2/O
                         net (fo=1, routed)           0.000     8.871    fifo1/wr_ptr_bin[0]_i_2_n_0
    SLICE_X92Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.384 r  fifo1/wr_ptr_bin_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.384    fifo1/wr_ptr_bin_reg[0]_i_1_n_0
    SLICE_X92Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.501 r  fifo1/wr_ptr_bin_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.501    fifo1/wr_ptr_bin_reg[4]_i_1_n_0
    SLICE_X92Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.618 r  fifo1/wr_ptr_bin_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.618    fifo1/wr_ptr_bin_reg[8]_i_1_n_0
    SLICE_X92Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.837 r  fifo1/wr_ptr_bin_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.837    fifo1/wr_ptr_bin_reg[12]_i_1_n_7
    SLICE_X92Y30         FDCE                                         r  fifo1/wr_ptr_bin_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_sync1_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_sync1_reg[8]/C
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/rd_ptr_gray_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/rd_ptr_gray_sync1[8]
    SLICE_X95Y32         FDCE                                         r  fifo1/rd_ptr_gray_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo1/rd_ptr_gray_sync1_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo1/rd_ptr_gray_sync2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDCE                         0.000     0.000 r  fifo1/rd_ptr_gray_sync1_reg[9]/C
    SLICE_X95Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo1/rd_ptr_gray_sync1_reg[9]/Q
                         net (fo=1, routed)           0.056     0.197    fifo1/rd_ptr_gray_sync1[9]
    SLICE_X95Y32         FDCE                                         r  fifo1/rd_ptr_gray_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_sync1_reg[0]/C
    SLICE_X99Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/wr_ptr_gray_sync1[0]
    SLICE_X99Y35         FDCE                                         r  fifo2/wr_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y35         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_sync1_reg[1]/C
    SLICE_X99Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_sync1_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/wr_ptr_gray_sync1[1]
    SLICE_X99Y35         FDCE                                         r  fifo2/wr_ptr_gray_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y38         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_sync1_reg[6]/C
    SLICE_X97Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_sync1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/wr_ptr_gray_sync1[6]
    SLICE_X97Y38         FDCE                                         r  fifo2/wr_ptr_gray_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/wr_ptr_gray_sync1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/wr_ptr_gray_sync2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y38         FDCE                         0.000     0.000 r  fifo2/wr_ptr_gray_sync1_reg[7]/C
    SLICE_X97Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo2/wr_ptr_gray_sync1_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    fifo2/wr_ptr_gray_sync1[7]
    SLICE_X97Y38         FDCE                                         r  fifo2/wr_ptr_gray_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo3/rd_ptr_gray_sync1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo3/rd_ptr_gray_sync2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE                         0.000     0.000 r  fifo3/rd_ptr_gray_sync1_reg[5]/C
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fifo3/rd_ptr_gray_sync1_reg[5]/Q
                         net (fo=1, routed)           0.059     0.200    fifo3/rd_ptr_gray_sync1[5]
    SLICE_X106Y23        FDCE                                         r  fifo3/rd_ptr_gray_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y39         FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[10]/C
    SLICE_X96Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/rd_ptr_gray_sync1_reg[10]/Q
                         net (fo=1, routed)           0.056     0.220    fifo2/rd_ptr_gray_sync1[10]
    SLICE_X96Y39         FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y39         FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[11]/C
    SLICE_X96Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/rd_ptr_gray_sync1_reg[11]/Q
                         net (fo=1, routed)           0.056     0.220    fifo2/rd_ptr_gray_sync1[11]
    SLICE_X96Y39         FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo2/rd_ptr_gray_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo2/rd_ptr_gray_sync2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y39         FDCE                         0.000     0.000 r  fifo2/rd_ptr_gray_sync1_reg[6]/C
    SLICE_X96Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fifo2/rd_ptr_gray_sync1_reg[6]/Q
                         net (fo=1, routed)           0.056     0.220    fifo2/rd_ptr_gray_sync1[6]
    SLICE_X96Y39         FDCE                                         r  fifo2/rd_ptr_gray_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------





