==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 194.648 ; gain = 105.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 194.648 ; gain = 105.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 216.238 ; gain = 126.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:25) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:17 . Memory (MB): peak = 233.398 ; gain = 144.039
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:25) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:18 . Memory (MB): peak = 282.609 ; gain = 193.250
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:23:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:19 . Memory (MB): peak = 287.977 ; gain = 198.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.652 seconds; current allocated memory: 217.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 217.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 1.004 seconds; current allocated memory: 218.538 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:26 . Memory (MB): peak = 287.977 ; gain = 198.617
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 86.259 seconds; peak allocated memory: 218.538 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 194.570 ; gain = 105.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 194.570 ; gain = 105.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 216.477 ; gain = 127.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 233.805 ; gain = 144.520
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 284.352 ; gain = 195.066
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 285.102 ; gain = 195.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.495 seconds; current allocated memory: 223.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.636 seconds; current allocated memory: 226.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 230.966 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 118.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 309.957 ; gain = 220.672
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 66.01 seconds; peak allocated memory: 230.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 194.668 ; gain = 102.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 194.668 ; gain = 102.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 217.570 ; gain = 125.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 234.324 ; gain = 142.207
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 7.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 284.508 ; gain = 192.391
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 284.508 ; gain = 192.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.175 seconds; current allocated memory: 221.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.791 seconds; current allocated memory: 224.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 3.493 seconds; current allocated memory: 227.727 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 105.70 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:07 . Memory (MB): peak = 303.645 ; gain = 211.527
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 66.687 seconds; peak allocated memory: 227.727 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 194.359 ; gain = 102.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 194.359 ; gain = 102.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 216.500 ; gain = 124.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 234.211 ; gain = 142.027
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 6.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 284.633 ; gain = 192.449
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 284.633 ; gain = 192.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.757 seconds; current allocated memory: 220.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 222.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 2.476 seconds; current allocated memory: 224.530 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 105.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:59 . Memory (MB): peak = 297.984 ; gain = 205.801
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 59.329 seconds; peak allocated memory: 224.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.824 ; gain = 102.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.824 ; gain = 102.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 216.543 ; gain = 124.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 233.941 ; gain = 141.711
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 284.563 ; gain = 192.332
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 285.035 ; gain = 192.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.657 seconds; current allocated memory: 219.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 220.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 2.175 seconds; current allocated memory: 222.196 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 106.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:58 . Memory (MB): peak = 293.762 ; gain = 201.531
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 58.324 seconds; peak allocated memory: 222.196 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 195.230 ; gain = 106.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 195.230 ; gain = 106.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 216.461 ; gain = 127.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 234.035 ; gain = 145.012
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 285.098 ; gain = 196.074
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 285.098 ; gain = 196.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.904 seconds; current allocated memory: 218.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 219.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 220.255 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 119.44 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:57 . Memory (MB): peak = 290.211 ; gain = 201.188
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 57.121 seconds; peak allocated memory: 220.255 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 194.313 ; gain = 102.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 194.313 ; gain = 102.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 216.410 ; gain = 124.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 233.770 ; gain = 141.563
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 3.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 284.453 ; gain = 192.246
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 284.668 ; gain = 192.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.881 seconds; current allocated memory: 217.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 217.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 218.771 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 118.66 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 287.258 ; gain = 195.051
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 55.049 seconds; peak allocated memory: 218.771 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.289 ; gain = 102.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.289 ; gain = 102.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 216.570 ; gain = 124.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 234.109 ; gain = 141.863
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 9.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 284.855 ; gain = 192.609
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 285.117 ; gain = 192.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.436 seconds; current allocated memory: 225.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.997 seconds; current allocated memory: 229.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 6.367 seconds; current allocated memory: 235.111 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 118.04 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:15 . Memory (MB): peak = 317.977 ; gain = 225.730
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 74.973 seconds; peak allocated memory: 235.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 194.398 ; gain = 102.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 194.398 ; gain = 102.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 216.301 ; gain = 124.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 233.770 ; gain = 141.578
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:10 . Memory (MB): peak = 284.324 ; gain = 192.133
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:11 . Memory (MB): peak = 284.785 ; gain = 192.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.515 seconds; current allocated memory: 227.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.434 seconds; current allocated memory: 233.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 9.215 seconds; current allocated memory: 240.287 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 104.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:45 . Memory (MB): peak = 327.559 ; gain = 235.367
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 104.872 seconds; peak allocated memory: 240.287 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.441 ; gain = 104.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.441 ; gain = 104.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 217.281 ; gain = 127.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 234.207 ; gain = 144.008
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 11.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 285.379 ; gain = 195.180
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 285.902 ; gain = 195.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.481 seconds; current allocated memory: 229.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.351 seconds; current allocated memory: 237.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 8.829 seconds; current allocated memory: 245.450 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 103.07 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:24 . Memory (MB): peak = 336.438 ; gain = 246.238
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 83.699 seconds; peak allocated memory: 245.450 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 195.219 ; gain = 105.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 195.219 ; gain = 105.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 216.535 ; gain = 126.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 233.695 ; gain = 144.148
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 12.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 286.527 ; gain = 196.980
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 286.793 ; gain = 197.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.851 seconds; current allocated memory: 232.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.21 seconds; current allocated memory: 240.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 11.275 seconds; current allocated memory: 251.217 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 103.18 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 348.543 ; gain = 258.996
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 91 seconds; peak allocated memory: 251.217 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 194.227 ; gain = 104.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 194.227 ; gain = 104.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 216.453 ; gain = 126.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 233.602 ; gain = 143.570
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 13.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 286.254 ; gain = 196.223
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 287.215 ; gain = 197.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.124 seconds; current allocated memory: 235.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.807 seconds; current allocated memory: 246.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 13.404 seconds; current allocated memory: 259.145 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 102.54 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:40 . Memory (MB): peak = 361.688 ; gain = 271.656
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 99.751 seconds; peak allocated memory: 259.145 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.379 ; gain = 106.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.379 ; gain = 106.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 216.559 ; gain = 127.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 233.668 ; gain = 144.598
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 14.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 287.379 ; gain = 198.309
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 290.320 ; gain = 201.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.439 seconds; current allocated memory: 238.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.985 seconds; current allocated memory: 251.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 16.594 seconds; current allocated memory: 267.217 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.35 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:49 . Memory (MB): peak = 375.805 ; gain = 286.734
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 109.389 seconds; peak allocated memory: 267.217 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 194.621 ; gain = 105.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 194.621 ; gain = 105.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 216.441 ; gain = 127.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 233.969 ; gain = 145.004
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 15.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 288.410 ; gain = 199.445
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 293.977 ; gain = 205.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.552 seconds; current allocated memory: 241.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.651 seconds; current allocated memory: 256.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 19.089 seconds; current allocated memory: 275.403 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.65 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:57 . Memory (MB): peak = 390.410 ; gain = 301.445
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 117.566 seconds; peak allocated memory: 275.403 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 195.172 ; gain = 105.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 195.172 ; gain = 105.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:03 . Memory (MB): peak = 216.578 ; gain = 127.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 233.746 ; gain = 144.566
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 16.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 289.160 ; gain = 199.980
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 298.355 ; gain = 209.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.187 seconds; current allocated memory: 245.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.238 seconds; current allocated memory: 262.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 24.661 seconds; current allocated memory: 284.990 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 112.91 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:25 ; elapsed = 00:02:38 . Memory (MB): peak = 412.348 ; gain = 323.168
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 158.024 seconds; peak allocated memory: 284.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.941 ; gain = 104.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.941 ; gain = 104.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 217.582 ; gain = 127.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 234.105 ; gain = 143.809
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 17.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 289.922 ; gain = 199.625
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 296.934 ; gain = 206.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.882 seconds; current allocated memory: 248.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.491 seconds; current allocated memory: 267.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 25.072 seconds; current allocated memory: 295.183 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 111.89 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:02:27 . Memory (MB): peak = 428.996 ; gain = 338.699
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 146.886 seconds; peak allocated memory: 295.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 195.141 ; gain = 105.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 195.141 ; gain = 105.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 217.563 ; gain = 127.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 233.828 ; gain = 144.184
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 18.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 292.129 ; gain = 202.484
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 302.859 ; gain = 213.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.632 seconds; current allocated memory: 253.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.079ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.115 seconds; current allocated memory: 275.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 32.264 seconds; current allocated memory: 308.627 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 99.22 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:42 ; elapsed = 00:02:38 . Memory (MB): peak = 449.215 ; gain = 359.570
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 158.408 seconds; peak allocated memory: 308.627 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.969 ; gain = 104.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.969 ; gain = 104.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 216.621 ; gain = 126.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 234.219 ; gain = 144.207
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 19.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 293.184 ; gain = 203.172
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 310.805 ; gain = 220.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.607 seconds; current allocated memory: 258.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2336ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 30.561 seconds; current allocated memory: 284.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 35.704 seconds; current allocated memory: 322.304 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 97.72 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:02:57 . Memory (MB): peak = 472.605 ; gain = 382.594
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 177.622 seconds; peak allocated memory: 322.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.188 ; gain = 104.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.188 ; gain = 104.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 217.293 ; gain = 127.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 234.055 ; gain = 144.098
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 20.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 294.539 ; gain = 204.582
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 319.199 ; gain = 229.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.846 seconds; current allocated memory: 262.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1902ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.502 seconds; current allocated memory: 291.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 45.56 seconds; current allocated memory: 336.966 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 98.13 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:21 ; elapsed = 00:03:28 . Memory (MB): peak = 494.750 ; gain = 404.793
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 208.067 seconds; peak allocated memory: 336.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 194.988 ; gain = 105.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 194.988 ; gain = 105.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 216.645 ; gain = 126.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 233.629 ; gain = 143.641
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 21.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 21.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 292.090 ; gain = 202.102
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:59 . Memory (MB): peak = 328.031 ; gain = 238.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.549 seconds; current allocated memory: 267.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 43.638 seconds; current allocated memory: 299.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 58.948 seconds; current allocated memory: 352.024 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 98.02 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:51 ; elapsed = 00:04:07 . Memory (MB): peak = 519.105 ; gain = 429.117
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 247.319 seconds; peak allocated memory: 352.024 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 194.688 ; gain = 105.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 194.688 ; gain = 105.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 216.285 ; gain = 126.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 233.813 ; gain = 144.465
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 22.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 294.984 ; gain = 205.637
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 339.527 ; gain = 250.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.305 seconds; current allocated memory: 271.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2681ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.429 seconds; current allocated memory: 306.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 65.582 seconds; current allocated memory: 368.450 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 97.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:04:25 . Memory (MB): peak = 544.090 ; gain = 454.742
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 265.649 seconds; peak allocated memory: 368.450 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.070 ; gain = 105.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.070 ; gain = 105.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 217.543 ; gain = 128.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 233.941 ; gain = 144.785
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 23.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 23.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 293.652 ; gain = 204.496
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 352.234 ; gain = 263.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.058 seconds; current allocated memory: 276.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1721ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 51.798 seconds; current allocated memory: 315.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 65.135 seconds; current allocated memory: 387.624 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 98.31 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:20 ; elapsed = 00:04:34 . Memory (MB): peak = 588.027 ; gain = 498.871
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 274.121 seconds; peak allocated memory: 387.624 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 194.613 ; gain = 105.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 194.613 ; gain = 105.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 217.395 ; gain = 128.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 233.660 ; gain = 144.574
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 24.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 294.211 ; gain = 205.125
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 365.723 ; gain = 276.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.535 seconds; current allocated memory: 281.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 53.312 seconds; current allocated memory: 325.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 65.73 seconds; current allocated memory: 408.373 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 109.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:37 ; elapsed = 00:04:49 . Memory (MB): peak = 621.496 ; gain = 532.410
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 289.942 seconds; peak allocated memory: 408.373 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 194.172 ; gain = 104.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 194.172 ; gain = 104.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 216.367 ; gain = 126.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:53 . Memory (MB): peak = 233.969 ; gain = 143.848
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 25.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 294.234 ; gain = 204.113
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:05 . Memory (MB): peak = 382.773 ; gain = 292.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.872 seconds; current allocated memory: 288.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 59.494 seconds; current allocated memory: 337.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 73.321 seconds; current allocated memory: 432.921 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 109.13 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:54 ; elapsed = 00:05:08 . Memory (MB): peak = 656.676 ; gain = 566.555
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 308.373 seconds; peak allocated memory: 432.921 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.074 ; gain = 101.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.074 ; gain = 101.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 217.523 ; gain = 125.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 233.766 ; gain = 141.578
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 26.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 26.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 295.875 ; gain = 203.688
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:04 . Memory (MB): peak = 401.930 ; gain = 309.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.362 seconds; current allocated memory: 295.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2528ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 76.263 seconds; current allocated memory: 349.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 102.29 seconds; current allocated memory: 458.850 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 97.53 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:58 ; elapsed = 00:06:20 . Memory (MB): peak = 693.453 ; gain = 601.266
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 380.663 seconds; peak allocated memory: 458.850 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 194.410 ; gain = 104.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 194.410 ; gain = 104.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 217.324 ; gain = 127.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 234.012 ; gain = 144.418
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 27.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:04 . Memory (MB): peak = 300.047 ; gain = 210.453
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:17 . Memory (MB): peak = 423.758 ; gain = 334.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.433 seconds; current allocated memory: 303.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3903ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 84.751 seconds; current allocated memory: 363.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 122.707 seconds; current allocated memory: 486.276 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 96.24 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:36 ; elapsed = 00:07:15 . Memory (MB): peak = 731.828 ; gain = 642.234
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 435.626 seconds; peak allocated memory: 486.276 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.523 ; gain = 104.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.523 ; gain = 104.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 216.176 ; gain = 125.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 233.828 ; gain = 143.547
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 28.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:49 . Memory (MB): peak = 300.215 ; gain = 209.934
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:01 . Memory (MB): peak = 443.551 ; gain = 353.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.186 seconds; current allocated memory: 308.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3677ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 85.071 seconds; current allocated memory: 373.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 108.943 seconds; current allocated memory: 513.782 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 96.45 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:27 ; elapsed = 00:06:38 . Memory (MB): peak = 774.406 ; gain = 684.125
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 398.504 seconds; peak allocated memory: 513.782 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 194.941 ; gain = 105.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 194.941 ; gain = 105.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 216.516 ; gain = 126.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 233.973 ; gain = 144.215
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 29.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 29.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 303.359 ; gain = 213.602
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:01:03 . Memory (MB): peak = 467.633 ; gain = 377.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.841 seconds; current allocated memory: 315.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3895ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 96.522 seconds; current allocated memory: 388.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 120.001 seconds; current allocated memory: 545.562 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 96.25 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:05 ; elapsed = 00:07:16 . Memory (MB): peak = 815.688 ; gain = 725.930
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 436.886 seconds; peak allocated memory: 545.562 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 195.188 ; gain = 104.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 195.188 ; gain = 104.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 217.438 ; gain = 127.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 233.922 ; gain = 143.656
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 30.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 301.594 ; gain = 211.328
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:06 . Memory (MB): peak = 493.641 ; gain = 403.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 112.049 seconds; current allocated memory: 321.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.4621ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 111.552 seconds; current allocated memory: 400.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 137.168 seconds; current allocated memory: 578.366 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 95.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:57 ; elapsed = 00:08:11 . Memory (MB): peak = 864.969 ; gain = 774.703
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 492.122 seconds; peak allocated memory: 578.366 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.191 ; gain = 104.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.191 ; gain = 104.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 217.383 ; gain = 128.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 233.867 ; gain = 144.508
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 31.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:51 . Memory (MB): peak = 302.375 ; gain = 213.016
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:09 . Memory (MB): peak = 520.449 ; gain = 431.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.804 seconds; current allocated memory: 327.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3518ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 126.745 seconds; current allocated memory: 413.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 153.943 seconds; current allocated memory: 614.607 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 96.60 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:43 ; elapsed = 00:09:03 . Memory (MB): peak = 914.234 ; gain = 824.875
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 544.025 seconds; peak allocated memory: 614.607 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.973 ; gain = 105.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.973 ; gain = 105.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 217.316 ; gain = 128.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 233.699 ; gain = 144.418
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 304.234 ; gain = 214.953
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 552.090 ; gain = 462.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 133.038 seconds; current allocated memory: 334.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 137.815 seconds; current allocated memory: 427.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 168.406 seconds; current allocated memory: 654.469 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 107.72 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:30 ; elapsed = 00:09:55 . Memory (MB): peak = 1001.262 ; gain = 911.980
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 596.303 seconds; peak allocated memory: 654.469 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 194.992 ; gain = 104.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 194.992 ; gain = 104.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 216.375 ; gain = 126.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 233.781 ; gain = 143.418
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 305.754 ; gain = 215.391
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 587.863 ; gain = 497.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 141.218 seconds; current allocated memory: 341.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 208.628 seconds; current allocated memory: 442.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 219.114 seconds; current allocated memory: 696.047 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 107.73 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:30 ; elapsed = 00:12:22 . Memory (MB): peak = 1054.383 ; gain = 964.020
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 742.331 seconds; peak allocated memory: 696.047 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 194.914 ; gain = 105.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 194.914 ; gain = 105.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 216.648 ; gain = 127.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 233.934 ; gain = 144.602
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 34.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 34.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 305.664 ; gain = 216.332
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:19 . Memory (MB): peak = 628.652 ; gain = 539.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 148.8 seconds; current allocated memory: 351.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3498ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 175.284 seconds; current allocated memory: 460.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 244.488 seconds; current allocated memory: 742.734 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 96.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:16 ; elapsed = 00:13:01 . Memory (MB): peak = 1121.555 ; gain = 1032.223
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 782.404 seconds; peak allocated memory: 742.734 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.734 ; gain = 102.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 194.734 ; gain = 102.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 216.516 ; gain = 124.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 234.055 ; gain = 141.828
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 35.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 35.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:56 . Memory (MB): peak = 306.887 ; gain = 214.660
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 668.863 ; gain = 576.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.213 seconds; current allocated memory: 358.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.4657ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 216.349 seconds; current allocated memory: 479.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 249.639 seconds; current allocated memory: 795.044 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 95.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:28 ; elapsed = 00:14:08 . Memory (MB): peak = 1188.473 ; gain = 1096.246
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 849.308 seconds; peak allocated memory: 795.044 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 194.547 ; gain = 105.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 194.547 ; gain = 105.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 216.723 ; gain = 127.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 234.211 ; gain = 145.129
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 36.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 309.355 ; gain = 220.273
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:42)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 716.902 ; gain = 627.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.051 seconds; current allocated memory: 369.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.4177ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_4_0_1', data_HNN_SPP/data_HNN_SPP.cpp:27) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 216.755 seconds; current allocated memory: 501.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 261.63 seconds; current allocated memory: 810.441 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 95.99 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:01 ; elapsed = 00:14:32 . Memory (MB): peak = 1217.633 ; gain = 1128.551
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 873.326 seconds; peak allocated memory: 810.441 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.086 ; gain = 102.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 195.086 ; gain = 102.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 216.691 ; gain = 124.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 234.004 ; gain = 141.793
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 2.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 284.652 ; gain = 192.441
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 284.863 ; gain = 192.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.707 seconds; current allocated memory: 216.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 217.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 217.809 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 130.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 285.504 ; gain = 193.293
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 52.393 seconds; peak allocated memory: 217.809 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.770 ; gain = 104.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 194.770 ; gain = 104.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP(float*, float*, float&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP(float*, float*, float&)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 227.195 ; gain = 136.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 234.688 ; gain = 144.441
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 282.422 ; gain = 192.176
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 283.996 ; gain = 193.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.844 seconds; current allocated memory: 216.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_Addr_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Addr_A' to 0.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_EN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_EN_A' to 0.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_WEN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_Din_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_Dout_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'data_HNN_SPP/U_1_Clk_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 216.771 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 283.996 ; gain = 193.750
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 50.841 seconds; peak allocated memory: 216.771 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'data_HNN_SPP/data_HNN_SPP.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 194.797 ; gain = 105.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 194.797 ; gain = 105.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 216.465 ; gain = 127.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 233.805 ; gain = 144.625
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (data_HNN_SPP/data_HNN_SPP.cpp:17) in function 'data_HNN_SPP' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (data_HNN_SPP/data_HNN_SPP.cpp:20) in function 'data_HNN_SPP' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'data_HNN_SPP' (data_HNN_SPP/data_HNN_SPP.cpp:27) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 284.418 ; gain = 195.238
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:25:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (data_HNN_SPP/data_HNN_SPP.cpp:27:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:48 . Memory (MB): peak = 285.422 ; gain = 196.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'data_HNN_SPP' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.758 seconds; current allocated memory: 223.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.702 seconds; current allocated memory: 226.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_HNN_SPP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'data_HNN_SPP/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'data_HNN_SPP' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fadd_32ns_32ns_32_5_full_dsp_1' to 'data_HNN_SPP_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fmul_32ns_32ns_32_4_max_dsp_1' to 'data_HNN_SPP_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fdiv_32ns_32ns_32_16_1' to 'data_HNN_SPP_fdivdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'data_HNN_SPP_fexp_32ns_32ns_32_9_full_dsp_1' to 'data_HNN_SPP_fexpeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'data_HNN_SPP/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fdivdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fexpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'data_HNN_SPP_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_HNN_SPP'.
INFO: [HLS 200-111]  Elapsed time: 5.369 seconds; current allocated memory: 230.934 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 118.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 310.293 ; gain = 221.113
INFO: [VHDL 208-304] Generating VHDL RTL for data_HNN_SPP.
INFO: [VLOG 209-307] Generating Verilog RTL for data_HNN_SPP.
INFO: [HLS 200-112] Total elapsed time: 68.227 seconds; peak allocated memory: 230.934 MB.
