/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,scuba-idp", "qcom,scubap-iot", "qcom,idp";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. Scubap IOT IDP";
	qcom,board-id = <0x22 0x0>;
	qcom,msm-id = <0x1da 0x10000>;

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L17A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L1A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		L1A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		L1A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		L1P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L2A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		L2P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		L3P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7P = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		L8A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		L9A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		PM8008_EN = "/soc/i2c@4a84000/qcom,pm8008@08/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		S2A_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		S2A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		S2A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		S3A = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		S4A = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		VDD_CX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_CX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		VDD_GFX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_LPI_CX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		VDD_LPI_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		VDD_MSS_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		VDD_MSS_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		VDD_MSS_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		VDD_MX_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		VDD_MX_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		VDD_MX_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		WCSS_CX = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		actuator_rear = "/soc/qcom,cci0/qcom,actuator0";
		actuator_rear_aux = "/soc/qcom,cci0/qcom,actuator1";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@6011";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc_1_tbu = "/soc/apps-smmu@0xc600000/anoc_1_tbu@0xc785000";
		apcs_glb = "/soc/mailbox@0f111000";
		apps_smmu = "/soc/apps-smmu@0xc600000";
		apss_tgu = "/soc/tgu@9900000";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_qatb = "/soc/audio_etm0/port/endpoint";
		bcl_soc = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/bcl-soc";
		bluetooth = "/soc/bt_wcn3990";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@a5c0000/wcn3990";
		cam_cci0 = "/soc/qcom,cci0";
		cam_cpas_cdm = "/soc/qcom,cpas-cdm0@5c23000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_ope_cdm = "/soc/qcom,ope-cdm0@5c42000";
		cam_sensor_csi_mux_oe_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_active";
		cam_sensor_csi_mux_oe_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_oe_suspend";
		cam_sensor_csi_mux_sel_active = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_active";
		cam_sensor_csi_mux_sel_suspend = "/soc/pinctrl@500000/cam_sensor_csi_mux_sel_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@500000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_front0_reset_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@500000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@500000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@500000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@500000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@500000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@500000/cam_sensor_mclk2_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@500000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@500000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@500000/cam_sensor_rear1_reset_suspend";
		cam_tfe0 = "/soc/qcom,tfe0@5c6e000";
		cam_tfe1 = "/soc/qcom,tfe1@5c75000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@5c6e000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@5c75000";
		cam_tfe_tpg0 = "/soc/qcom,tpg0@5c66000";
		cam_tfe_tpg1 = "/soc/qcom,tpg0@5c68000";
		cci0_active = "/soc/pinctrl@500000/cci0_active";
		cci0_suspend = "/soc/pinctrl@500000/cci0_suspend";
		cci1_active = "/soc/pinctrl@500000/cci1_active";
		cci1_suspend = "/soc/pinctrl@500000/cci1_suspend";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic01_data_sleep";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/dmic23_data_sleep";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		clock_audio_rx_1 = "/soc/rx_core_clk";
		clock_audio_rx_2 = "/soc/rx_npl_clk";
		clock_audio_tx_1 = "/soc/tx_core_clk";
		clock_audio_tx_2 = "/soc/tx_npl_clk";
		clock_audio_va_1 = "/soc/va_core_clk";
		clock_audio_va_2 = "/soc/va_npl_clk";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		conn_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/conn_therm/conn_therm_default";
		cont_splash_memory = "/reserved-memory/cont_splash_region@5c000000";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_2_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu-0-2-config";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu1_3_config = "/soc/thermal-zones/cpuss-1-step/trips/cpu-1-3-config";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@01b8e200";
		cpu_pmu = "/soc/cpu-pmu";
		cpucc_debug = "/soc/syscon@f11101c";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		csr = "/soc/csr@8001000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti_apss_cti0 = "/soc/cti@98e0000";
		cti_apss_cti1 = "/soc/cti@98f0000";
		cti_cortex_m3 = "/soc/cti@8b30000";
		cti_dlct_cti0 = "/soc/cti@8b59000";
		cti_dlct_cti1 = "/soc/cti@8b5a000";
		cti_dlct_cti2 = "/soc/cti@8b5b000";
		cti_dlct_cti3 = "/soc/cti@8b5c000";
		cti_isdb_gpu = "/soc/cti@8941000";
		cti_lpass_lpi = "/soc/cti@8a21000";
		cti_lpass_q6 = "/soc/cti@8a2b000";
		cti_mapss = "/soc/cti@8a02000";
		cti_mss_q6 = "/soc/cti@8833000";
		cti_wcss_cti0 = "/soc/cti@89a4000";
		cti_wcss_cti1 = "/soc/cti@89a5000";
		cti_wcss_cti2 = "/soc/cti@89a6000";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/cx-cdev-lvl";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@1be2000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		debugcc = "/soc/qcom,cc-debug";
		dfps_data_memory = "/reserved-memory/dfps_data_region@5cf00000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@5c000000";
		dispcc = "/soc/qcom,dispcc@5f00000";
		dsi_nt36525_truly_video = "/soc/qcom,mdss_mdp/qcom,mdss_dsi_nt36525_truly_video";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_panel_pwr_supply_no_labibb = "/soc/dsi_panel_pwr_supply_no_labibb";
		dsi_td4330_truly_v2_cmd = "/soc/qcom,mdss_mdp/qcom,mdss_dsi_td4330_truly_v2_cmd";
		dsi_td4330_truly_v2_video = "/soc/qcom,mdss_mdp/qcom,mdss_dsi_td4330_truly_v2_video";
		dump_mem = "/reserved-memory/mem_dump_region";
		eeprom_front = "/soc/qcom,cci0/qcom,eeprom2";
		eeprom_rear = "/soc/qcom,cci0/qcom,eeprom0";
		eeprom_rear_aux = "/soc/qcom,cci0/qcom,eeprom1";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss0 = "/soc/etm@9040000/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss0 = "/soc/etm@9140000/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss0 = "/soc/etm@9240000/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss0 = "/soc/etm@9340000/port/endpoint";
		eud = "/soc/qcom,msm-eud@1610000";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_mmnrt_virt = "/soc/ad-hoc-bus/fab-mmnrt_virt";
		fab_mmrt_virt = "/soc/ad-hoc-bus/fab-mmrt_virt";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_sys_noc = "/soc/ad-hoc-bus/fab-sys_noc";
		feat_conf5 = "/soc/qfprom@1b40000/feat_conf5@6018";
		firmware = "/firmware";
		fsa4480 = "/soc/i2c@4a84000/fsa4480@42";
		fsa_usbc_ana_en = "/soc/pinctrl@500000/fsa_usbc_ana_en_n@102/fsa_usbc_ana_en";
		funnel_apss0 = "/soc/funnel@9800000";
		funnel_apss0_in_etm0 = "/soc/funnel@9800000/ports/port@1/endpoint";
		funnel_apss0_in_etm1 = "/soc/funnel@9800000/ports/port@2/endpoint";
		funnel_apss0_in_etm2 = "/soc/funnel@9800000/ports/port@3/endpoint";
		funnel_apss0_in_etm3 = "/soc/funnel@9800000/ports/port@4/endpoint";
		funnel_apss0_in_tpda_actpm = "/soc/funnel@9800000/ports/port@5/endpoint";
		funnel_apss0_in_tpda_apss = "/soc/funnel@9800000/ports/port@7/endpoint";
		funnel_apss0_in_tpda_llm_silver = "/soc/funnel@9800000/ports/port@6/endpoint";
		funnel_apss0_out_funnel_in1 = "/soc/funnel@9800000/ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/ports/port@1/endpoint";
		funnel_gpu_out_tpda1 = "/soc/funnel@8944000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/ports/port@2/endpoint";
		funnel_in0_out_funnel_merg = "/soc/funnel@8041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_in_funnel_apss0 = "/soc/funnel@8042000/ports/port@5/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@8042000/ports/port@4/endpoint";
		funnel_in1_in_modem_rxfe = "/soc/funnel@8042000/ports/port@2/endpoint";
		funnel_in1_in_tpda_mapss = "/soc/funnel@8042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss_silver = "/soc/funnel@8042000/ports/port@3/endpoint";
		funnel_in1_out_funnel_merg = "/soc/funnel@8042000/ports/port@0/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merg_in_funnel_in0 = "/soc/funnel@8045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@8045000/ports/port@2/endpoint";
		funnel_merg_out_tmc_etf = "/soc/funnel@8045000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_in_audio_etm0 = "/soc/funnel@8005000/ports/port@3/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@8005000/ports/port@1/endpoint";
		funnel_qatb_in_tpdm_lpass = "/soc/funnel@8005000/ports/port@2/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/ports/port@0/endpoint";
		gcc = "/soc/qcom,gcc@1400000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@59a0000/gfx3d_user";
		gfx_0_tbu = "/soc/kgsl-smmu@0x59a0000/gfx_0_tbu@0x59c5000";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_modem = "/soc/qcom,glink/modem";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		gpio_vol_up = "/soc/pinctrl@500000/gpio_vol_up";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_cx_mon = "/soc/thermal-zones/gpu-step/trips/gpu-cx-mon";
		gpu_cxip_trip = "/soc/thermal-zones/gpu-step/trips/gpu-cxip-trip";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_opp_table = "/soc/gpu-opp-table";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6006";
		gpu_step_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		gpucc = "/soc/qcom,gpucc@5990000";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_region = "/reserved-memory/hyp_region@45700000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		icnss = "/soc/qcom,icnss@C800000";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@f200000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@59a0000";
		kgsl_smmu = "/soc/kgsl-smmu@0x59a0000";
		led_flash_rear = "/soc/qcom,camera-flash@0";
		led_flash_rear_aux = "/soc/qcom,camera-flash@1";
		level1_nrt0_rd_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-nrt0-rd-wr";
		level1_rt0_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level2_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr-sum";
		level2_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-rt0-rd-wr-sum";
		lmh_cpu_vdd = "/soc/qcom,lmh-cpu-vdd@f550800";
		lmh_dcvs0 = "/soc/qcom,cpufreq-hw/qcom,limits-dcvs@f550800";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_active";
		lpi_aux3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sck/lpi_aux3_sck_sleep";
		lpi_aux3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_active";
		lpi_aux3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd0/lpi_aux3_sd0_sleep";
		lpi_aux3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_active";
		lpi_aux3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_sd1/lpi_aux3_sd1_sleep";
		lpi_aux3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_active";
		lpi_aux3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_aux3_ws/lpi_aux3_ws_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_active";
		lpi_i2s3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sck/lpi_i2s3_sck_sleep";
		lpi_i2s3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_active";
		lpi_i2s3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd0/lpi_i2s3_sd0_sleep";
		lpi_i2s3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_active";
		lpi_i2s3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_sd1/lpi_i2s3_sd1_sleep";
		lpi_i2s3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_active";
		lpi_i2s3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_i2s3_ws/lpi_i2s3_ws_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm3_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_active";
		lpi_tdm3_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sck/lpi_tdm3_sck_sleep";
		lpi_tdm3_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_active";
		lpi_tdm3_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd0/lpi_tdm3_sd0_sleep";
		lpi_tdm3_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_active";
		lpi_tdm3_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_sd1/lpi_tdm3_sd1_sleep";
		lpi_tdm3_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_active";
		lpi_tdm3_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/lpi_tdm3_ws/lpi_tdm3_ws_sleep";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000";
		lsm = "/soc/qcom,msm-lsm-client";
		mapss_cap_trip = "/soc/thermal-zones/mapss-lowc/trips/mapss-cap-trip";
		mapss_trip = "/soc/thermal-zones/mapss-lowf/trips/mapss-trip";
		mas_anoc_snoc = "/soc/ad-hoc-bus/mas-anoc-snoc";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qpic = "/soc/ad-hoc-bus/mas-qhm-qpic";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_qhm_tic = "/soc/ad-hoc-bus/mas-qhm-tic";
		mas_qnm_camera_nrt = "/soc/ad-hoc-bus/mas-qnm-camera-nrt";
		mas_qnm_camera_rt = "/soc/ad-hoc-bus/mas-qnm-camera-rt";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_cpu = "/soc/ad-hoc-bus/mas-qxm-venus-cpu";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_snoc_bimc_nrt = "/soc/ad-hoc-bus/mas-snoc-bimc-nrt";
		mas_snoc_bimc_rt = "/soc/ad-hoc-bus/mas-snoc-bimc-rt";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_tcu_0 = "/soc/ad-hoc-bus/mas-tcu-0";
		mas_xm_dap = "/soc/ad-hoc-bus/mas-xm-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc1 = "/soc/ad-hoc-bus/mas-xm-sdc1";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mccc_debug = "/soc/syscon@447d200";
		mdm0_cx_mon = "/soc/thermal-zones/mdm-0-step/trips/mdm0-cx-mon";
		mdm1_cx_mon = "/soc/thermal-zones/mdm-1-step/trips/mdm1-cx-mon";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f03000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi0_ctrl";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi0_pll";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0";
		mdss_mdp = "/soc/qcom,mdss_mdp";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mm_nrt_tbu = "/soc/apps-smmu@0xc600000/mm_nrt_tbu@0xc78d000";
		mm_rt_tbu = "/soc/apps-smmu@0xc600000/mm_rt_tbu@0xc789000";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_rfxe = "/soc/modem_rfxe";
		modem_rxfe_out_funnel_in1 = "/soc/modem_rfxe/port/endpoint";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@500000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@500000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@500000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@500000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@500000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@500000/nfc/nfc_int_suspend";
		ope = "/soc/qcom,ope@0x5c42000";
		ope0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-rd";
		ope0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-wr";
		ope_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope-cdm0-all-rd";
		ope_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ope/iova-mem-map";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pil_adsp_mem = "/reserved-memory/adsp_regions@51a00000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/gpu_region@53615000";
		pil_ipa_fw_mem = "/reserved-memory/ips_fw_region@53600000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@53610000";
		pil_modem = "/soc/qcom,mss@6080000";
		pil_modem_mem = "/reserved-memory/modem_region@4ab00000";
		pil_video_mem = "/reserved-memory/pil_video_region@51400000";
		pm2250_1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1";
		pm2250_adc_tm_iio = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/adc_tm@3400";
		pm2250_cdc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250-cdc";
		pm2250_charger = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,qpnp-smblite";
		pm2250_flash = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300";
		pm2250_flash0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,flash_0";
		pm2250_gpios = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000";
		pm2250_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm2250_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm2250_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm2250_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm2250_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm2250_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm2250_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		pm2250_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm2250_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm2250_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm2250_l1_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-floor-level";
		pm2250_l1_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		pm2250_l1_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level-ao";
		pm2250_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm2250_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm2250_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm2250_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm2250_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm2250_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm2250_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm2250_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm2250_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm2250_l8_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8-level";
		pm2250_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-level";
		pm2250_low_soc = "/soc/thermal-zones/soc/trips/low-soc";
		pm2250_pwm1 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bc00";
		pm2250_pwm2 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@bd00";
		pm2250_pwm3 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,pwms@be00";
		pm2250_qg = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qpnp,qg";
		pm2250_revid = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,revid@100";
		pm2250_rg_leds = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,rg_leds";
		pm2250_rtc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,pm2250_rtc";
		pm2250_s2_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-floor-level";
		pm2250_s2_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level";
		pm2250_s2_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa2/regulator-s2-level-ao";
		pm2250_s3 = "/soc/qcom,rpm-smd/rpm-regulator-smpa3/regulator-s3";
		pm2250_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm2250_switch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,led_switch_0";
		pm2250_torch0 = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,flash_led@d300/qcom,torch_0";
		pm2250_trip0 = "/soc/thermal-zones/pm2250-tz/trips/trip0";
		pm2250_trip1 = "/soc/thermal-zones/pm2250-tz/trips/trip1";
		pm2250_tz = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/qcom,temp-alarm@2400";
		pm2250_vadc = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/vadc@3100";
		pm2250_vib = "/soc/qcom,spmi@1c40000/qcom,pm2250@1/qcom,vibrator@5600";
		pm8008_8 = "/soc/i2c@4a84000/qcom,pm8008@08";
		pm8008_9 = "/soc/i2c@4a84000/qcom,pm8008@9";
		pm8008_active = "/soc/pinctrl@500000/pm8008_active";
		pm8008_chip = "/soc/i2c@4a84000/qcom,pm8008@08/qcom,pm8008-chip@900";
		pm8008_gpio1_active = "/soc/i2c@4a84000/qcom,pm8008@08/pinctrl@c000/pm8008_gpio1_active";
		pm8008_gpios = "/soc/i2c@4a84000/qcom,pm8008@08/pinctrl@c000";
		pm8008_interrupt = "/soc/pinctrl@500000/pm8008_interrupt";
		pm8008_regulators = "/soc/i2c@4a84000/qcom,pm8008@9/qcom,pm8008-regulator";
		pmx_sde = "/soc/pinctrl@500000/pmx_sde";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		qcom_hwkm = "/soc/hwkm@4440000";
		qcom_rng = "/soc/qrng@4453000";
		qcom_seecom = "/soc/qseecom@61800000";
		qcom_smcinvoke = "/soc/smcinvoke@61800000";
		qcom_tzlog = "/soc/tz-log@c125720";
		qfprom = "/soc/qfprom@1b40000";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		qupv3_se0_i2c = "/soc/i2c@4a80000";
		qupv3_se0_i2c_active = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@500000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@500000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@4a80000";
		qupv3_se0_spi_active = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@500000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@500000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@4a84000";
		qupv3_se1_i2c_active = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@500000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@500000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@4a84000";
		qupv3_se1_spi_active = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@500000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@500000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@4a88000";
		qupv3_se2_i2c_active = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@500000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@500000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/spi@4a88000";
		qupv3_se2_spi_active = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@500000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@500000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@4a8c000";
		qupv3_se3_4uart_pins = "/soc/pinctrl@500000/qupv3_se3_4uart_pins";
		qupv3_se3_ctsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_rts = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@500000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se4_2uart = "/soc/qcom,qup_uart@4a90000";
		qupv3_se4_2uart_active = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_active";
		qupv3_se4_2uart_pins = "/soc/pinctrl@500000/qupv3_se4_2uart_pins";
		qupv3_se4_2uart_sleep = "/soc/pinctrl@500000/qupv3_se4_2uart_pins/qupv3_se4_2uart_sleep";
		qupv3_se5_i2c = "/soc/i2c@4a94000";
		qupv3_se5_i2c_active = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@500000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@500000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@4a94000";
		qupv3_se5_spi_active = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@500000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@500000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qusb_phy0 = "/soc/qusb@1613000";
		removed_region = "/reserved-memory/removed_region@60000000";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/ports/port@1/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/ports/port@0/endpoint";
		rouleur_codec = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rouleur-codec";
		rouleur_rx_slave = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master/rouleur-rx-slave";
		rouleur_tx_slave = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master/rouleur-tx-slave";
		routing = "/soc/qcom,msm-pcm-routing";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_msg_ram = "/soc/memory@045f0000";
		rpmcc = "/soc/qcom,rpmcc";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_clk_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data1_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/rx_swr_data_sleep";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		scuba_batterydata = "/soc/qcom,battery-data";
		scuba_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		sdc1_clk_off = "/soc/pinctrl@500000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@500000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@500000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@500000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@500000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@500000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@500000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@500000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@500000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@500000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@500000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@500000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@500000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@500000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@500000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@500000/sdc2_data_on";
		sde_dsi = "/soc/qcom,dsi-display-primary";
		sde_dsi_active = "/soc/pinctrl@500000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@500000/pmx_sde/sde_dsi_suspend";
		sde_te_active = "/soc/pinctrl@500000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@500000/pmx_sde_te/sde_te_suspend";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@45fff000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		skin_therm_default = "/soc/qcom,spmi@1c40000/qcom,pm2250@0/pinctrl@c000/skin_therm/skin_therm_default";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@a5c0000";
		slv_anoc_snoc = "/soc/ad-hoc-bus/slv-anoc-snoc";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_bimc_cfg = "/soc/ad-hoc-bus/slv-qhs-bimc-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-throtle-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_camera_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-ss-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_disp_ss_cfg = "/soc/ad-hoc-bus/slv-qhs-disp-ss-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_gpu_cfg = "/soc/ad-hoc-bus/slv-qhs-gpu-cfg";
		slv_qhs_hwkm = "/soc/ad-hoc-bus/slv-qhs-hwkm";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa_cfg = "/soc/ad-hoc-bus/slv-qhs-ipa-cfg";
		slv_qhs_lpass = "/soc/ad-hoc-bus/slv-qhs-lpass";
		slv_qhs_mesg_ram = "/soc/ad-hoc-bus/slv-qhs-mesg-ram";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_pka_wrapper = "/soc/ad-hoc-bus/slv-qhs-pka-wrapper";
		slv_qhs_pmic_arb = "/soc/ad-hoc-bus/slv-qhs-pmic-arb";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qpic = "/soc/ad-hoc-bus/slv-qhs-qpic";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_sdc1 = "/soc/ad-hoc-bus/slv-qhs-sdc1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_usb3 = "/soc/ad-hoc-bus/slv-qhs-usb3";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_bimc_nrt = "/soc/ad-hoc-bus/slv-snoc-bimc-nrt";
		slv_snoc_bimc_rt = "/soc/ad-hoc-bus/slv-snoc-bimc-rt";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smem = "/soc/qcom,smem";
		smem_region = "/reserved-memory/smem@46000000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,mdss_mdp/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		soc = "/soc";
		spkr_1_sd_n_active = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@500000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		stm = "/soc/stm@8002000";
		stm_out_funnel_in0 = "/soc/stm@8002000/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		swao_csr = "/soc/csr@8a03000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@00340000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tfe0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe0-all-wr";
		tfe1_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe1-all-wr";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@500000";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_in_funnel_merg = "/soc/tmc@8047000/ports/port@1/endpoint";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/ports/port@0/endpoint";
		tpda = "/soc/tpda@8004000";
		tpda0_in_tpdm_dl_ct = "/soc/tpda@8004000/ports/port@1/endpoint";
		tpda10_in_tpdm_prng = "/soc/tpda@8004000/ports/port@5/endpoint";
		tpda12_in_tpdm_qm = "/soc/tpda@8004000/ports/port@6/endpoint";
		tpda13_in_tpdm_west = "/soc/tpda@8004000/ports/port@7/endpoint";
		tpda15_in_tpdm_pimem = "/soc/tpda@8004000/ports/port@8/endpoint";
		tpda1_in_funnel_gpu = "/soc/tpda@8004000/ports/port@2/endpoint";
		tpda7_in_tpdm_vsense = "/soc/tpda@8004000/ports/port@3/endpoint";
		tpda8_in_tpdm_dcc = "/soc/tpda@8004000/ports/port@4/endpoint";
		tpda_actpm = "/soc/tpda@9832000";
		tpda_actpm_in_tpdm_actpm = "/soc/tpda@9832000/ports/port@1/endpoint";
		tpda_actpm_out_funnel_apss0 = "/soc/tpda@9832000/ports/port@0/endpoint";
		tpda_apss = "/soc/tpda@9862000";
		tpda_apss_in_tpdm_apss = "/soc/tpda@9862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss0 = "/soc/tpda@9862000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@98c0000";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@98c0000/ports/port@1/endpoint";
		tpda_llm_silver_out_funnel_apss0 = "/soc/tpda@98c0000/ports/port@0/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_in_tpdm_mapss = "/soc/tpda@8a04000/ports/port@1/endpoint";
		tpda_mapss_out_funnel_in1 = "/soc/tpda@8a04000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@8004000/ports/port@0/endpoint";
		tpdm_actpm = "/soc/tpd@9830000";
		tpdm_actpm_out_tpda_actpm = "/soc/tpd@9830000/port/endpoint";
		tpdm_apss = "/soc/tpdm@9860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@9860000/port/endpoint";
		tpdm_center = "/soc/tpdm@8b58000";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda8 = "/soc/tpdm@8870000/port/endpoint";
		tpdm_dl_ct_out_tpda0 = "/soc/tpdm@8b58000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@98a0000/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@8a26000";
		tpdm_lpass_out_funnel_qatb = "/soc/tpdm@8a26000/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss = "/soc/tpdm@8a01000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda15 = "/soc/tpdm@8850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda10 = "/soc/tpdm@884c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda12 = "/soc/tpdm@89d0000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda7 = "/soc/tpdm@8840000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_silver_out_funnel_in1 = "/soc/tpdm@899c000/port/endpoint";
		tpdm_west = "/soc/tpdm@8a58000";
		tpdm_west_out_tpda13 = "/soc/tpdm@8a58000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		ts_int_active = "/soc/pinctrl@500000/pmx_ts_int_active/ts_int_active";
		ts_int_suspend = "/soc/pinctrl@500000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@500000/pmx_ts_release/ts_release";
		ts_reset_active = "/soc/pinctrl@500000/pmx_ts_reset_active/ts_reset_active";
		ts_reset_suspend = "/soc/pinctrl@500000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@04410000";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@0a620000";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_clk_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data1_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/tx_swr_data2_sleep";
		usb0 = "/soc/ssusb@4e00000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_id_interrupt = "/soc/pinctrl@500000/usb_id_interrupt";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_phy = "/soc/ssphy@1615000";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000";
		va_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/va_swr_clk_data_pinctrl";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wakegic = "/soc/wake-gic";
		wakegpio = "/soc/wake-gpio";
		wdog = "/soc/qcom,wdt@f017000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_region@51900000";
		wsa881x_analog_clk = "/soc/wsa_ana_clk";
		wsa881x_analog_clk_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/msm_cdc_pinctrl@18";
		wsa881x_analog_reset_gpio = "/soc/msm_cdc_pinctrl@106";
		wsa881x_i2c_44 = "/soc/i2c@4a84000/wsa881x-i2c-codec@44";
		wsa881x_i2c_e = "/soc/i2c@4a84000/wsa881x-i2c-codec@e";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_mclk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_active";
		wsa_mclk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@0a7c0000/wsa_mclk_sleep";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@45e00000";
		xo_board = "/soc/clocks/xo-board";
	};

	aliases {
		sdhc1 = "/soc/sdhci@4744000";
		sdhc2 = "/soc/sdhci@4784000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@0a730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@0a600000/rx_swr_master";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x5>;
				};

				core1 {
					cpu = <0x6>;
				};

				core2 {
					cpu = <0x7>;
				};

				core3 {
					cpu = <0x8>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x5>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x0>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1e6>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1e5>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x2>;
			};
		};

		cpu@1 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x6>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x1>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1e8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1e7>;
			};
		};

		cpu@2 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x7>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x2>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1ea>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1e9>;
			};
		};

		cpu@3 {
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x2>;
			phandle = <0x8>;
			qcom,freq-domain = <0x3 0x0 0x4>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1ec>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1eb>;
			};
		};
	};

	firmware {
		phandle = <0x1ed>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/4744000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x5b>;
			reusable;
			size = <0x0 0x800000>;
		};

		adsp_regions@51a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x11>;
			reg = <0x0 0x51a00000 0x0 0x1c00000>;
		};

		cont_splash_region@5c000000 {
			label = "cont_splash_region";
			phandle = <0x1f4>;
			reg = <0x0 0x5c000000 0x0 0xf00000>;
		};

		dfps_data_region@5cf00000 {
			label = "dfps_data_region";
			phandle = <0x1af>;
			reg = <0x0 0x5cf00000 0x0 0x100000>;
		};

		disp_rdump_region@5c000000 {
			label = "disp_rdump_region";
			phandle = <0x1f5>;
			reg = <0x0 0x5c000000 0x0 0xf00000>;
		};

		gpu_region@53615000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1f2>;
			reg = <0x0 0x53615000 0x0 0x2000>;
		};

		hyp_region@45700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1ee>;
			reg = <0x0 0x45700000 0x0 0x600000>;
		};

		ipa_gsi_region@53610000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1f1>;
			reg = <0x0 0x53610000 0x0 0x5000>;
		};

		ips_fw_region@53600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x71>;
			reg = <0x0 0x53600000 0x0 0x10000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x39>;
			reusable;
			size = <0x0 0x800000>;
		};

		modem_region@4ab00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x17>;
			reg = <0x0 0x4ab00000 0x0 0x6900000>;
		};

		pil_video_region@51400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x15>;
			reg = <0x0 0x51400000 0x0 0x500000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xb>;
			reusable;
			size = <0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xbe>;
			reusable;
			size = <0x0 0x1000000>;
		};

		removed_region@60000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1f3>;
			reg = <0x0 0x60000000 0x0 0x3900000>;
		};

		sec_apps_region@45fff000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1f0>;
			reg = <0x0 0x45fff000 0x0 0x1000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xbd>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		smem@46000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x59>;
			reg = <0x0 0x46000000 0x0 0x200000>;
		};

		wlan_msa_region@51900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x6e>;
			reg = <0x0 0x51900000 0x0 0x100000>;
		};

		xbl_aop_mem@45e00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x1ef>;
			reg = <0x0 0x45e00000 0x0 0x100000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x1f6>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x34b>;
			reg = <0x1880000 0x60200 0x4480000 0x80000 0x1900000 0x8200 0x1880000 0x600 0x1880000 0x60200 0x1880000 0x60200>;
			reg-names = "sys_noc-base", "bimc-base", "config_noc-base", "qup_virt-base", "mmnrt_virt-base", "mmrt_virt-base";

			fab-bimc {
				cell-id = <0x0>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x7b 0xa 0x7c>;
				label = "fab-bimc";
				phandle = <0x168>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x92 0xa 0x93>;
				label = "fab-config_noc";
				phandle = <0x18a>;
				qcom,base-name = "config_noc-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-mmnrt_virt {
				cell-id = <0x1810>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x96 0xa 0x97>;
				label = "fab-mmnrt_virt";
				phandle = <0x190>;
				qcom,base-name = "mmnrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8e>;
			};

			fab-mmrt_virt {
				cell-id = <0x1811>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x9e 0xa 0x9f>;
				label = "fab-mmrt_virt";
				phandle = <0x192>;
				qcom,base-name = "mmrt_virt-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x8b>;
			};

			fab-qup_virt {
				cell-id = <0x180e>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0xc 0xa 0xd>;
				label = "fab-qup_virt";
				phandle = <0x18e>;
				qcom,base-name = "qup_virt-base";
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
			};

			fab-sys_noc {
				cell-id = <0x400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0xa 0x79 0xa 0x7a>;
				label = "fab-sys_noc";
				phandle = <0x18c>;
				qcom,base-name = "sys_noc-base";
				qcom,base-offset = <0x15000>;
				qcom,bus-type = <0x3>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-anoc-snoc {
				cell-id = <0xb5>;
				label = "mas-anoc-snoc";
				phandle = <0x1a1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x194 0x195 0x196 0x197 0x198 0x199 0x19a>;
				qcom,mas-rpm-id = <0x6e>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0x72 0xa 0x73>;
				label = "mas-apps-proc";
				phandle = <0x34c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166 0x167>;
				qcom,mas-rpm-id = <0x0>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
				qcom,util-fact = <0x9f>;
				qcom,vrail-comp = <0x60>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				phandle = <0x19b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x194 0x195 0x196 0x198 0x199 0x19a>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xae 0xa 0xaf>;
				label = "mas-crypto-c0";
				phandle = <0xe>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x17>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x16>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x357>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x2>;
			};

			mas-qhm-qpic {
				cell-id = <0x5b>;
				label = "mas-qhm-qpic";
				phandle = <0x35d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xa2 0xa 0xa3>;
				label = "mas-qhm-qup0";
				phandle = <0x358>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0xa6>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-qhm-tic {
				cell-id = <0x4d>;
				label = "mas-qhm-tic";
				phandle = <0x355>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x194 0x195 0x196 0x197 0x198 0x199 0x19a>;
				qcom,mas-rpm-id = <0x33>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x8>;
			};

			mas-qnm-camera-nrt {
				cell-id = <0x89>;
				label = "mas-qnm-camera-nrt";
				phandle = <0x350>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x190>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x18f>;
				qcom,mas-rpm-id = <0xac>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-qnm-camera-rt {
				cell-id = <0xaa>;
				label = "mas-qnm-camera-rt";
				phandle = <0x351>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x192>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x191>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0xad>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xa>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				phandle = <0x35f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x6>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb0>;
				label = "mas-qup-core-master-0";
				phandle = <0x34f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18d>;
				qcom,mas-rpm-id = <0xaa>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x359>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x352>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x192>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x191>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x8>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x5>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x356>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x195 0x197>;
				qcom,mas-rpm-id = <0x71>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x14>;
			};

			mas-qxm-venus-cpu {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-cpu";
				phandle = <0x354>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x190>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18f>;
				qcom,mas-rpm-id = <0xa8>;
				qcom,prio = <0x4>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xd>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x353>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x190>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x18f>;
				qcom,forwarding;
				qcom,mas-rpm-id = <0x9>;
				qcom,prio = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x9>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				phandle = <0x1a0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0x3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x6>;
			};

			mas-snoc-bimc-nrt {
				cell-id = <0xb3>;
				label = "mas-snoc-bimc-nrt";
				phandle = <0x19d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0xa4>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x3>;
			};

			mas-snoc-bimc-rt {
				cell-id = <0xb2>;
				label = "mas-snoc-bimc-rt";
				phandle = <0x19e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x166>;
				qcom,mas-rpm-id = <0xa3>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				phandle = <0x19c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x193>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				phandle = <0x19f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x17a 0x17b 0x17c 0x17d 0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-tcu-0 {
				cell-id = <0x68>;
				label = "mas-tcu-0";
				phandle = <0x34d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x166 0x167>;
				qcom,mas-rpm-id = <0x66>;
				qcom,prio-lvl = <0x6>;
				qcom,prio-rd = <0x6>;
				qcom,prio-wr = <0x6>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-xm-dap {
				cell-id = <0x4c>;
				label = "mas-xm-dap";
				phandle = <0x34e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x17a 0x17b 0x17c 0x17d 0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x35a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xc>;
			};

			mas-xm-sdc1 {
				cell-id = <0x4e>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xaa 0xa 0xab>;
				label = "mas-xm-sdc1";
				phandle = <0x35b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x21>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x11>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				clock-names = "node_clk", "node_a_clk";
				clocks = <0xa 0xac 0xa 0xad>;
				label = "mas-xm-sdc2";
				phandle = <0x35c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x23>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x17>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x35e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x18b>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x18>;
			};

			slv-anoc-snoc {
				cell-id = <0x342>;
				label = "slv-anoc-snoc";
				phandle = <0x18b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x1a1>;
				qcom,slv-rpm-id = <0x8d>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				phandle = <0x167>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x19b>;
				qcom,slv-rpm-id = <0x2>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x166>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x168>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x0>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x196>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-qhs-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-qhs-bimc-cfg";
				phandle = <0x16d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-qhs-camera-nrt-throtle-cfg {
				cell-id = <0x33b>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				phandle = <0x170>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x10f>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x33c>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				phandle = <0x169>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x117>;
			};

			slv-qhs-camera-ss-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-ss-cfg";
				phandle = <0x187>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x188>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x184>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x34>;
			};

			slv-qhs-disp-ss-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-disp-ss-cfg";
				phandle = <0x179>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				phandle = <0x174>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-qhs-gpu-cfg {
				cell-id = <0x33d>;
				label = "slv-qhs-gpu-cfg";
				phandle = <0x17b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x113>;
			};

			slv-qhs-hwkm {
				cell-id = <0x345>;
				label = "slv-qhs-hwkm";
				phandle = <0x181>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x118>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x17c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-qhs-ipa-cfg {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa-cfg";
				phandle = <0x173>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-qhs-lpass {
				cell-id = <0x20a>;
				label = "slv-qhs-lpass";
				phandle = <0x178>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-qhs-mesg-ram {
				cell-id = <0x274>;
				label = "slv-qhs-mesg-ram";
				phandle = <0x176>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0x172>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x185>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-qhs-pka-wrapper {
				cell-id = <0x346>;
				label = "slv-qhs-pka-wrapper";
				phandle = <0x180>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x119>;
			};

			slv-qhs-pmic-arb {
				cell-id = <0x278>;
				label = "slv-qhs-pmic-arb";
				phandle = <0x177>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x182>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x171>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				phandle = <0x16c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x33f>;
				label = "slv-qhs-qm-mpu-cfg";
				phandle = <0x16f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xe7>;
			};

			slv-qhs-qpic {
				cell-id = <0x288>;
				label = "slv-qhs-qpic";
				phandle = <0x189>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x50>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				phandle = <0x186>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x105>;
			};

			slv-qhs-sdc1 {
				cell-id = <0x25e>;
				label = "slv-qhs-sdc1";
				phandle = <0x16b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1f>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x16a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x175>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-qhs-usb3 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3";
				phandle = <0x16e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				phandle = <0x17a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				phandle = <0x17f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x183>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x107>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x337>;
				label = "slv-qup-core-slave-0";
				phandle = <0x18d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18e>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x108>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x195>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x194>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				phandle = <0x197>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x1a0>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-bimc-nrt {
				cell-id = <0x340>;
				label = "slv-snoc-bimc-nrt";
				phandle = <0x18f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x190>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x19d>;
				qcom,slv-rpm-id = <0x103>;
			};

			slv-snoc-bimc-rt {
				cell-id = <0x341>;
				label = "slv-snoc-bimc-rt";
				phandle = <0x191>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x192>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x19e>;
				qcom,slv-rpm-id = <0x104>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				phandle = <0x17d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x19c>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				phandle = <0x198>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x19f>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x17e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18a>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x193>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x19a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x199>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x18c>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x85>;
			};
		};

		apps-smmu@0xc600000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x51 0x4 0x0 0x57 0x4 0x0 0x58 0x4 0x0 0x59 0x4 0x0 0x5a 0x4 0x0 0x5b 0x4 0x0 0x5c 0x4 0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4 0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4 0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4 0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4 0x0 0x8b 0x4 0x0 0x8c 0x4 0x0 0x8d 0x4 0x0 0x8e 0x4 0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4>;
			phandle = <0xc>;
			qcom,actlr = <0x400 0x3ff 0x103 0x800 0x3ff 0x103>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x2a0 0x0 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0xc600000 0x80000 0xc782000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";

			anoc_1_tbu@0xc785000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x0 0x9a 0x4>;
				phandle = <0x348>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x1 0x273 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0xc785000 0x1000 0xc782200 0x8>;
				reg-names = "base", "status-reg";
			};

			mm_nrt_tbu@0xc78d000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x0 0x9c 0x4>;
				phandle = <0x34a>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x89 0x340 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x89 0x340 0x0 0x3e8>;
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0xc78d000 0x1000 0xc782210 0x8>;
				reg-names = "base", "status-reg";
			};

			mm_rt_tbu@0xc789000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x0 0x9b 0x4>;
				phandle = <0x349>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x1 0x2a0 0x0 0x0 0x16 0x341 0x0 0x0 0x1 0x2a0 0x0 0x3e8 0x16 0x341 0x0 0x3e8>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0xc789000 0x1000 0xc782208 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0xc 0x1e1 0x0>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xc 0x1e0 0x0>;
			qcom,iommu-dma = "disabled";
		};

		arm64_cpu_erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "pri-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x29 0x4>;
			poll-delay-ms = <0x1388>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			phandle = <0x239>;
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0xa9>;
					remote-endpoint = <0x79>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			phandle = <0x22a>;
			qca,bt-sw-ctrl-gpio = <0x4e 0x57 0x0>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-core-supply = <0x6b>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-io-supply = <0x6a>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-pa-supply = <0x6c>;
			qca,bt-vdd-pa-voltage-level = <0x2b7cd0 0x328980>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			qca,bt-vdd-xtal-supply = <0x6d>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
		};

		clocks {

			sleep-clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7ffc>;
				clock-output-names = "chip_sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x21a>;
			};

			xo-board {
				#clock-cells = <0x0>;
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x219>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x6 0x4>;
			phandle = <0x206>;
			qcom,irq-is-percpu;
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x74>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@8a03000 {
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x234>;
			qcom,aodbg-csr-support;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
		};

		cti@8010000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0xba>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8011000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x268>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8012000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x269>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8013000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x26a>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8014000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x26b>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8015000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x26c>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8016000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x26d>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8017000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x26e>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8018000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x26f>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8019000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x270>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x271>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x272>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x273>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801d000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x274>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801e000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x275>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@801f000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x276>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8833000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mss-q6";
			phandle = <0x261>;
			reg = <0x8833000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8941000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-isdb-gpu";
			phandle = <0x262>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a4000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti0";
			phandle = <0x25c>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a5000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti1";
			phandle = <0x25d>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@89a6000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-wcss-cti2";
			phandle = <0x25e>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8a02000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mapss";
			phandle = <0x263>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8a21000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass-lpi";
			phandle = <0x25f>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8a2b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass-q6";
			phandle = <0x260>;
			reg = <0x8a2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@8b30000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x259>;
			reg = <0x8b30000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b59000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti0";
			phandle = <0x264>;
			reg = <0x8b59000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5a000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti1";
			phandle = <0x265>;
			reg = <0x8b5a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5b000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti2";
			phandle = <0x266>;
			reg = <0x8b5b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@8b5c000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct-cti3";
			phandle = <0x267>;
			reg = <0x8b5c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98e0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti0";
			phandle = <0x25a>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@98f0000 {
			arm,primecell-periphid = <0xbb966>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss-cti1";
			phandle = <0x25b>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
		};

		cx_ipeak@3ed000 {
			compatible = "qcom,cx-ipeak-v2";
			interrupt-names = "cx_ipeak_danger", "cx_ipeak_safe";
			interrupts = <0x0 0x19f 0x1 0x0 0x1a0 0x1>;
			phandle = <0x1a7>;
			reg = <0x3ed000 0xe008>;
			victims_table = <0x4 0x0 0x325aa000>;
		};

		cxip-cdev@3ed000 {
			#cooling-cells = <0x2>;
			compatible = "qcom,cxip-lm-cooling-device";
			phandle = <0x25>;
			qcom,bypass-client-list = <0x3004 0x4004 0x6004 0xc004>;
			qcom,thermal-client-offset = <0x8000>;
			reg = <0x3ed000 0xc008>;
		};

		dcc_v2@1be2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x2000>;
			phandle = <0x1fd>;
			reg = <0x1be2000 0x1000 0x1bee000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list1 {
				qcom,curr-link-list = <0x3>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0xf1880b4 0x1 0x0 0x0 0xf1980b4 0x1 0x0 0x0 0xf1a80b4 0x1 0x0 0x0 0xf1b80b4 0x1 0x0 0x0 0xf1d1228 0x1 0x0 0x0 0x4488100 0x1 0x0 0x0 0x4488400 0x2 0x0 0x0 0x4488410 0x1 0x0 0x0 0x4488420 0x2 0x0 0x0 0x4488430 0x2 0x0 0x0 0x448c100 0x1 0x0 0x0 0x448c400 0x2 0x0 0x0 0x448c410 0x1 0x0 0x0 0x448c420 0x2 0x0 0x0 0x448c430 0x2 0x0 0x0 0x4490100 0x1 0x0 0x0 0x4490400 0x2 0x0 0x0 0x4490410 0x1 0x0 0x0 0x4490420 0x2 0x0 0x0 0x4490430 0x2 0x0 0x0 0x4494100 0x1 0x0 0x0 0x4494400 0x2 0x0 0x0 0x4494410 0x1 0x0 0x0 0x4494420 0x2 0x0 0x0 0x4494430 0x2 0x0 0x0 0x449810c 0x1 0x0 0x0 0x4498400 0x2 0x0 0x0 0x4498410 0x1 0x0 0x0 0x4498420 0x2 0x0 0x0 0x4498430 0x2 0x0 0x0 0x44a0100 0x1 0x0 0x0 0x44a0400 0x2 0x0 0x0 0x44a0410 0x1 0x0 0x0 0x44a0420 0x2 0x0 0x0 0x44a0430 0x2 0x0 0x0 0x44b0560 0x1 0x0 0x0 0x44b05a0 0x1 0x0 0x0 0x44b1800 0x1 0x0 0x0 0x44b408c 0x1 0x0 0x0 0x44b409c 0x1 0x0 0x0 0x44b0520 0x1 0x0 0x0 0x44b5070 0x2 0x0 0x0 0x44bc220 0x1 0x0 0x0 0x44bc400 0x7 0x0 0x0 0x44bc420 0x9 0x0 0x0 0x44bd800 0x1 0x0 0x0 0x44c5800 0x1 0x0 0x0 0x4480040 0x2 0x0 0x0 0x4480810 0x2 0x0 0x0 0x44b0a40 0x1 0x0 0x0 0x4506044 0x1 0x0 0x0 0x45061dc 0x1 0x0 0x0 0x45061ec 0x1 0x0 0x0 0x4506028 0x2 0x0 0x0 0x4506094 0x1 0x0 0x0 0x4506608 0x1 0x0 0x0 0x447d02c 0x4 0x0 0x0 0x447d040 0x1 0x0 0x0 0x450002c 0x2 0x0 0x0 0x4500094 0x1 0x0 0x0 0x450009c 0x1 0x0 0x0 0x45000c4 0x2 0x0 0x0 0x45003dc 0x1 0x0 0x0 0x45005d8 0x1 0x0 0x0 0x450102c 0x2 0x0 0x0 0x4501094 0x1 0x0 0x0 0x450109c 0x1 0x0 0x0 0x45010c4 0x2 0x0 0x0 0x45013dc 0x1 0x0 0x0 0x45015d8 0x1 0x0 0x0 0x450202c 0x2 0x0 0x0 0x4502094 0x1 0x0 0x0 0x450209c 0x1 0x0 0x0 0x45020c4 0x2 0x0 0x0 0x45023dc 0x1 0x0 0x0 0x45025d8 0x1 0x0 0x0 0x450302c 0x2 0x0 0x0 0x4503094 0x1 0x0 0x0 0x450309c 0x1 0x0 0x0 0x45030c4 0x2 0x0 0x0 0x45033dc 0x1 0x0 0x0 0x45035d8 0x1 0x0 0x0 0x450402c 0x2 0x0 0x0 0x4504094 0x1 0x0 0x0 0x450409c 0x1 0x0 0x0 0x45040c8 0x2 0x0 0x0 0x45043dc 0x1 0x0 0x0 0x45045d8 0x1 0x0 0x0 0x450502c 0x2 0x0 0x0 0x4505094 0x1 0x0 0x0 0x450509c 0x1 0x0 0x0 0x45050c4 0x2 0x0 0x0 0x45053dc 0x1 0x0 0x0 0x45055d8 0x1 0x0 0x0 0x1900010 0x1 0x0 0x0 0x1900020 0x1 0x0 0x0 0x1900024 0x1 0x0 0x0 0x1900028 0x1 0x0 0x0 0x190002c 0x1 0x0 0x0 0x1900030 0x1 0x0 0x0 0x1900034 0x1 0x0 0x0 0x1900038 0x1 0x0 0x0 0x190003c 0x1 0x0 0x0 0x1900240 0x1 0x0 0x0 0x1900244 0x1 0x0 0x0 0x1900248 0x1 0x0 0x0 0x190024c 0x1 0x0 0x0 0x1900250 0x1 0x0 0x0 0x1900258 0x1 0x0 0x0 0x1900290 0x1 0x0 0x0 0x1900300 0x1 0x0 0x0 0x1900304 0x1 0x0 0x0 0x1900308 0x1 0x0 0x0 0x190030c 0x1 0x0 0x0 0x1900310 0x1 0x0 0x0 0x1900314 0x1 0x0 0x0 0x1900318 0x1 0x0 0x0 0x1900900 0x1 0x0 0x0 0x1900904 0x1 0x0 0x0 0x1900d00 0x1 0x0 0x0 0x1909100 0x1 0x0 0x0 0x1909104 0x1 0x0 0x0 0x44b0120 0x1 0x0 0x0 0x44b0124 0x1 0x0 0x0 0x44b0128 0x1 0x0 0x0 0x44b012c 0x1 0x0 0x0 0x44b0130 0x1 0x0 0x0 0x44b0100 0x1 0x0 0x0 0x44b0020 0x1 0x0 0x0 0x44c4000 0x1 0x0 0x0 0x44c4020 0x1 0x0 0x0 0x44c4030 0x1 0x0 0x0 0x44c4100 0x1 0x0 0x0 0x44c410c 0x1 0x0 0x0 0x44c4400 0x1 0x0 0x0 0x44c4410 0x1 0x0 0x0 0x44c4420 0x1 0x0 0x0 0x1411004 0x1 0x0 0x0 0x1411028 0x1 0x0 0x0 0x1458004 0x1 0x0 0x0 0x1880108 0x1 0x0 0x0 0x1880110 0x1 0x0 0x0 0x1880120 0x1 0x0 0x0 0x1880124 0x1 0x0 0x0 0x1880128 0x1 0x0 0x0 0x188012c 0x1 0x0 0x0 0x1880130 0x1 0x0 0x0 0x1880134 0x1 0x0 0x0 0x1880138 0x1 0x0 0x0 0x188013c 0x1 0x0 0x0 0x1880240 0x1 0x0 0x0 0x1880248 0x1 0x0 0x0 0x1880290 0x1 0x0 0x0 0x1880300 0x1 0x0 0x0 0x1880304 0x1 0x0 0x0 0x1880308 0x1 0x0 0x0 0x188030c 0x1 0x0 0x0 0x1880310 0x1 0x0 0x0 0x1880314 0x1 0x0 0x0 0x1880318 0x1 0x0 0x0 0x188031c 0x1 0x0 0x0 0x1880700 0x1 0x0 0x0 0x1880704 0x1 0x0 0x0 0x1880708 0x1 0x0 0x0 0x188070c 0x1 0x0 0x0 0x1880710 0x1 0x0 0x0 0x1880714 0x1 0x0 0x0 0x1880718 0x1 0x0 0x0 0x188071c 0x1 0x0 0x0 0x1881100 0x1 0x0 0x0 0x1881104 0x1 0x0 0x0 0xf112000 0x1 0x0 0x0 0xf11200c 0x1 0x0 0x0 0xf112c0c 0x1 0x0 0x0 0xf112c10 0x1 0x0 0x0 0xf112c20 0x1 0x0 0x0 0xf1b9000 0x1 0x0 0x0 0xf1b900c 0x1 0x0 0x0 0xf1b9c0c 0x1 0x0 0x0 0xf1b9c10 0x1 0x0 0x0 0xf1b9c18 0x1 0x0 0x0 0xf1a9000 0x1 0x0 0x0 0xf1a900c 0x1 0x0 0x0 0xf1a9c0c 0x1 0x0 0x0 0xf1a9c10 0x1 0x0 0x0 0xf1a9c20 0x1 0x0 0x0 0xf199000 0x1 0x0 0x0 0xf19900c 0x1 0x0 0x0 0xf199c0c 0x1 0x0 0x0 0xf199c10 0x1 0x0 0x0 0xf199c20 0x1 0x0 0x0 0xf189000 0x1 0x0 0x0 0xf18900c 0x1 0x0 0x0 0xf189c0c 0x1 0x0 0x0 0xf189c10 0x1 0x0 0x0 0xf189c20 0x1 0x0 0x0 0xf111014 0x1 0x0 0x0 0xf111018 0x1 0x0 0x0 0xf111218 0x1 0x0 0x0 0xf111234 0x1 0x0 0x0 0xf111264 0x1 0x0 0x0 0xf111290 0x1 0x0 0x0 0xf521700 0x1 0x0 0x0 0xf112c18 0x1 0x0 0x0 0xf513a84 0x1 0x0 0x0 0x1b60110 0x1 0x0 0x0 0x1400000 0x1 0x0 0x0 0x1400004 0x1 0x0 0x0 0x1400008 0x1 0x0 0x0 0x1400010 0x1 0x0 0x0 0x1400014 0x1 0x0 0x0 0x1400018 0x1 0x0 0x0 0x1400020 0x1 0x0 0x0 0x1400024 0x1 0x0 0x0 0x1401000 0x1 0x0 0x0 0x1401004 0x1 0x0 0x0 0x1401008 0x1 0x0 0x0 0x1401010 0x1 0x0 0x0 0x1401014 0x1 0x0 0x0 0x1401018 0x1 0x0 0x0 0x1401020 0x1 0x0 0x0 0x1401024 0x1 0x0 0x0 0x1402000 0x1 0x0 0x0 0x1402004 0x1 0x0 0x0 0x1402008 0x1 0x0 0x0 0x1402010 0x1 0x0 0x0 0x1402014 0x1 0x0 0x0 0x1402018 0x1 0x0 0x0 0x1402020 0x1 0x0 0x0 0x1402024 0x1 0x0 0x0 0x1403000 0x1 0x0 0x0 0x1403004 0x1 0x0 0x0 0x1403008 0x1 0x0 0x0 0x1403010 0x1 0x0 0x0 0x1403014 0x1 0x0 0x0 0x1403018 0x1 0x0 0x0 0x1403020 0x1 0x0 0x0 0x1403024 0x1 0x0 0x0 0x1404000 0x1 0x0 0x0 0x1404004 0x1 0x0 0x0 0x1404008 0x1 0x0 0x0 0x1404010 0x1 0x0 0x0 0x1404014 0x1 0x0 0x0 0x1404018 0x1 0x0 0x0 0x1404020 0x1 0x0 0x0 0x1404024 0x1 0x0 0x0 0x1405000 0x1 0x0 0x0 0x1405004 0x1 0x0 0x0 0x1405008 0x1 0x0 0x0 0x1405010 0x1 0x0 0x0 0x1405014 0x1 0x0 0x0 0x1405018 0x1 0x0 0x0 0x1405020 0x1 0x0 0x0 0x1405024 0x1 0x0 0x0 0x1406000 0x1 0x0 0x0 0x1406004 0x1 0x0 0x0 0x1406008 0x1 0x0 0x0 0x1406010 0x1 0x0 0x0 0x1406014 0x1 0x0 0x0 0x1406018 0x1 0x0 0x0 0x1406020 0x1 0x0 0x0 0x1406024 0x1 0x0 0x0 0x1407000 0x1 0x0 0x0 0x1407004 0x1 0x0 0x0 0x1407008 0x1 0x0 0x0 0x1407010 0x1 0x0 0x0 0x1407014 0x1 0x0 0x0 0x1407018 0x1 0x0 0x0 0x1407020 0x1 0x0 0x0 0x1407024 0x1 0x0 0x0 0x1407028 0x1 0x0 0x0 0x1408000 0x1 0x0 0x0 0x1408004 0x1 0x0 0x0 0x1408008 0x1 0x0 0x0 0x1408010 0x1 0x0 0x0 0x1408014 0x1 0x0 0x0 0x1408018 0x1 0x0 0x0 0x1408020 0x1 0x0 0x0 0x1408024 0x1 0x0 0x0 0x1409000 0x1 0x0 0x0 0x1409004 0x1 0x0 0x0 0x1409008 0x1 0x0 0x0 0x1409010 0x1 0x0 0x0 0x1409014 0x1 0x0 0x0 0x1409018 0x1 0x0 0x0 0x1409020 0x1 0x0 0x0 0x1414024 0x1 0x0 0x0 0x1416038 0x1 0x0 0x0 0x1415034 0x1 0x0 0x0 0x1417040 0x1 0x0 0x0 0x1420010 0x1 0x0 0x0 0x1420014 0x1 0x0 0x0 0x1426018 0x1 0x0 0x0 0x1426030 0x1 0x0 0x0 0x1426034 0x1 0x0 0x0 0x1427024 0x1 0x0 0x0 0x1428014 0x1 0x0 0x0 0x1428018 0x1 0x0 0x0 0x1428030 0x1 0x0 0x0 0x1429004 0x1 0x0 0x0 0x1429008 0x1 0x0 0x0 0x1429040 0x1 0x0 0x0 0x1429044 0x1 0x0 0x0 0x1446004 0x1 0x0 0x0 0x1446008 0x1 0x0 0x0 0x1446024 0x1 0x0 0x0 0x1446150 0x1 0x0 0x0 0x1442018 0x1 0x0 0x0 0x1442030 0x1 0x0 0x0 0x1442034 0x1 0x0 0x0 0x1432034 0x1 0x0 0x0 0x1438010 0x1 0x0 0x0 0x1438014 0x1 0x0 0x0 0x1438028 0x1 0x0 0x0 0x1445004 0x1 0x0 0x0 0x1445020 0x1 0x0 0x0 0x1451000 0x1 0x0 0x0 0x1451004 0x1 0x0 0x0 0x1451020 0x1 0x0 0x0 0x1451038 0x1 0x0 0x0 0x1451054 0x1 0x0 0x0 0x1451058 0x1 0x0 0x0 0x1452004 0x1 0x0 0x0 0x1452008 0x1 0x0 0x0 0x1452028 0x1 0x0 0x0 0x1455000 0x1 0x0 0x0 0x1455004 0x1 0x0 0x0 0x1448024 0x1 0x0 0x0 0x1475000 0x1 0x0 0x0 0x1475004 0x1 0x0 0x0 0x1477000 0x1 0x0 0x0 0x1477004 0x1 0x0 0x0 0x1479000 0x1 0x0 0x0 0x1479004 0x1 0x0 0x0 0x1457000 0x1 0x0 0x0 0x1457004 0x1 0x0 0x0 0x1457008 0x1 0x0 0x0 0x1457010 0x1 0x0 0x0 0x1469000 0x1 0x0 0x0 0x1469004 0x1 0x0 0x0 0x1469008 0x1 0x0 0x0 0x1469010 0x1 0x0 0x0 0x1495000 0x1 0x0 0x0 0x1495004 0x1 0x0 0x0 0x1463020 0x1 0x0 0x0 0x1478030 0x1 0x0 0x0 0x1490004 0x1 0x0 0x0 0x1490008 0x1 0x0 0x0 0x1490024 0x1 0x0 0x0 0x1490028 0x1 0x0 0x0 0x1407030 0x1 0x0 0x0 0x1407034 0x1 0x0 0x0 0x1432080 0x1 0x0 0x0 0xf017000 0x1 0x0 0x0 0xf01700c 0x1 0x0 0x0 0xf017010 0x1 0x0 0x0 0xf017014 0x1 0x0 0x0 0xf017018 0x1 0x0 0x0 0xf017020 0x1 0x0 0x0 0x1414008 0x1 0x0 0x0 0x1414004 0x1 0x0 0x0 0x5991554 0x1 0x0 0x0 0x5991544 0x1 0x0 0x0 0x599155c 0x1 0x0 0x0 0x440b00c 0x1 0x0 0x0 0x440b014 0x1 0x0 0x0 0xf522c14 0x1 0x0 0x0 0xf522c1c 0x1 0x0 0x0 0xf522c10 0x1 0x0 0x0 0xf521920 0x1 0x0 0x0 0xf52102c 0x1 0x0 0x0 0xf521044 0x1 0x0 0x0 0xf521710 0x1 0x0 0x0 0xf52176c 0x1 0x0 0x0 0xf116000 0x1 0x0 0x0 0xf116004 0x1 0x0 0x0 0xf11602c 0x1 0x0 0x0 0xf111250 0x1 0x0 0x0 0xf111254 0x1 0x0 0x0 0xf111258 0x1 0x0 0x0 0xf11125c 0x1 0x0 0x0 0xf111260 0x1 0x0 0x0 0xf188078 0x1 0x0 0x0 0xf188084 0x1 0x0 0x0 0xf198078 0x1 0x0 0x0 0xf198084 0x1 0x0 0x0 0xf1a8078 0x1 0x0 0x0 0xf1a8084 0x1 0x0 0x0 0xf1b8078 0x1 0x0 0x0 0xf1b8084 0x1 0x0 0x0 0xf521818 0x1 0x0 0x0 0xf52181c 0x1 0x0 0x0 0xf521828 0x1 0x0 0x0 0xf522c18 0x1 0x0 0x0 0xf111310 0x1 0x0 0x0 0xf111314 0x1 0x0 0x0 0xf111318 0x1 0x0 0x1 0x9870010 0x14000 0x1 0x1 0x9870010 0x0 0x1 0x0 0x5c6f000 0x1 0x0 0x0 0x5c42000 0x1 0x0 0x0 0x5c42400 0x1 0x0 0x0 0x5c23000 0x1 0x0>;
			};
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x54>;

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x381>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "ibb";
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x2>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x382>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-name = "vdda-3p3";
				reg = <0x1>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x1ab>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-max-voltage = <0x1e8480>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "vddio";
				qcom,supply-post-on-sleep = <0x14>;
				reg = <0x0>;
			};
		};

		etm@9040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x5>;
			phandle = <0x244>;
			qcom,tupwr-disable;
			reg = <0x9040000 0x1000>;

			port {

				endpoint {
					phandle = <0x8c>;
					remote-endpoint = <0x84>;
				};
			};
		};

		etm@9140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x6>;
			phandle = <0x245>;
			qcom,tupwr-disable;
			reg = <0x9140000 0x1000>;

			port {

				endpoint {
					phandle = <0x8d>;
					remote-endpoint = <0x85>;
				};
			};
		};

		etm@9240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x7>;
			phandle = <0x246>;
			qcom,tupwr-disable;
			reg = <0x9240000 0x1000>;

			port {

				endpoint {
					phandle = <0x8e>;
					remote-endpoint = <0x86>;
				};
			};
		};

		etm@9340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x8>;
			phandle = <0x247>;
			qcom,tupwr-disable;
			reg = <0x9340000 0x1000>;

			port {

				endpoint {
					phandle = <0x8f>;
					remote-endpoint = <0x87>;
				};
			};
		};

		funnel@8005000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x252>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xab>;
						remote-endpoint = <0xa6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x9d>;
						remote-endpoint = <0xa7>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						phandle = <0x7a>;
						remote-endpoint = <0xa8>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						phandle = <0x79>;
						remote-endpoint = <0xa9>;
						slave-mode;
					};
				};
			};
		};

		funnel@8041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x253>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb4>;
						remote-endpoint = <0xaa>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						phandle = <0xa6>;
						remote-endpoint = <0xab>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						phandle = <0x75>;
						remote-endpoint = <0xac>;
						slave-mode;
					};
				};
			};
		};

		funnel@8042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x254>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb5>;
						remote-endpoint = <0xad>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x99>;
						remote-endpoint = <0xae>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x78>;
						remote-endpoint = <0xaf>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x82>;
						remote-endpoint = <0xb0>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x83>;
						remote-endpoint = <0xb1>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x8b>;
						remote-endpoint = <0xb2>;
						slave-mode;
					};
				};
			};
		};

		funnel@8045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merg";
			phandle = <0x255>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb7>;
						remote-endpoint = <0xb3>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xaa>;
						remote-endpoint = <0xb4>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0xad>;
						remote-endpoint = <0xb5>;
						slave-mode;
					};
				};
			};
		};

		funnel@8944000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x250>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x9f>;
						remote-endpoint = <0x9b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x77>;
						remote-endpoint = <0x9c>;
						slave-mode;
					};
				};
			};
		};

		funnel@9800000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss0";
			phandle = <0x24b>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb2>;
						remote-endpoint = <0x8b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x84>;
						remote-endpoint = <0x8c>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x85>;
						remote-endpoint = <0x8d>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x86>;
						remote-endpoint = <0x8e>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x87>;
						remote-endpoint = <0x8f>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0x93>;
						remote-endpoint = <0x90>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0x97>;
						remote-endpoint = <0x91>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0x95>;
						remote-endpoint = <0x92>;
						slave-mode;
					};
				};
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-0 = <0x1a9>;
			pinctrl-names = "default";

			vol_up {
				debounce-interval = <0xf>;
				gpios = <0x4e 0x60 0x1>;
				label = "vol_up";
				linux,can-disable;
				linux,code = <0x73>;
				linux,input-type = <0x1>;
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0x1a3>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
			};
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x1a2>;

			opp-1017600000 {
				opp-hz = <0x0 0x3ca75800>;
				opp-microvolt = <0x180>;
			};

			opp-1123200000 {
				opp-hz = <0x0 0x42f2ac00>;
				opp-microvolt = <0x1a0>;
			};

			opp-355200000 {
				opp-hz = <0x0 0x152bec00>;
				opp-microvolt = <0x40>;
			};

			opp-537600000 {
				opp-hz = <0x0 0x200b2000>;
				opp-microvolt = <0x80>;
			};

			opp-672000000 {
				opp-hz = <0x0 0x280de800>;
				opp-microvolt = <0xc0>;
			};

			opp-844800000 {
				opp-hz = <0x0 0x325aa000>;
				opp-microvolt = <0x100>;
			};

			opp-921600000 {
				opp-hz = <0x0 0x36ee8000>;
				opp-microvolt = <0x140>;
			};
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x74>;
			coresight-name = "coresight-hwevent";
		};

		hwkm@4440000 {
			clock-names = "km_clk_src";
			clocks = <0xa 0x4e>;
			compatible = "qcom,hwkm";
			phandle = <0x1fe>;
			qcom,enable-hwkm-clk;
			qcom,op-freq-hz = <0x47868c0>;
			reg = <0x4440000 0x9000 0x4750000 0x9000>;
			reg-names = "km_master", "ice_slave";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x5a>;
			syscon = <0x58 0x0 0x1000>;
		};

		i2c@4a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x68 0xd 0x74 0xd 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x0 0x3 0x40 0x0 0xc8 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x147 0x4>;
			phandle = <0x28a>;
			pinctrl-0 = <0xc6>;
			pinctrl-1 = <0xc7>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a80000 0x4000>;
			status = "disabled";
		};

		i2c@4a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6a 0xd 0x74 0xd 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x1 0x3 0x40 0x0 0xc8 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x148 0x4>;
			phandle = <0x28c>;
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a84000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x153>;
				reg = <0x42>;
			};

			nq@28 {
				compatible = "qcom,nq-nci";
				interrupt-names = "nfc_irq";
				interrupt-parent = <0x4e>;
				interrupts = <0x46 0x0>;
				pinctrl-0 = <0xd5 0xd6 0xd7>;
				pinctrl-1 = <0xd8 0xd9 0xda>;
				pinctrl-names = "nfc_active", "nfc_suspend";
				qcom,nq-clkreq = <0x4e 0x56 0x0>;
				qcom,nq-firm = <0x4e 0x1f 0x0>;
				qcom,nq-irq = <0x4e 0x46 0x0>;
				qcom,nq-ven = <0x4e 0x45 0x0>;
				reg = <0x28>;
			};

			qcom,pm8008@08 {
				#address-cells = <0x1>;
				#interrupt-cells = <0x3>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				interrupt-controller;
				interrupt-names = "pm8008";
				interrupt-parent = <0x4e>;
				interrupts = <0x19 0x1>;
				phandle = <0x28d>;
				pinctrl-0 = <0xcd 0xce>;
				pinctrl-names = "default";
				qcom,periph-map = <0x9 0x24 0xc0 0xc1>;
				reg = <0x88>;
				status = "disable";

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					interrupts = <0xc0 0x0 0x1 0xc1 0x0 0x1>;
					phandle = <0x28f>;
					reg = <0xc000 0x200>;
					status = "disable";

					pm8008_gpio1_active {
						bias-disable;
						function = "func1";
						input-disable;
						output-enable;
						phandle = <0xcf>;
						pins = "gpio1";
						power-source = <0x1>;
					};
				};

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					interrupt-names = "ocp";
					interrupts = <0x9 0x4 0x1>;
					phandle = <0x28e>;
					reg = <0x900>;

					qcom,pm8008-chip-en {
						phandle = <0xd0>;
						regulator-name = "pm8008-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			qcom,pm8008@9 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				phandle = <0x290>;
				pinctrl-0 = <0xcf>;
				pinctrl-names = "default";
				reg = <0x9>;
				status = "disable";

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					phandle = <0x291>;
					pm8008_en-supply = <0xd0>;
					qcom,enable-ocp-broadcast;
					status = "disable";
					vdd_l1_l2-supply = <0xd1>;

					qcom,pm8008-l1@4000 {
						phandle = <0x1be>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x124f8>;
						reg = <0x4000>;
						regulator-max-microvolt = <0x1339e0>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l1";
					};

					qcom,pm8008-l2@4100 {
						phandle = <0x1b8>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x2dc6c>;
						reg = <0x4100>;
						regulator-max-microvolt = <0x118c30>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l2";
					};

					qcom,pm8008-l3@4200 {
						phandle = <0x1bd>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4200>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l3";
					};

					qcom,pm8008-l4@4300 {
						phandle = <0x1b7>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = <0x4300>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l4";
					};

					qcom,pm8008-l5@4400 {
						phandle = <0x1b5>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4400>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l5";
					};

					qcom,pm8008-l6@4400 {
						phandle = <0x1c3>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4500>;
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2932e0>;
						regulator-name = "pm8008_l6";
					};

					qcom,pm8008-l7@4400 {
						phandle = <0x1b6>;
						qcom,hpm-min-load = <0x0>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = <0x4600>;
						regulator-max-microvolt = <0x1cfde0>;
						regulator-min-microvolt = <0x192d50>;
						regulator-name = "pm8008_l7";
					};
				};
			};

			wsa881x-i2c-codec@44 {
				compatible = "qcom,wsa881x-i2c-codec";
				phandle = <0x292>;
				reg = <0x44>;
			};

			wsa881x-i2c-codec@e {
				clock-names = "wsa_mclk";
				clocks = <0xd2 0x0>;
				compatible = "qcom,wsa881x-i2c-codec";
				phandle = <0x159>;
				qcom,wsa-analog-clk-gpio = <0xd3>;
				qcom,wsa-analog-reset-gpio = <0xd4>;
				reg = <0xe>;
			};
		};

		i2c@4a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6c 0xd 0x74 0xd 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x2 0x3 0x40 0x0 0xc8 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x149 0x4>;
			phandle = <0x294>;
			pinctrl-0 = <0xdd>;
			pinctrl-1 = <0xde>;
			pinctrl-names = "default", "sleep";
			qcom,i2c-touch-active = "novatek,NVT-ts";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a88000 0x4000>;
			status = "okay";

			novatek@62 {
				compatible = "novatek,NVT-ts";
				interrupt-parent = <0x4e>;
				interrupts = <0x50 0x2008>;
				novatek,irq-gpio = <0x4e 0x50 0x2008>;
				novatek,reset-gpio = <0x4e 0x47 0x0>;
				panel = <0xe4>;
				pinctrl-0 = <0xdf 0xe0>;
				pinctrl-1 = <0xe1 0xe2>;
				pinctrl-2 = <0xe3>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				reg = <0x62>;
				status = "ok";
			};

			synaptics_tcm@20 {
				compatible = "synaptics,tcm-i2c";
				interrupt-parent = <0x4e>;
				interrupts = <0x50 0x2008>;
				panel = <0xe5 0xe6>;
				pinctrl-0 = <0xdf 0xe0>;
				pinctrl-1 = <0xe1 0xe2>;
				pinctrl-2 = <0xe3>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				reg = <0x20>;
				synaptics,extend_report;
				synaptics,firmware-name = "synaptics_firmware_k.img";
				synaptics,irq-gpio = <0x4e 0x50 0x2008>;
				synaptics,irq-on-state = <0x0>;
				synaptics,power-delay-ms = <0xc8>;
				synaptics,reset-active-ms = <0x14>;
				synaptics,reset-delay-ms = <0xc8>;
				synaptics,reset-gpio = <0x4e 0x47 0x0>;
				synaptics,reset-on-state = <0x0>;
				synaptics,ubl-i2c-addr = <0x20>;
			};
		};

		i2c@4a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x72 0xd 0x74 0xd 0x75>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x5 0x3 0x40 0x0 0xc8 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x14c 0x4>;
			phandle = <0x297>;
			pinctrl-0 = <0xee>;
			pinctrl-1 = <0xef>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a94000 0x4000>;
			status = "disabled";
		};

		interrupt-controller@f200000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x9>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x9>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0xf200000 0x10000 0xf300000 0x100000>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0xc 0x140 0x0>;
			phandle = <0x22d>;
			qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x10000000 0x30000000>;
			qcom,iommu-geometry = <0x0 0xb0000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0xc 0x142 0x0>;
			phandle = <0x22f>;
			qcom,iommu-dma-addr-pool = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0xc 0x141 0x0>;
			phandle = <0x22e>;
			qcom,iommu-dma = "atomic";
		};

		jtagmm@9040000 {
			clock-names = "core_clk";
			clocks = <0xa 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1f9>;
			qcom,coresight-jtagmm-cpu = <0x5>;
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9140000 {
			clock-names = "core_clk";
			clocks = <0xa 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1fa>;
			qcom,coresight-jtagmm-cpu = <0x6>;
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9240000 {
			clock-names = "core_clk";
			clocks = <0xa 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1fb>;
			qcom,coresight-jtagmm-cpu = <0x7>;
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@9340000 {
			clock-names = "core_clk";
			clocks = <0xa 0x8>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x1fc>;
			qcom,coresight-jtagmm-cpu = <0x8>;
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
		};

		kgsl-smmu@0x59a0000 {
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "gpu_cc_hlos1_vote_gpu_smmu_clk";
			clocks = <0xd 0x57 0xd 0x58 0x51 0x1 0x51 0xd>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0xa3 0x4 0x0 0xa7 0x4 0x0 0xa8 0x4 0x0 0xa9 0x4 0x0 0xaa 0x4 0x0 0xab 0x4 0x0 0xac 0x4 0x0 0xad 0x4 0x0 0xae 0x4>;
			phandle = <0x165>;
			qcom,actlr = <0x0 0x3ff 0x30b>;
			qcom,no-dynamic-asid;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x59a0000 0x10000 0x59c2000 0x20>;
			reg-names = "base", "tcu-base";
			status = "okay";
			vdd-supply = <0x164>;

			gfx_0_tbu@0x59c5000 {
				compatible = "qcom,qsmmuv500-tbu";
				interrupts = <0x0 0xb0 0x4>;
				phandle = <0x347>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x59c5000 0x1000 0x59c2200 0x8>;
				reg-names = "base", "status-reg";
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x165 0x7 0x0>;
			qcom,iommu-dma = "disabled";
		};

		mailbox@0f111000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,scuba-apcs-hmss-global";
			phandle = <0x5d>;
			reg = <0xf111000 0x1000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x39>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c1_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c2_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c3_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			etf_reg {
				qcom,dump-id = <0x101>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache1 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache2 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9040>;
			};

			l1_dcache3 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache1 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache2 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x9040>;
			};

			l1_icache3 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x9040>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb1 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb2 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0x2000>;
			};

			l2_tlb3 {
				qcom,dump-id = <0x123>;
				qcom,dump-size = <0x2000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x40000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			tmc_etf {
				qcom,dump-id = <0xf0>;
				qcom,dump-size = <0x8000>;
			};
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0x5c>;
			reg = <0x45f0000 0x7000>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			phandle = <0x243>;
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					phandle = <0xb1>;
					remote-endpoint = <0x83>;
				};
			};
		};

		modem_rfxe {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-rfxe";
			phandle = <0x238>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xaf>;
					remote-endpoint = <0x78>;
				};
			};
		};

		msm_cdc_pinctrl@106 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0xd4>;
			pinctrl-0 = <0x1d9>;
			pinctrl-1 = <0x1da>;
			pinctrl-names = "aud_active", "aud_sleep";
		};

		pinctrl@500000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,scuba-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xe3 0x4>;
			irqdomain-map = <0x0 0x0 0xbc 0x54 0x0 0x3 0x0 0xbc 0x4b 0x0 0x4 0x0 0xbc 0x10 0x0 0x6 0x0 0xbc 0x3b 0x0 0x8 0x0 0xbc 0x3f 0x0 0xb 0x0 0xbc 0x11 0x0 0xd 0x0 0xbc 0x12 0x0 0xe 0x0 0xbc 0x33 0x0 0x11 0x0 0xbc 0x14 0x0 0x12 0x0 0xbc 0x34 0x0 0x13 0x0 0xbc 0x35 0x0 0x18 0x0 0xbc 0x6 0x0 0x19 0x0 0xbc 0x47 0x0 0x1b 0x0 0xbc 0x49 0x0 0x1c 0x0 0xbc 0x29 0x0 0x1f 0x0 0xbc 0x1b 0x0 0x20 0x0 0xbc 0x36 0x0 0x21 0x0 0xbc 0x37 0x0 0x22 0x0 0xbc 0x38 0x0 0x23 0x0 0xbc 0x39 0x0 0x24 0x0 0xbc 0x3a 0x0 0x27 0x0 0xbc 0x1c 0x0 0x2e 0x0 0xbc 0x1d 0x0 0x3e 0x0 0xbc 0x3c 0x0 0x3f 0x0 0xbc 0x3d 0x0 0x40 0x0 0xbc 0x3e 0x0 0x45 0x0 0xbc 0x21 0x0 0x46 0x0 0xbc 0x22 0x0 0x48 0x0 0xbc 0x48 0x0 0x4b 0x0 0xbc 0x23 0x0 0x4f 0x0 0xbc 0x24 0x0 0x50 0x0 0xbc 0x15 0x0 0x51 0x0 0xbc 0x26 0x0 0x56 0x0 0xbc 0x13 0x0 0x57 0x0 0xbc 0x2a 0x0 0x58 0x0 0xbc 0x2b 0x0 0x59 0x0 0xbc 0x2d 0x0 0x5b 0x0 0xbc 0x4a 0x0 0x5e 0x0 0xbc 0x2f 0x0 0x5f 0x0 0xbc 0x30 0x0 0x60 0x0 0xbc 0x31 0x0 0x61 0x0 0xbc 0x32 0x0>;
			irqdomain-map-mask = <0xff 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			phandle = <0x4e>;
			reg = <0x500000 0x300000>;
			wakeup-parent = <0xbc>;

			cam_sensor_csi_mux_oe_active {
				phandle = <0x1ce>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio113";
				};

				mux {
					function = "gpio";
					pins = "gpio113";
				};
			};

			cam_sensor_csi_mux_oe_suspend {
				phandle = <0x1d0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio113";
				};

				mux {
					function = "gpio";
					pins = "gpio113";
				};
			};

			cam_sensor_csi_mux_sel_active {
				phandle = <0x1cf>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_csi_mux_sel_suspend {
				phandle = <0x1d1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio114";
				};

				mux {
					function = "gpio";
					pins = "gpio114";
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x1c5>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x1c7>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x1b9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x1bb>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio20";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio20";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x1bf>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x1c1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio21";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio21";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x1c4>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x1c6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio27";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio27";
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x1ba>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x1bc>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio18";
				};

				mux {
					function = "gpio";
					pins = "gpio18";
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x1c0>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x1c2>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio19";
				};

				mux {
					function = "gpio";
					pins = "gpio19";
				};
			};

			cci0_active {
				phandle = <0x1b1>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci0_suspend {
				phandle = <0x1b3>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio23", "gpio22";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio23", "gpio22";
				};
			};

			cci1_active {
				phandle = <0x1b2>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			cci1_suspend {
				phandle = <0x1b4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio30", "gpio29";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio30", "gpio29";
				};
			};

			cd_off {
				phandle = <0x4d>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			cd_on {
				phandle = <0x49>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio88";
				};

				mux {
					function = "gpio";
					pins = "gpio88";
				};
			};

			fsa_usbc_ana_en_n@102 {

				fsa_usbc_ana_en {
					phandle = <0x278>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio102";
					};

					mux {
						function = "gpio";
						pins = "gpio102";
					};
				};
			};

			gpio_vol_up {
				phandle = <0x1a9>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					input-enable;
					pins = "gpio96";
				};

				mux {
					function = "gpio";
					pins = "gpio96";
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0xd7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0xda>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio86";
					};

					mux {
						function = "gpio";
						pins = "gpio86";
					};
				};

				nfc_enable_active {
					phandle = <0xd6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio69", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio69", "gpio31";
					};
				};

				nfc_enable_suspend {
					phandle = <0xd9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio69", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio69", "gpio31";
					};
				};

				nfc_int_active {
					phandle = <0xd5>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};

				nfc_int_suspend {
					phandle = <0xd8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio70";
					};
				};
			};

			pm8008_active {
				phandle = <0xcd>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio26";
				};

				mux {
					function = "gpio";
					pins = "gpio26";
				};
			};

			pm8008_interrupt {
				phandle = <0xce>;

				config {
					bias-disable;
					input-enable;
					pins = "gpio25";
				};

				mux {
					function = "gpio";
					pins = "gpio25";
				};
			};

			pmx_sde {
				phandle = <0x282>;

				sde_dsi_active {
					phandle = <0x1de>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio82", "gpio105";
					};

					mux {
						function = "gpio";
						pins = "gpio82", "gpio105";
					};
				};

				sde_dsi_suspend {
					phandle = <0x1e0>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio82", "gpio105";
					};

					mux {
						function = "gpio";
						pins = "gpio82", "gpio105";
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x1df>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};

				sde_te_suspend {
					phandle = <0x1e1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio81";
					};
				};
			};

			pmx_ts_int_active {

				ts_int_active {
					phandle = <0xdf>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0xe1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0xe3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio71";
					};
				};
			};

			pmx_ts_reset_active {

				ts_reset_active {
					phandle = <0xe0>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0xe2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio71";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x279>;

				qupv3_se0_i2c_active {
					phandle = <0xc6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xc7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x27a>;

				qupv3_se0_spi_active {
					phandle = <0xc9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xca>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x27b>;

				qupv3_se1_i2c_active {
					phandle = <0xcb>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xcc>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x27c>;

				qupv3_se1_spi_active {
					phandle = <0xdb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xdc>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio69", "gpio70";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x27d>;

				qupv3_se2_i2c_active {
					phandle = <0xdd>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup2";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xde>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x27e>;

				qupv3_se2_spi_active {
					phandle = <0xe7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
					};

					mux {
						function = "qup2";
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0xe8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7", "gpio71", "gpio80";
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x27f>;

				qupv3_se3_ctsrx {
					phandle = <0xeb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio11";
					};

					mux {
						function = "qup3";
						pins = "gpio8", "gpio11";
					};
				};

				qupv3_se3_default_ctsrtsrx {
					phandle = <0xe9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio11";
					};
				};

				qupv3_se3_default_tx {
					phandle = <0xea>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "gpio";
						pins = "gpio10";
					};
				};

				qupv3_se3_rts {
					phandle = <0xec>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "qup3";
						pins = "gpio9";
					};
				};

				qupv3_se3_tx {
					phandle = <0xed>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "qup3";
						pins = "gpio10";
					};
				};
			};

			qupv3_se4_2uart_pins {
				phandle = <0x277>;

				qupv3_se4_2uart_active {
					phandle = <0xc3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "qup4";
						pins = "gpio12", "gpio13";
					};
				};

				qupv3_se4_2uart_sleep {
					phandle = <0xc4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio13";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x280>;

				qupv3_se5_i2c_active {
					phandle = <0xee>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "qup5";
						pins = "gpio14", "gpio15";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xef>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x281>;

				qupv3_se5_spi_active {
					phandle = <0xf0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "qup5";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xf1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15", "gpio16", "gpio17";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x40>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x3c>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x41>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x3d>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x42>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x3e>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x43>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x3f>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x4a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x46>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x4b>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x47>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x4c>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x48>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x1d9>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x1da>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio106";
					};
				};
			};

			usb_id_interrupt {
				phandle = <0x67>;

				config {
					bias-pull-up;
					input-enable;
					pins = "gpio89";
				};

				mux {
					function = "gpio";
					pins = "gpio89";
				};
			};
		};

		qcedev@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x86 0xa 0x86 0xa 0x86 0xa 0x86>;
			compatible = "qcom,qcedev";
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0xc 0x86 0x11 0xc 0x96 0x11>;
			phandle = <0x203>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0xc 0x92 0x0 0xc 0x98 0x1 0xc 0x9f 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0xc 0x93 0x0 0xc 0x9c 0x1 0xc 0x9e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,battery-data {
			phandle = <0x66>;
			qcom,batt-id-range-pct = <0xf>;

			qcom,ATL466271_3300mAh {
				qcom,batt-id-kohm = <0x18>;
				qcom,battery-beta = <0x109a>;
				qcom,battery-therm-kohm = <0x64>;
				qcom,battery-type = "ATL466271_3300mAh_averaged_MasterSlave_Jun12th2019";
				qcom,fastchg-current-ma = <0x1f40>;
				qcom,fg-cc-cv-threshold-uv = <0x42fc70>;
				qcom,jeita-fcc-ranges = <0x0 0x64 0x186a00 0x65 0xc8 0x30d400 0xc9 0x1c2 0x7a1200 0x1c3 0x226 0x186a00>;
				qcom,jeita-fv-ranges = <0x0 0x64 0x432380 0x65 0xc8 0x432380 0xc9 0x1c2 0x432380 0x1c3 0x226 0x3dcc50>;
				qcom,jeita-hard-thresholds = <0x58cd 0x181d>;
				qcom,jeita-soft-fcc-ua = <0x186a00 0x186a00>;
				qcom,jeita-soft-fv-uv = <0x432380 0x3dcc50>;
				qcom,jeita-soft-hys-thresholds = <0x48d4 0x23c0>;
				qcom,jeita-soft-thresholds = <0x4ccc 0x20b8>;
				qcom,max-voltage-uv = <0x432380>;
				qcom,ocv-based-step-chg;
				qcom,qg-batt-profile-ver = <0x64>;
				qcom,step-chg-ranges = <0x3567e0 0x3d0900 0x7a1200 0x3d0901 0x401640 0x5b8d80 0x401641 0x432380 0x3d0900>;

				qcom,fcc1-temp-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xc77 0xcbc 0xcf8 0xd1a 0xd26>;
				};

				qcom,fcc2-temp-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xceb 0xced 0xcfc 0xd04 0xd02 0xcfe>;
				};

				qcom,pc-temp-v1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xaabe 0xab31 0xab85 0xaba1 0xaba6 0xa9d1 0xaa55 0xaaba 0xaac9 0xaacb 0xa8e5 0xa974 0xa9e1 0xa9f5 0xa9f6 0xa7fb 0xa88e 0xa903 0xa91e 0xa923 0xa717 0xa7a6 0xa81e 0xa83e 0xa847 0xa636 0xa6bf 0xa734 0xa755 0xa762 0xa558 0xa5d9 0xa64d 0xa66e 0xa67c 0xa47d 0xa4f6 0xa565 0xa587 0xa596 0xa3a6 0xa418 0xa481 0xa4a1 0xa4b1 0xa2d4 0xa33d 0xa39e 0xa3bd 0xa3cd 0xa204 0xa266 0xa2bf 0xa2da 0xa2e9 0xa13e 0xa190 0xa1e6 0xa1fb 0xa209 0xa08f 0xa0c7 0xa110 0xa11f 0xa12d 0x9fef 0xa01b 0xa043 0xa04b 0xa057 0x9f34 0x9f77 0x9f7f 0x9f81 0x9f88 0x9e33 0x9eb1 0x9ebe 0x9ebf 0x9ec2 0x9d2b 0x9db3 0x9df2 0x9dfa 0x9e00 0x9c6f 0x9cc8 0x9d20 0x9d31 0x9d43 0x9be1 0x9c2a 0x9c67 0x9c75 0x9c8c 0x9b5a 0x9ba5 0x9bd5 0x9bd6 0x9be5 0x9ad5 0x9af4 0x9b3e 0x9b3e 0x9b44 0x9a4a 0x99ea 0x9a67 0x9a7a 0x9a82 0x9997 0x98f7 0x995c 0x9976 0x9983 0x9891 0x986a 0x9890 0x9896 0x989e 0x97b9 0x9802 0x9804 0x97fd 0x9801 0x975c 0x979e 0x978e 0x977f 0x9782 0x9720 0x973a 0x971e 0x970c 0x970b 0x96e4 0x96dd 0x96b8 0x96a6 0x969f 0x96a6 0x9688 0x965b 0x9647 0x963c 0x9668 0x963b 0x9606 0x95ec 0x95df 0x962d 0x95f7 0x95ba 0x9599 0x958a 0x95f4 0x95ba 0x9575 0x954f 0x953d 0x95c1 0x9584 0x9537 0x950c 0x94f6 0x9594 0x9554 0x94ff 0x94cf 0x94b4 0x956b 0x952b 0x94cf 0x949b 0x9479 0x9546 0x9502 0x94a1 0x9468 0x943f 0x9526 0x94df 0x9474 0x942d 0x93f9 0x94ff 0x94b7 0x9446 0x93ed 0x93a8 0x94ba 0x9476 0x9407 0x93a1 0x934f 0x9456 0x940f 0x93aa 0x9341 0x92ee 0x93e8 0x939c 0x933c 0x92d3 0x9282 0x9368 0x931f 0x92c3 0x9251 0x9200 0x92d8 0x9292 0x9239 0x91be 0x916c 0x9233 0x91e7 0x9196 0x9120 0x90cf 0x91ad 0x9162 0x910f 0x90ad 0x9064 0x9162 0x911c 0x90c5 0x9070 0x9036 0x914d 0x9107 0x90b3 0x905e 0x9023 0x9138 0x90fa 0x90a3 0x9051 0x9014 0x9120 0x90de 0x908d 0x9033 0x8fed 0x90bd 0x905a 0x900f 0x8f73 0x8f0f 0x8f42 0x8ee2 0x8eae 0x8dfb 0x8d92 0x8d63 0x8cf6 0x8cc9 0x8c13 0x8ba7 0x8af6 0x8a79 0x8a63 0x899d 0x892c 0x87a9 0x870e 0x870e 0x863a 0x85c2 0x8279 0x8194 0x81c9 0x80dd 0x8053 0x7530 0x7530 0x7530 0x7530 0x7530>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-v2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xabc7 0xabae 0xab9a 0xab81 0xab4f 0xab3b 0xaa5e 0xaa7f 0xaa93 0xaa8f 0xaa61 0xaa4c 0xa90f 0xa961 0xa992 0xa9a0 0xa977 0xa962 0xa7dc 0xa854 0xa89a 0xa8b4 0xa88e 0xa87a 0xa6c0 0xa759 0xa7a9 0xa7cc 0xa7a9 0xa797 0xa5c0 0xa664 0xa6ba 0xa6e4 0xa6c3 0xa6b3 0xa4ec 0xa56e 0xa5ce 0xa5fa 0xa5da 0xa5cb 0xa424 0xa47e 0xa4e4 0xa511 0xa4f1 0xa4e2 0xa32c 0xa399 0xa3fe 0xa42b 0xa40b 0xa3fc 0xa1f2 0xa2be 0xa31b 0xa347 0xa326 0xa317 0xa113 0xa1e8 0xa23b 0xa266 0xa245 0xa236 0xa0c1 0xa113 0xa15e 0xa188 0xa166 0xa159 0xa080 0xa042 0xa086 0xa0ae 0xa08c 0xa07f 0x9fc8 0x9f80 0x9fc3 0x9fe2 0x9fbd 0x9fad 0x9dff 0x9ecd 0x9f10 0x9f20 0x9ef6 0x9ee0 0x9c62 0x9e0a 0x9e4d 0x9e59 0x9e2f 0x9e18 0x9b6c 0x9d1d 0x9d64 0x9d7f 0x9d60 0x9d55 0x9aa1 0x9c1f 0x9c72 0x9caa 0x9c97 0x9c98 0x99ee 0x9b36 0x9ba1 0x9bf6 0x9be8 0x9be9 0x9950 0x9a5b 0x9ae4 0x9b57 0x9b4a 0x9b46 0x98a2 0x9989 0x9a20 0x9a9f 0x9a94 0x9a8e 0x97b0 0x98bc 0x9940 0x99a8 0x99a0 0x999b 0x96b8 0x97fc 0x9869 0x98b1 0x98aa 0x98a8 0x961a 0x975b 0x97bd 0x97fa 0x97f7 0x97f5 0x95a6 0x96d1 0x972b 0x9760 0x9763 0x9762 0x9552 0x964d 0x96aa 0x96dd 0x96e3 0x96e1 0x9514 0x95bf 0x9635 0x966a 0x9671 0x966f 0x94e1 0x953c 0x95cc 0x9603 0x960a 0x9607 0x94ae 0x94e0 0x956d 0x95a4 0x95aa 0x95a7 0x947e 0x949b 0x9516 0x954d 0x9550 0x954c 0x9450 0x9464 0x94c2 0x94fc 0x94fe 0x94f9 0x9425 0x9436 0x946c 0x94b0 0x94b3 0x94ae 0x93fa 0x940d 0x9421 0x9469 0x946b 0x9465 0x93cc 0x93e5 0x93ee 0x9425 0x9426 0x941a 0x939d 0x93bf 0x93c7 0x93e3 0x93e2 0x93cd 0x936b 0x9395 0x939e 0x939d 0x938f 0x9371 0x9338 0x9367 0x9373 0x9353 0x9324 0x92f9 0x92ff 0x9332 0x9342 0x9305 0x92b7 0x9281 0x92ba 0x92f3 0x9300 0x92b7 0x925d 0x9222 0x9268 0x92a6 0x92ab 0x9265 0x920a 0x91cd 0x9209 0x9249 0x9247 0x9206 0x91aa 0x916c 0x9194 0x91c9 0x91ca 0x9195 0x913a 0x90f9 0x9118 0x9139 0x913d 0x910f 0x90b5 0x9073 0x90a3 0x90a2 0x90a1 0x907b 0x901f 0x8fde 0x9044 0x9036 0x904b 0x902c 0x8fe9 0x8fb0 0x8ff7 0x8ff9 0x9023 0x9015 0x8fd2 0x8f9a 0x8fcc 0x8fdb 0x900b 0x9003 0x8fc1 0x8f8d 0x8f99 0x8fb2 0x8fee 0x8feb 0x8fab 0x8f72 0x8f47 0x8f71 0x8fa7 0x8fab 0x8f54 0x8ef5 0x8e7b 0x8ec7 0x8ec2 0x8ec8 0x8e26 0x8da8 0x8ce2 0x8d4d 0x8d1f 0x8d25 0x8c61 0x8bd5 0x8aab 0x8b3f 0x8afb 0x8b0c 0x8a2a 0x898b 0x87ce 0x8898 0x882f 0x885d 0x8749 0x8695 0x83f8 0x84e8 0x848f 0x84cc 0x837a 0x8280 0x7e9c 0x7fc7 0x7f37 0x7f8a 0x7c60 0x7a4f 0x6e37 0x709f 0x6b82 0x6fa3 0x6ca6 0x6b7e>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y1-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x16bd 0x14e3 0x13ad 0x1242 0x1181 0x114b 0x16d3 0x14e7 0x13ac 0x1240 0x1184 0x114d 0x16e9 0x14eb 0x13ab 0x123e 0x1185 0x114e 0x16fb 0x14f1 0x13a9 0x123b 0x1185 0x114e 0x1709 0x14f5 0x13a7 0x1238 0x1184 0x114f 0x170f 0x14f7 0x13a6 0x1234 0x1182 0x114f 0x170c 0x14f7 0x13a1 0x1230 0x117d 0x114e 0x1707 0x14f5 0x139b 0x122a 0x1179 0x114d 0x1708 0x14f4 0x1396 0x1226 0x1178 0x114b 0x170d 0x14ef 0x1392 0x1223 0x1178 0x1149 0x170f 0x14ec 0x1390 0x1220 0x1178 0x1147 0x1710 0x14ee 0x1393 0x121d 0x1176 0x1146 0x1714 0x14f1 0x1397 0x121a 0x1174 0x1146 0x1717 0x14f1 0x1395 0x1218 0x1173 0x1145 0x1720 0x14ef 0x138c 0x1216 0x1171 0x1143 0x1725 0x14ee 0x1388 0x1215 0x1170 0x1143 0x1722 0x14f5 0x138b 0x1215 0x1170 0x1143 0x171d 0x14fe 0x138f 0x1215 0x1170 0x1143 0x171d 0x1500 0x1390 0x1215 0x1170 0x1143 0x171c 0x14fd 0x138d 0x1216 0x1171 0x1143 0x171a 0x14fc 0x138b 0x1217 0x1171 0x1143 0x171a 0x1501 0x138c 0x1219 0x1173 0x1144 0x171c 0x1506 0x138d 0x121b 0x1175 0x1146 0x171d 0x1507 0x138d 0x121e 0x1175 0x1146 0x171d 0x1506 0x138e 0x1220 0x1175 0x1146 0x171d 0x1506 0x1390 0x1223 0x1176 0x1147 0x171b 0x150e 0x1395 0x1226 0x1178 0x1147 0x1717 0x1518 0x139b 0x122a 0x117a 0x1148 0x1713 0x1519 0x13a0 0x122e 0x117c 0x114a 0x170c 0x1516 0x13a5 0x1233 0x117f 0x114c 0x1708 0x1513 0x13a8 0x1238 0x1181 0x114e 0x1712 0x1513 0x13a8 0x123d 0x1184 0x114f 0x1722 0x1516 0x13a8 0x1243 0x1187 0x1150 0x172c 0x1519 0x13ab 0x1247 0x118a 0x1152 0x1737 0x151b 0x13b3 0x124a 0x118d 0x1155 0x173a 0x151d 0x13b7 0x124e 0x1190 0x1158 0x172d 0x1519 0x13b7 0x1253 0x1193 0x115a 0x1718 0x1513 0x13b8 0x1257 0x1195 0x115c 0x170d 0x1511 0x13bd 0x125d 0x1198 0x115d 0x1704 0x1511 0x13c5 0x1263 0x119a 0x115e 0x16ff 0x1511 0x13c9 0x1266 0x119d 0x1160 0x1708 0x1512 0x13c8 0x1269 0x119f 0x1163 0x170c 0x1516 0x13ca 0x126b 0x11a1 0x1163 0x16fb 0x152a 0x13d7 0x126d 0x11a3 0x1163 0x171b 0x1522 0x13d3 0x1275 0x11a6 0x1166 0x1712 0x1517 0x13e1 0x1276 0x11a9 0x1168 0x170b 0x151a 0x13e0 0x1277 0x11a7 0x1169 0x1705 0x1518 0x13d9 0x127e 0x11aa 0x1169 0x1706 0x1528 0x13da 0x1281 0x11a9 0x1169 0x1705 0x152e 0x13e1 0x127f 0x11ab 0x116a 0x173f 0x151b 0x13eb 0x1282 0x11ad 0x116c 0x175a 0x1523 0x13ec 0x1290 0x11b1 0x116e 0x1737 0x151e 0x13f3 0x128c 0x11b6 0x1170 0x1743 0x152c 0x13f4 0x1295 0x11b8 0x1175 0x1743 0x152c 0x13f4 0x1295 0x11b8 0x1175 0x1743 0x152c 0x13f4 0x1295 0x11b8 0x1175>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x276b 0x2807 0x290d 0x2a0f 0x2a21 0x2aaf 0x2765 0x2813 0x2904 0x29f4 0x2a37 0x2ace 0x2762 0x2822 0x28f9 0x29d7 0x2a42 0x2ade 0x2762 0x2830 0x28ef 0x29bc 0x2a45 0x2ae2 0x2764 0x283d 0x28e6 0x29a5 0x2a42 0x2ade 0x2768 0x2845 0x28df 0x2993 0x2a3d 0x2ad7 0x2791 0x284a 0x28da 0x2986 0x2a23 0x2ac4 0x27d4 0x284e 0x28d6 0x297b 0x2a02 0x2aa8 0x2802 0x284d 0x28d4 0x296e 0x29fc 0x2a8b 0x2845 0x2846 0x28d0 0x295d 0x29fd 0x2a66 0x2867 0x2842 0x28ce 0x2952 0x29fe 0x2a51 0x286c 0x286d 0x28d3 0x2955 0x29f8 0x2a52 0x2879 0x28c1 0x28de 0x295c 0x29ef 0x2a55 0x2872 0x2914 0x28f2 0x295c 0x29ee 0x2a51 0x281b 0x2979 0x291d 0x2959 0x29ed 0x2a46 0x27d4 0x29af 0x2951 0x295f 0x29ed 0x2a40 0x2709 0x29b5 0x2996 0x297e 0x29ed 0x2a48 0x25fc 0x29b7 0x29d5 0x29ae 0x29ee 0x2a55 0x25cd 0x29ba 0x29ec 0x29f5 0x29ec 0x2a5f 0x25c7 0x29c1 0x29f9 0x2a59 0x29e9 0x2a69 0x25c4 0x29c4 0x29fe 0x2a7d 0x29f0 0x2a79 0x25c2 0x29c7 0x29fb 0x2a4c 0x2a51 0x2aa2 0x25c0 0x29cd 0x29f7 0x2a17 0x2abc 0x2ad5 0x25bf 0x29ca 0x2a02 0x2a20 0x2acc 0x2af7 0x25bd 0x29b4 0x2a19 0x2a48 0x2ad0 0x2b16 0x25bc 0x2990 0x2a28 0x2a69 0x2ad5 0x2b2e 0x25bb 0x2937 0x2a2e 0x2a80 0x2adc 0x2b46 0x25ba 0x28b0 0x2a35 0x2a94 0x2ae4 0x2b5e 0x25b9 0x282f 0x2a44 0x2aa4 0x2af2 0x2b71 0x25b8 0x2796 0x2a5f 0x2ab2 0x2b0d 0x2b81 0x25b8 0x271a 0x2a6a 0x2ac4 0x2b28 0x2b94 0x25b7 0x26b9 0x2a5c 0x2aed 0x2b45 0x2bb1 0x25b7 0x2669 0x2a48 0x2b0e 0x2b61 0x2bca 0x25b6 0x263f 0x2a37 0x2b0d 0x2b81 0x2bd4 0x25b6 0x2621 0x2a22 0x2b03 0x2ba2 0x2bda 0x25b6 0x2609 0x2a10 0x2afd 0x2ba9 0x2bdc 0x25b6 0x25f4 0x2a01 0x2b03 0x2b83 0x2bc0 0x25b6 0x25e3 0x29f1 0x2b09 0x2b5e 0x2ba2 0x25b5 0x25d9 0x29d8 0x2b04 0x2b58 0x2b99 0x25b5 0x25d1 0x29b3 0x2af4 0x2b55 0x2b88 0x25b5 0x25cb 0x2978 0x2ae4 0x2b49 0x2b6e 0x25b5 0x25c7 0x28fb 0x2ad1 0x2b18 0x2b3a 0x25b5 0x25c3 0x2889 0x2ab8 0x2b01 0x2b30 0x25b5 0x25c0 0x282c 0x2a96 0x2afa 0x2b58 0x25b5 0x25bd 0x27dd 0x2a73 0x2af8 0x2af5 0x25b4 0x25bb 0x27cd 0x2a44 0x2ab7 0x2abd 0x25b4 0x25bb 0x27ba 0x2a5a 0x2a80 0x2a9b 0x25b4 0x25ba 0x281a 0x2a22 0x2a9b 0x2a92 0x25b4 0x25b9 0x2866 0x2a43 0x2aae 0x2a9c 0x25b4 0x25b8 0x280a 0x2a47 0x2a7b 0x2a63 0x25b4 0x25b7 0x2735 0x29fe 0x2a4d 0x2a32 0x25b4 0x25b6 0x26f4 0x299b 0x29fe 0x2a0e 0x25b3 0x25b5 0x26a3 0x29ef 0x29c2 0x29b3 0x25b2 0x25b5 0x27bb 0x29b7 0x2949 0x2930 0x25b2 0x25b5 0x27bb 0x29b7 0x2949 0x2930 0x25b2 0x25b5 0x27bb 0x29b7 0x2949 0x2930>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y3-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x36c4 0x34ad 0x3424 0x33ea 0x33dc 0x33d5 0x3658 0x34ac 0x3426 0x33ea 0x33dc 0x33d6 0x3617 0x34aa 0x3427 0x33ea 0x33dd 0x33d7 0x35f6 0x34a9 0x3428 0x33ea 0x33dd 0x33d8 0x35ea 0x34a7 0x3429 0x33ea 0x33de 0x33da 0x35e8 0x34a5 0x3429 0x33ea 0x33de 0x33da 0x3616 0x34a2 0x3429 0x33ea 0x33de 0x33db 0x365b 0x349f 0x3429 0x33e9 0x33df 0x33db 0x3639 0x34a0 0x3429 0x33ea 0x33df 0x33db 0x354e 0x34a5 0x3428 0x33eb 0x33df 0x33db 0x34bb 0x34a8 0x3427 0x33ec 0x33e0 0x33db 0x34df 0x349e 0x3427 0x33ee 0x33e0 0x33dc 0x3518 0x348e 0x3427 0x33f0 0x33e0 0x33dd 0x3525 0x3489 0x3428 0x33f1 0x33e1 0x33dd 0x3515 0x3482 0x342c 0x33f1 0x33e2 0x33dd 0x3506 0x347c 0x342e 0x33f2 0x33e2 0x33dd 0x34e8 0x347a 0x3428 0x33f2 0x33e2 0x33dd 0x34c3 0x3475 0x341f 0x33f4 0x33e3 0x33dd 0x34bf 0x346d 0x341d 0x33f5 0x33e4 0x33de 0x34c6 0x345b 0x341c 0x33f6 0x33e5 0x33e0 0x34cd 0x3449 0x341a 0x33f7 0x33e6 0x33e1 0x34d1 0x343c 0x3413 0x33f2 0x33e2 0x33de 0x34d3 0x3431 0x340b 0x33eb 0x33de 0x33db 0x34d3 0x3428 0x3407 0x33e8 0x33dd 0x33da 0x34dd 0x3421 0x3404 0x33e6 0x33dd 0x33d9 0x34f1 0x341a 0x3402 0x33e5 0x33dc 0x33d8 0x3519 0x3408 0x33ff 0x33e5 0x33dd 0x33d9 0x354e 0x33f3 0x33fd 0x33e5 0x33dd 0x33d9 0x3580 0x33e8 0x33fc 0x33e5 0x33dc 0x33d9 0x35b6 0x33d7 0x33fb 0x33e6 0x33dc 0x33d9 0x35ee 0x33d2 0x33f9 0x33e6 0x33db 0x33d9 0x362a 0x33d4 0x33f7 0x33e5 0x33db 0x33d9 0x3669 0x33d7 0x33f5 0x33e5 0x33db 0x33d8 0x36aa 0x33da 0x33f5 0x33e5 0x33db 0x33d8 0x36ec 0x33de 0x33f7 0x33e4 0x33dc 0x33d8 0x3736 0x33e4 0x33f9 0x33e4 0x33dd 0x33d8 0x378c 0x33ef 0x33fb 0x33e3 0x33dc 0x33d9 0x37e8 0x33ff 0x33fd 0x33e2 0x33db 0x33d9 0x3845 0x3414 0x33ff 0x33e2 0x33db 0x33d9 0x38a5 0x3432 0x3400 0x33e2 0x33dc 0x33da 0x3904 0x3451 0x3401 0x33e2 0x33dc 0x33da 0x395f 0x3468 0x3401 0x33e2 0x33dd 0x33da 0x39bd 0x3483 0x3402 0x33e3 0x33dd 0x33da 0x3a24 0x34b0 0x3405 0x33e4 0x33dc 0x33d9 0x3a96 0x34fd 0x340a 0x33e5 0x33dc 0x33da 0x3a8c 0x351c 0x340e 0x33e8 0x33de 0x33dc 0x3ad3 0x3551 0x3412 0x33e9 0x33df 0x33dd 0x3b30 0x3590 0x341b 0x33ee 0x33e3 0x33df 0x3b8f 0x35d8 0x3427 0x33f0 0x33e2 0x33dd 0x3bec 0x3617 0x3428 0x33ef 0x33e0 0x33dc 0x3c53 0x3662 0x342b 0x33ef 0x33e1 0x33dd 0x3d0b 0x36ec 0x3437 0x33f2 0x33e4 0x33df 0x3df9 0x37b2 0x3448 0x33f8 0x33e6 0x33e3 0x4115 0x38c2 0x3473 0x3400 0x33eb 0x33e7 0x4115 0x38c2 0x3473 0x3400 0x33eb 0x33e7 0x4115 0x38c2 0x3473 0x3400 0x33eb 0x33e7>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y4-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4658 0x4267 0x414e 0x4074 0x404c 0x4048 0x4698 0x42a9 0x414f 0x4071 0x404b 0x4046 0x46bf 0x42d5 0x414d 0x406d 0x4049 0x4044 0x46d3 0x42ef 0x414a 0x4069 0x4047 0x4043 0x46da 0x42fc 0x4145 0x4066 0x4045 0x4041 0x46db 0x4300 0x413f 0x4065 0x4045 0x4040 0x466d 0x42f1 0x4135 0x4066 0x4044 0x4040 0x45c7 0x42d8 0x412b 0x4066 0x4044 0x403f 0x45e8 0x42c9 0x4129 0x4068 0x4044 0x4040 0x473b 0x42bb 0x4128 0x406a 0x4046 0x4041 0x484c 0x42b5 0x4128 0x406c 0x4047 0x4042 0x48bb 0x42d7 0x412b 0x4070 0x4049 0x4043 0x490c 0x431c 0x4131 0x4075 0x404d 0x4044 0x48af 0x436c 0x4148 0x407d 0x4052 0x4045 0x46bb 0x43e8 0x4192 0x408a 0x4059 0x4049 0x4566 0x4426 0x41ce 0x409a 0x4061 0x404e 0x4536 0x43e3 0x41f3 0x40aa 0x4067 0x4054 0x4517 0x436b 0x420c 0x40be 0x4070 0x405b 0x44dd 0x4316 0x4209 0x40e5 0x4084 0x406a 0x447e 0x42d4 0x41f0 0x4123 0x40aa 0x4084 0x43ff 0x4292 0x41c9 0x4139 0x40b8 0x408e 0x4307 0x4243 0x416a 0x40f4 0x4097 0x4079 0x41fb 0x41f9 0x4104 0x409e 0x406c 0x405c 0x41a6 0x41cd 0x40df 0x407b 0x4059 0x404f 0x4182 0x41b2 0x40cb 0x4064 0x404d 0x4046 0x4173 0x4192 0x40c4 0x405e 0x4049 0x4044 0x4171 0x4157 0x40c2 0x405f 0x4049 0x4044 0x4171 0x4121 0x40c2 0x4060 0x4049 0x4044 0x4174 0x411d 0x40c3 0x4063 0x404b 0x4045 0x417b 0x412d 0x40c5 0x406a 0x404e 0x4047 0x4183 0x4139 0x40c5 0x4071 0x4053 0x404a 0x418f 0x4141 0x40ae 0x407a 0x4059 0x4050 0x419d 0x414d 0x4097 0x4080 0x4061 0x4056 0x41ad 0x415c 0x409a 0x4083 0x4068 0x405b 0x41bf 0x4171 0x40a8 0x4085 0x406f 0x405f 0x41ce 0x4181 0x40b8 0x4083 0x406f 0x405f 0x41da 0x418d 0x40cb 0x406d 0x405a 0x4051 0x41e5 0x4197 0x40d9 0x4059 0x4046 0x4043 0x41ed 0x419a 0x40d8 0x4056 0x4042 0x4043 0x41f3 0x4198 0x40d7 0x4054 0x4041 0x4044 0x41f5 0x4194 0x40d7 0x4055 0x4040 0x4044 0x41ec 0x4182 0x40e0 0x405a 0x4041 0x4043 0x41e1 0x4175 0x40ea 0x405f 0x4040 0x4040 0x41dc 0x4175 0x40f4 0x4061 0x403a 0x4033 0x41ef 0x4179 0x4105 0x4064 0x403c 0x4033 0x41fb 0x4195 0x410c 0x4072 0x4047 0x4045 0x422f 0x41bb 0x412a 0x407f 0x405b 0x4071 0x4276 0x41f1 0x415d 0x4099 0x4098 0x40b2 0x42b9 0x4250 0x41a2 0x40ce 0x40ad 0x4092 0x42c1 0x427c 0x41a0 0x40b3 0x405e 0x4053 0x4297 0x425f 0x41a1 0x40aa 0x405d 0x4055 0x4292 0x426e 0x41c2 0x40c8 0x4074 0x4068 0x42d1 0x42ba 0x4207 0x4109 0x40a9 0x40a0 0x4493 0x4351 0x42cc 0x41bc 0x417f 0x414e 0x4493 0x4351 0x42cc 0x41bc 0x417f 0x414e 0x4493 0x4351 0x42cc 0x41bc 0x417f 0x414e>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y5-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2dcf 0x2ea6 0x34c2 0x3f88 0x444d 0x35af 0x2bb3 0x2f95 0x360a 0x3fb0 0x4531 0x3c53 0x2ac4 0x3098 0x374a 0x3f1a 0x4617 0x4249 0x2ac2 0x3191 0x3867 0x3e11 0x46de 0x473e 0x2b6f 0x3261 0x3945 0x3cdc 0x4765 0x4adc 0x2c8b 0x32eb 0x39c8 0x3bc4 0x478b 0x4ccd 0x30b1 0x332c 0x3a07 0x3a3f 0x4749 0x4d1b 0x35fe 0x335e 0x3a10 0x38b6 0x46c1 0x4c61 0x3566 0x33f5 0x399a 0x383b 0x45cb 0x4aa2 0x2daf 0x3592 0x3854 0x3805 0x43d1 0x4729 0x28de 0x3686 0x3710 0x37f6 0x41d5 0x44e7 0x2ced 0x333a 0x3627 0x38aa 0x4016 0x44bc 0x33a3 0x2e59 0x3538 0x3982 0x3e49 0x44cb 0x363c 0x2e2f 0x33de 0x38a2 0x3c4b 0x438f 0x3618 0x31e6 0x31fd 0x357d 0x39f2 0x4097 0x357b 0x35b4 0x312d 0x33fd 0x3886 0x3de5 0x336f 0x38da 0x31cf 0x3416 0x37bf 0x3b27 0x312a 0x3b5b 0x3333 0x344e 0x373e 0x38ee 0x32dc 0x3b9a 0x364c 0x34fc 0x3748 0x38a8 0x384d 0x3ab3 0x3ca3 0x36f4 0x37ae 0x3927 0x3caf 0x3a21 0x3fd6 0x3983 0x386e 0x3a1c 0x3cd7 0x3a4b 0x403c 0x3e29 0x3b30 0x3dab 0x3ad5 0x3aa6 0x405e 0x420f 0x3f25 0x4203 0x3803 0x3b5d 0x4032 0x4223 0x4331 0x4443 0x302e 0x3d0b 0x3fd7 0x416a 0x479b 0x45ee 0x2c32 0x3e6a 0x3f8c 0x411b 0x4967 0x46bd 0x2c87 0x3c91 0x3ee4 0x40c5 0x4958 0x4704 0x2cf8 0x38b8 0x3e3e 0x4095 0x48b7 0x46f9 0x2d05 0x35a9 0x3e9c 0x415a 0x46ff 0x4685 0x2d1e 0x2f0d 0x3ffc 0x42ba 0x43bc 0x45c2 0x2d44 0x2c58 0x40b5 0x4323 0x4149 0x449d 0x2dc6 0x2cb5 0x3ffe 0x42a4 0x3f46 0x41ae 0x2e59 0x2d1e 0x3f20 0x4230 0x3e0b 0x3f37 0x2e84 0x2d75 0x3f46 0x4366 0x3ff7 0x3fc3 0x2ecc 0x2dd9 0x3fc7 0x4622 0x4519 0x4235 0x2f2b 0x2e2a 0x4027 0x46e8 0x4849 0x4567 0x3086 0x2e8b 0x406f 0x463e 0x4a2b 0x4b28 0x31fa 0x2f27 0x409c 0x4546 0x4b67 0x5113 0x322b 0x302e 0x403c 0x4411 0x4cd5 0x5545 0x320c 0x3218 0x3ef4 0x427c 0x4f28 0x58c3 0x31c4 0x331e 0x3d2f 0x410e 0x4fef 0x595f 0x3044 0x31c5 0x3a0e 0x3f2b 0x503d 0x57b1 0x2e6a 0x2fe8 0x3821 0x3ea2 0x5092 0x58b7 0x2d32 0x2ead 0x3748 0x3f17 0x521c 0x6103 0x2cdf 0x2eaf 0x36b6 0x3dc8 0x492e 0x50c2 0x2d8e 0x2e7f 0x3677 0x3e83 0x458d 0x4ed5 0x2d87 0x2f45 0x3572 0x3c42 0x42c6 0x44af 0x2e40 0x3090 0x35e9 0x3e8f 0x3fc4 0x3a9e 0x30bc 0x3294 0x374b 0x3c46 0x3a32 0x3902 0x31d0 0x335f 0x37f3 0x3f80 0x457f 0x4378 0x2f31 0x3311 0x37cd 0x41e5 0x44dd 0x44d9 0x2dd6 0x323a 0x3777 0x4143 0x4ade 0x45e1 0x2dfa 0x3117 0x3679 0x42f9 0x478d 0x47fd 0x2ec8 0x2fd4 0x3b77 0x423f 0x4578 0x43d7 0x2ec8 0x2fd4 0x3b77 0x423f 0x4578 0x43d7 0x2ec8 0x2fd4 0x3b77 0x423f 0x4578 0x43d7>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y6-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x1997 0x15e0 0x1464 0x137e 0x134f 0x1342 0x1986 0x15e5 0x1460 0x137c 0x134e 0x1343 0x196f 0x15e5 0x145b 0x137a 0x134e 0x1343 0x1958 0x15e1 0x1455 0x1378 0x134e 0x1343 0x1946 0x15da 0x144f 0x1377 0x134e 0x1344 0x193d 0x15d0 0x1449 0x1376 0x134e 0x1344 0x193c 0x15c2 0x1442 0x1375 0x134e 0x1344 0x193d 0x15b2 0x143b 0x1374 0x134e 0x1344 0x1932 0x15a9 0x1436 0x1375 0x134e 0x1344 0x1903 0x15a2 0x1431 0x1375 0x134e 0x1345 0x18e7 0x159f 0x142e 0x1376 0x134f 0x1345 0x1921 0x15a0 0x142d 0x1378 0x134f 0x1345 0x1975 0x15a3 0x142c 0x137b 0x1351 0x1346 0x1968 0x15ac 0x1431 0x137d 0x1352 0x1347 0x18da 0x15c9 0x1447 0x1381 0x1355 0x1348 0x1872 0x15d9 0x1456 0x1386 0x1357 0x134a 0x1857 0x15c8 0x145a 0x138b 0x135a 0x134b 0x1844 0x15a7 0x145c 0x1391 0x135c 0x134e 0x1841 0x158a 0x145b 0x139d 0x1362 0x1352 0x183d 0x156e 0x1453 0x13b0 0x136e 0x135b 0x1837 0x1553 0x1446 0x13b6 0x1372 0x135e 0x180c 0x1537 0x1427 0x139f 0x1366 0x1356 0x17d5 0x151f 0x1405 0x1382 0x1357 0x134b 0x17d0 0x1515 0x13f9 0x1376 0x1351 0x1346 0x17e7 0x1511 0x13f3 0x136e 0x134d 0x1343 0x1802 0x150b 0x13f1 0x136c 0x134c 0x1342 0x182a 0x14fd 0x13f1 0x136d 0x134c 0x1342 0x185d 0x14ef 0x13f2 0x136e 0x134c 0x1343 0x188d 0x14ef 0x13f4 0x136f 0x134c 0x1343 0x18bf 0x14fe 0x13f8 0x1372 0x134d 0x1344 0x18f2 0x1512 0x13f9 0x1375 0x134e 0x1345 0x1926 0x152a 0x13f5 0x1378 0x1350 0x1346 0x195b 0x1548 0x13f2 0x137a 0x1352 0x1348 0x1992 0x1566 0x13f5 0x137c 0x1355 0x134a 0x19cb 0x1588 0x1400 0x137d 0x1358 0x134b 0x1a09 0x15ab 0x140d 0x137d 0x1358 0x134b 0x1a4c 0x15cf 0x1419 0x1377 0x1352 0x1348 0x1a93 0x15f5 0x1426 0x1372 0x134c 0x1344 0x1adc 0x161e 0x142f 0x1372 0x134c 0x1344 0x1b26 0x164c 0x1438 0x1372 0x134c 0x1345 0x1b6e 0x167a 0x1442 0x1373 0x134c 0x1345 0x1bb1 0x16a7 0x1451 0x1376 0x134e 0x1346 0x1bf5 0x16da 0x1463 0x1379 0x134e 0x1345 0x1c43 0x171b 0x1478 0x137b 0x134b 0x1341 0x1ca2 0x1773 0x1498 0x137f 0x134d 0x1342 0x1c9e 0x179d 0x149f 0x1386 0x1352 0x1349 0x1ce3 0x17d8 0x14b8 0x138b 0x1358 0x1356 0x1d3b 0x181d 0x14dd 0x1396 0x136d 0x136a 0x1d99 0x1875 0x1509 0x13a8 0x1372 0x1360 0x1de8 0x18bb 0x1515 0x13a0 0x135a 0x134d 0x1e2f 0x18f8 0x1529 0x139f 0x135b 0x134f 0x1ec1 0x1975 0x155c 0x13ab 0x1365 0x1356 0x1f8e 0x1a2e 0x15a3 0x13c4 0x1376 0x136a 0x2295 0x1b2a 0x1631 0x1400 0x13b7 0x139f 0x2295 0x1b2a 0x1631 0x1400 0x13b7 0x139f 0x2295 0x1b2a 0x1631 0x1400 0x13b7 0x139f>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2dfa 0x2b9f 0x290c 0x27d8 0x278b 0x2e1a 0x2bb9 0x2953 0x2821 0x27ce 0x2e1e 0x2bc0 0x2955 0x2823 0x27cf 0x2e1d 0x2baf 0x294a 0x2823 0x27cf 0x2e10 0x2ba2 0x293d 0x281e 0x27cd 0x2e01 0x2b92 0x2931 0x2818 0x27c9 0x2df5 0x2b7b 0x2929 0x2813 0x27c6 0x2deb 0x2b6c 0x2922 0x280f 0x27c4 0x2ddf 0x2b67 0x291c 0x280b 0x27c2 0x2dd7 0x2b64 0x2918 0x280a 0x27c1 0x2dd2 0x2b64 0x2915 0x2809 0x27bf 0x2dce 0x2b64 0x2912 0x2808 0x27be 0x2dc9 0x2b64 0x2910 0x2808 0x27bd 0x2dc5 0x2b61 0x290f 0x2807 0x27bd 0x2dc2 0x2b5b 0x290e 0x2807 0x27bc 0x2db8 0x2b59 0x290c 0x2805 0x27bc 0x2dad 0x2b57 0x290b 0x2805 0x27bc 0x2dad 0x2b57 0x290a 0x2805 0x27bc 0x2db8 0x2b59 0x290a 0x2806 0x27be 0x2dc2 0x2b5d 0x290d 0x2808 0x27bf 0x2dce 0x2b62 0x2911 0x280c 0x27c1 0x2ddd 0x2b6a 0x2915 0x280e 0x27c3 0x2de0 0x2b72 0x291a 0x2810 0x27c5 0x2dd9 0x2b78 0x291f 0x2812 0x27c7 0x2dd4 0x2b7d 0x2924 0x2814 0x27c9 0x2dd5 0x2b7e 0x2929 0x2818 0x27cb 0x2dd9 0x2b7c 0x292e 0x281b 0x27ce 0x2ddc 0x2b7b 0x2934 0x2820 0x27d2 0x2ddf 0x2b7d 0x2939 0x2824 0x27d5 0x2de3 0x2b81 0x293e 0x2828 0x27d8 0x2de6 0x2b86 0x2944 0x282d 0x27db 0x2dea 0x2b92 0x294b 0x2830 0x27de 0x2dee 0x2b9d 0x2953 0x2834 0x27e1 0x2df9 0x2b9d 0x2958 0x2838 0x27e5 0x2e05 0x2b99 0x295d 0x283d 0x27e9 0x2e0d 0x2b97 0x2962 0x2842 0x27ed 0x2e14 0x2ba1 0x2968 0x2848 0x27f1 0x2e1b 0x2bae 0x296e 0x284d 0x27f5 0x2e21 0x2bb1 0x2974 0x2852 0x27f9 0x2e28 0x2bb2 0x297b 0x2856 0x27fc 0x2e2b 0x2bb4 0x2981 0x285a 0x27ff 0x2e2d 0x2bbf 0x2986 0x285f 0x2803 0x2e2f 0x2bc8 0x298c 0x2864 0x2806 0x2e32 0x2bc6 0x2992 0x2866 0x2808 0x2e2c 0x2bcf 0x2998 0x2868 0x2809 0x2e2c 0x2bd4 0x299f 0x286b 0x280a 0x2e36 0x2bd9 0x29a4 0x286c 0x280c 0x2e28 0x2be0 0x29a2 0x286e 0x280d 0x2e37 0x2bd8 0x29a6 0x2872 0x2811 0x2e50 0x2bd5 0x29af 0x2876 0x2815 0x2e39 0x2be1 0x29b1 0x287a 0x2819 0x2e48 0x2bf3 0x29b6 0x2880 0x281e 0x2e6d 0x2bf9 0x29c0 0x2886 0x2823 0x2e7a 0x2c18 0x29ce 0x288e 0x282a 0x2e7a 0x2c18 0x29ce 0x288e 0x282a 0x2e7a 0x2c18 0x29ce 0x288e 0x282a>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z2-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x26a6 0x261d 0x2732 0x277a 0x2869 0x26b9 0x26cc 0x271e 0x27b4 0x27f2 0x26d3 0x2713 0x2744 0x278c 0x27e6 0x26e9 0x2709 0x2755 0x275f 0x27dd 0x26e4 0x26f7 0x274f 0x2761 0x27dd 0x26cc 0x26f0 0x2742 0x2774 0x27e0 0x26b5 0x26ec 0x272c 0x2784 0x27e6 0x26a6 0x26ea 0x2704 0x278f 0x27f0 0x269a 0x26ed 0x26f3 0x2799 0x27ff 0x2697 0x26f3 0x26fb 0x27a2 0x2810 0x269f 0x26f7 0x2706 0x27ab 0x2826 0x26ab 0x26fa 0x270c 0x27b0 0x2835 0x26b4 0x26ff 0x2713 0x27b0 0x283e 0x26bb 0x277f 0x271a 0x27af 0x2843 0x26c3 0x2841 0x2721 0x27b4 0x283f 0x26d1 0x284f 0x2725 0x27bb 0x2838 0x26dd 0x27a8 0x2724 0x27ba 0x2836 0x26de 0x272c 0x271f 0x27b3 0x2836 0x26d8 0x2723 0x271d 0x27ae 0x2837 0x26d4 0x271d 0x2726 0x27c2 0x2843 0x26d4 0x271f 0x2737 0x27e4 0x285b 0x26d7 0x2741 0x2761 0x27e9 0x285e 0x26dc 0x275f 0x27ab 0x27dd 0x2839 0x26ea 0x275a 0x27c4 0x27c9 0x2806 0x26f5 0x274b 0x279d 0x278b 0x27c4 0x26f6 0x2744 0x276e 0x2742 0x2781 0x26f4 0x2744 0x2756 0x2739 0x2776 0x26f4 0x2745 0x2745 0x273e 0x2781 0x26f5 0x273e 0x2741 0x2746 0x278f 0x26f7 0x2731 0x274c 0x2750 0x279d 0x26f8 0x272d 0x275b 0x275d 0x27ae 0x26fa 0x2736 0x276b 0x2772 0x27c4 0x26fc 0x2744 0x277c 0x2791 0x27e0 0x26ff 0x2750 0x278f 0x27b3 0x2803 0x2704 0x275d 0x27a4 0x27de 0x2835 0x2708 0x2767 0x27b8 0x2804 0x2869 0x270d 0x276f 0x27c7 0x2817 0x288c 0x2713 0x2776 0x27d3 0x2824 0x28a9 0x271c 0x2782 0x27e0 0x282f 0x28b1 0x2727 0x2792 0x27f2 0x283a 0x28a3 0x2728 0x2799 0x27fd 0x2842 0x2896 0x271e 0x2788 0x27ec 0x2844 0x2895 0x2718 0x277a 0x27d0 0x2843 0x2890 0x2716 0x277a 0x27ca 0x283a 0x2879 0x274a 0x278c 0x27d7 0x283b 0x2859 0x274d 0x278c 0x27dc 0x2845 0x2878 0x2746 0x2781 0x27e6 0x283d 0x2877 0x2744 0x276d 0x27df 0x2870 0x2898 0x2737 0x2778 0x27f3 0x289d 0x28d4 0x26f4 0x27ab 0x27f4 0x281c 0x280e 0x2761 0x2791 0x27bb 0x27d1 0x27ea 0x2732 0x276f 0x2790 0x27b1 0x27bf 0x2709 0x273b 0x2777 0x2790 0x27a2 0x266c 0x2709 0x2749 0x2763 0x274f 0x266c 0x2709 0x2749 0x2763 0x274f 0x266c 0x2709 0x2749 0x2763 0x274f>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z3-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4c2c 0x4bf4 0x4baa 0x4b97 0x4b71 0x4caa 0x4c40 0x4bca 0x4b99 0x4b8c 0x4cdd 0x4c68 0x4be2 0x4ba2 0x4b94 0x4cfa 0x4c72 0x4beb 0x4ba9 0x4b99 0x4cfc 0x4c77 0x4be8 0x4ba9 0x4b99 0x4cf8 0x4c76 0x4be3 0x4ba7 0x4b97 0x4cf5 0x4c6e 0x4bdd 0x4ba4 0x4b94 0x4cf3 0x4c65 0x4bd6 0x4ba0 0x4b91 0x4cf1 0x4c5d 0x4bd1 0x4b9b 0x4b8d 0x4cec 0x4c55 0x4bce 0x4b99 0x4b8c 0x4ce0 0x4c4f 0x4bcc 0x4b98 0x4b8b 0x4cd1 0x4c49 0x4bc9 0x4b97 0x4b8a 0x4cc1 0x4c45 0x4bc5 0x4b97 0x4b89 0x4cb0 0x4c46 0x4bc3 0x4b97 0x4b88 0x4ca9 0x4c49 0x4bc2 0x4b96 0x4b87 0x4cb0 0x4c49 0x4bc2 0x4b95 0x4b83 0x4cb7 0x4c43 0x4bc2 0x4b94 0x4b81 0x4cb6 0x4c3d 0x4bc2 0x4b93 0x4b7f 0x4cac 0x4c36 0x4bc2 0x4b91 0x4b7d 0x4ca5 0x4c2e 0x4bbe 0x4b8d 0x4b7b 0x4ca2 0x4c2d 0x4bb9 0x4b87 0x4b78 0x4ca0 0x4c3b 0x4bbd 0x4b89 0x4b7a 0x4ca2 0x4c47 0x4bca 0x4b9b 0x4b8b 0x4cb0 0x4c40 0x4bd7 0x4ba9 0x4b9a 0x4cbb 0x4c2f 0x4be4 0x4bb0 0x4b9d 0x4cb6 0x4c2b 0x4bed 0x4bb4 0x4b9f 0x4caa 0x4c3f 0x4bed 0x4bb4 0x4b9f 0x4ca3 0x4c53 0x4bea 0x4bad 0x4b9c 0x4ca2 0x4c53 0x4be6 0x4ba8 0x4b99 0x4ca2 0x4c4f 0x4be1 0x4ba6 0x4b96 0x4ca3 0x4c4a 0x4bda 0x4ba4 0x4b93 0x4ca5 0x4c44 0x4bd5 0x4ba2 0x4b8f 0x4ca6 0x4c3d 0x4bd1 0x4b9e 0x4b8c 0x4ca5 0x4c38 0x4bcd 0x4b9a 0x4b88 0x4ca2 0x4c34 0x4bc9 0x4b95 0x4b83 0x4c9f 0x4c31 0x4bc6 0x4b92 0x4b80 0x4c9b 0x4c2f 0x4bc5 0x4b92 0x4b82 0x4c97 0x4c2c 0x4bc4 0x4b93 0x4b88 0x4c93 0x4c29 0x4bc3 0x4b94 0x4b8b 0x4c8d 0x4c26 0x4bc1 0x4b96 0x4b8b 0x4c89 0x4c22 0x4bbe 0x4b97 0x4b8b 0x4c88 0x4c1f 0x4bba 0x4b98 0x4b8b 0x4c84 0x4c1b 0x4bb7 0x4b99 0x4b8b 0x4c7b 0x4c19 0x4bb9 0x4b9a 0x4b8d 0x4c57 0x4c0a 0x4bb6 0x4b96 0x4b8d 0x4c49 0x4bfa 0x4ba8 0x4b89 0x4b79 0x4c45 0x4bf8 0x4ba5 0x4b83 0x4b76 0x4c43 0x4bee 0x4ba3 0x4b7c 0x4b70 0x4c21 0x4bea 0x4b9f 0x4b78 0x4b70 0x4bc9 0x4bee 0x4ba3 0x4b8e 0x4b82 0x4c3a 0x4bf2 0x4bb0 0x4b91 0x4b83 0x4c34 0x4bf4 0x4bb2 0x4b91 0x4b84 0x4c32 0x4bf7 0x4bb5 0x4b92 0x4b86 0x4c17 0x4bfb 0x4bb3 0x4b99 0x4b8e 0x4c17 0x4bfb 0x4bb3 0x4b99 0x4b8e 0x4c17 0x4bfb 0x4bb3 0x4b99 0x4b8e>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z4-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x3de7 0x3c2e 0x3a96 0x39c0 0x39d8 0x3e4d 0x3bfb 0x3ac4 0x3a1e 0x39e9 0x3db2 0x3bb0 0x3a6f 0x39f6 0x39ce 0x3ca4 0x3b38 0x3a20 0x39be 0x3999 0x3be7 0x3ab0 0x39e5 0x39a3 0x3985 0x3b5f 0x3a54 0x39b8 0x398f 0x397d 0x3af4 0x3a0e 0x39a8 0x3984 0x3978 0x3a9f 0x39e2 0x39a0 0x397f 0x3974 0x3a5a 0x39cb 0x3999 0x397b 0x3970 0x3a2c 0x39bd 0x3990 0x3976 0x396c 0x3a0d 0x39b6 0x3988 0x3970 0x3968 0x39f7 0x39b3 0x3982 0x396b 0x3963 0x39e7 0x39b0 0x397c 0x3965 0x395f 0x39d9 0x399a 0x397a 0x3960 0x395a 0x39d5 0x397d 0x397a 0x395b 0x3955 0x39f5 0x397d 0x397a 0x3957 0x3950 0x3a1d 0x39ab 0x3979 0x3954 0x394d 0x3a1d 0x39ce 0x3973 0x3950 0x394a 0x39fd 0x39be 0x396c 0x394d 0x3947 0x39e3 0x399c 0x3963 0x394b 0x3944 0x39d9 0x399c 0x395c 0x3949 0x3941 0x39d2 0x3a01 0x397d 0x3954 0x3946 0x39e1 0x3a5c 0x39da 0x3990 0x3979 0x3a4e 0x3a5d 0x39fc 0x39b5 0x39a0 0x3aaa 0x3a54 0x39da 0x39a3 0x3992 0x3aa3 0x3a44 0x39b1 0x3985 0x3977 0x3a83 0x3a16 0x399f 0x3978 0x396b 0x3a65 0x39ea 0x3993 0x3972 0x3965 0x3a4a 0x39db 0x398d 0x396d 0x3960 0x3a32 0x39d3 0x398a 0x3968 0x395c 0x3a21 0x39d0 0x3988 0x3965 0x3959 0x3a13 0x39d0 0x3988 0x3963 0x3956 0x3a0b 0x39d0 0x3987 0x3961 0x3953 0x3a07 0x39d0 0x3988 0x3961 0x3952 0x3a05 0x39d1 0x398a 0x3961 0x3951 0x3a02 0x39d1 0x398c 0x3962 0x3950 0x39fd 0x39d0 0x398d 0x3966 0x3954 0x39fb 0x39cf 0x398e 0x396d 0x395f 0x39fe 0x39d0 0x398f 0x396f 0x3964 0x3a03 0x39d5 0x3990 0x396d 0x3963 0x3a04 0x39d7 0x3991 0x396b 0x3963 0x39fb 0x39cf 0x398d 0x3968 0x3963 0x39ef 0x39c2 0x3984 0x3964 0x3962 0x39e3 0x39b8 0x397f 0x3962 0x3962 0x39af 0x3994 0x396f 0x3956 0x3954 0x3994 0x3976 0x3958 0x393d 0x3935 0x398b 0x396f 0x394c 0x3937 0x392d 0x3985 0x3968 0x3940 0x392d 0x3923 0x3995 0x3964 0x393b 0x3928 0x391e 0x39f0 0x396b 0x3946 0x3931 0x3931 0x3993 0x3973 0x3945 0x3935 0x3936 0x399c 0x3971 0x3945 0x3938 0x3938 0x39a0 0x3970 0x3945 0x393a 0x3939 0x39c5 0x396b 0x3949 0x3937 0x3935 0x39c5 0x396b 0x3949 0x3937 0x3935 0x39c5 0x396b 0x3949 0x3937 0x3935>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z5-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2e10 0x2ff7 0x34df 0x3c36 0x377c 0x32c9 0x35f0 0x3b83 0x3fff 0x4408 0x3611 0x3afc 0x4048 0x4355 0x4a85 0x38b2 0x3ee8 0x447d 0x478b 0x5025 0x3b09 0x4284 0x4942 0x4b2c 0x52fd 0x3d49 0x4705 0x4cc2 0x4eb2 0x54ef 0x3ff7 0x4c89 0x4ce3 0x4fbc 0x559b 0x43c9 0x5110 0x4c13 0x4e60 0x5428 0x488a 0x5467 0x4bb9 0x4d0e 0x524d 0x4d02 0x5728 0x4d7d 0x4d79 0x527f 0x51ba 0x5860 0x4f90 0x4f03 0x5458 0x5496 0x5879 0x4f8e 0x50e0 0x5677 0x53f6 0x5908 0x4ede 0x53a1 0x5923 0x5251 0x5f48 0x4e9f 0x5671 0x5bb6 0x5219 0x688c 0x5068 0x58e5 0x5cd7 0x581b 0x693d 0x5266 0x5b5a 0x5cad 0x5f1d 0x5f87 0x52de 0x5cf9 0x5c67 0x5e98 0x5814 0x53bf 0x5ef9 0x5d46 0x5974 0x5945 0x5544 0x6017 0x5e93 0x5696 0x5d7a 0x5ad2 0x5f9a 0x5fe9 0x5a1b 0x64d5 0x6003 0x5e41 0x6180 0x6282 0x79a8 0x5e61 0x5b4b 0x6107 0x6c55 0x8a09 0x589a 0x5490 0x5a47 0x7b8c 0x7af6 0x54d4 0x50c2 0x54c9 0x8529 0x56e2 0x52be 0x51cd 0x53f5 0x7c79 0x4aaa 0x518f 0x5393 0x53a0 0x67a8 0x5194 0x542d 0x548b 0x5472 0x5db1 0x5af0 0x5bcf 0x5573 0x5876 0x5bcf 0x61e7 0x6186 0x56ef 0x5cea 0x5b44 0x6868 0x6507 0x5c11 0x6059 0x5d42 0x6c77 0x6803 0x62e4 0x63c1 0x62fb 0x6ef4 0x6ae6 0x67b5 0x67c5 0x67d4 0x708c 0x6d93 0x6bff 0x6c87 0x6aa3 0x7118 0x6fdd 0x6ed1 0x6f16 0x6cd3 0x7155 0x723c 0x70fa 0x6fbd 0x6ddf 0x7134 0x739c 0x7255 0x704d 0x6dd9 0x6fd8 0x72aa 0x7100 0x7150 0x6d83 0x6da7 0x6fc5 0x6d42 0x72d5 0x6d80 0x6b58 0x6c18 0x6bed 0x748e 0x6d78 0x686b 0x6622 0x6c1d 0x7831 0x6cf1 0x6550 0x6032 0x6c83 0x7b79 0x6b2c 0x6166 0x5b49 0x6f12 0x7c39 0x6931 0x5f44 0x57e3 0x72b8 0x7c8f 0x6735 0x5f82 0x5850 0x7108 0x7cc1 0x6d54 0x643f 0x5944 0x66fd 0x79d1 0x6b26 0x636d 0x55d4 0x5862 0x526b 0x67ba 0x6402 0x5750 0x5848 0x56c3 0x68b6 0x5d6a 0x5f29 0x58f7 0x5f82 0x5bb6 0x5c59 0x60a0 0x5abb 0x7108 0x4a02 0x5d61 0x56d4 0x712b 0x7414 0x5c09 0x54cb 0x5db6 0x6b3b 0x66df 0x4f6d 0x53e2 0x5c31 0x623e 0x602b 0x4a17 0x5204 0x5c36 0x5b47 0x59d5 0x419c 0x5270 0x5495 0x5faf 0x5ca4 0x419c 0x5270 0x5495 0x5faf 0x5ca4 0x419c 0x5270 0x5495 0x5faf 0x5ca4>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z6-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x3da0 0x3ae9 0x38ee 0x3843 0x382a 0x3dce 0x3ada 0x3913 0x3879 0x384c 0x3d70 0x3ac2 0x38fb 0x386c 0x3844 0x3cc9 0x3a89 0x38e0 0x3859 0x3832 0x3c4a 0x3a35 0x38c3 0x384c 0x3828 0x3be4 0x39f8 0x38a8 0x3842 0x3823 0x3b92 0x39c6 0x389b 0x383a 0x381f 0x3b50 0x39a3 0x3892 0x3835 0x381a 0x3b1a 0x3990 0x388b 0x3830 0x3817 0x3af0 0x3983 0x3885 0x382c 0x3814 0x3ad1 0x397b 0x3880 0x3829 0x3811 0x3ab9 0x3976 0x387b 0x3826 0x380e 0x3aa6 0x3970 0x3876 0x3823 0x380c 0x3a95 0x3965 0x3873 0x3820 0x3809 0x3a8f 0x3958 0x3872 0x381e 0x3806 0x3a9a 0x3957 0x3871 0x381b 0x3802 0x3aa9 0x3963 0x3870 0x3819 0x37ff 0x3aa8 0x396d 0x386e 0x3817 0x37fd 0x3a97 0x3965 0x386b 0x3815 0x37fb 0x3a8b 0x3954 0x3866 0x3812 0x37f8 0x3a89 0x3954 0x3861 0x380e 0x37f6 0x3a89 0x3989 0x3873 0x3815 0x37f9 0x3a94 0x39b9 0x38a4 0x383a 0x381a 0x3ace 0x39b7 0x38b7 0x3851 0x3833 0x3afd 0x39af 0x38b0 0x384c 0x382f 0x3af9 0x39a7 0x38a7 0x3844 0x3826 0x3ae8 0x39a0 0x38a1 0x383e 0x3820 0x3adb 0x399a 0x389c 0x3839 0x381d 0x3ad1 0x3996 0x3898 0x3835 0x381a 0x3aca 0x3993 0x3894 0x3832 0x3816 0x3ac7 0x3991 0x3892 0x3830 0x3814 0x3ac5 0x398f 0x3890 0x382e 0x3811 0x3ac5 0x398e 0x388e 0x382b 0x380e 0x3ac6 0x398e 0x388e 0x382a 0x380b 0x3ac7 0x398f 0x388e 0x3828 0x3809 0x3ac9 0x3990 0x388f 0x3827 0x3807 0x3aca 0x3992 0x3890 0x3829 0x3809 0x3acc 0x3994 0x3891 0x382d 0x3812 0x3acf 0x3997 0x3892 0x3830 0x3816 0x3ad5 0x399b 0x3894 0x3830 0x3816 0x3ad9 0x399d 0x3895 0x3831 0x3817 0x3ada 0x399b 0x3892 0x3831 0x3817 0x3adb 0x399a 0x388e 0x3831 0x3818 0x3adb 0x3999 0x388e 0x3831 0x3819 0x3ac7 0x398c 0x3889 0x382a 0x3814 0x3abb 0x397c 0x3879 0x381a 0x37fd 0x3ab6 0x3978 0x3873 0x3814 0x37f7 0x3ab3 0x3972 0x386d 0x380c 0x37f0 0x3aac 0x3970 0x386a 0x3808 0x37ee 0x3aaf 0x397a 0x3872 0x3818 0x3800 0x3ac6 0x3984 0x387b 0x381e 0x3805 0x3acf 0x398a 0x387e 0x3820 0x3808 0x3adc 0x3993 0x3883 0x3823 0x380b 0x3af0 0x399f 0x3888 0x3828 0x380f 0x3af0 0x399f 0x3888 0x3828 0x380f 0x3af0 0x399f 0x3888 0x3828 0x380f>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};
			};

			qcom,alium_860_89032_0000_3600mAh {
				qcom,batt-id-kohm = <0x6b>;
				qcom,battery-beta = <0x109a>;
				qcom,battery-therm-kohm = <0x64>;
				qcom,battery-type = "Alium_860_89032_0000_3600mAh_Jun15th2018";
				qcom,fastchg-current-ma = <0x1518>;
				qcom,fg-cc-cv-threshold-uv = <0x423920>;
				qcom,jeita-fcc-ranges = <0x0 0x32 0x2625a0 0x33 0x190 0x5265c0 0x191 0x1c2 0x2625a0>;
				qcom,jeita-fv-ranges = <0x0 0x32 0x40d990 0x33 0x190 0x426030 0x191 0x1c2 0x40d990>;
				qcom,jeita-hard-thresholds = <0x58cd 0x20b8>;
				qcom,jeita-soft-fcc-ua = <0x2625a0 0x2625a0>;
				qcom,jeita-soft-fv-uv = <0x40d990 0x40d990>;
				qcom,jeita-soft-hys-thresholds = <0x4f5e 0x2943>;
				qcom,jeita-soft-thresholds = <0x5314 0x25e3>;
				qcom,max-voltage-uv = <0x426030>;
				qcom,ocv-based-step-chg;
				qcom,qg-batt-profile-ver = <0x64>;
				qcom,step-chg-ranges = <0x36ee80 0x39fbc0 0x5265c0 0x39fbc1 0x419ce0 0x36ee80 0x419ce1 0x426030 0x2625a0>;

				qcom,fcc1-temp-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xd62 0xdbf 0xdfd 0xe1d 0xe2e>;
				};

				qcom,fcc2-temp-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xdda 0xdf8 0xe02 0xe04 0xdff 0xdff>;
				};

				qcom,pc-temp-v1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xa846 0xa903 0xa965 0xa982 0xa987 0xa757 0xa82c 0xa88b 0xa8b2 0xa8bc 0xa671 0xa747 0xa7a8 0xa7d4 0xa7e5 0xa598 0xa65f 0xa6c5 0xa6f2 0xa707 0xa4ca 0xa582 0xa5e5 0xa611 0xa627 0xa3ff 0xa4af 0xa508 0xa531 0xa546 0xa330 0xa3e1 0xa430 0xa452 0xa465 0xa25d 0xa311 0xa35c 0xa377 0xa387 0xa1a0 0xa23e 0xa287 0xa29e 0xa2ad 0xa10a 0xa17a 0xa1b1 0xa1c4 0xa1d2 0xa07e 0xa0e5 0xa0f6 0xa0f5 0xa0fc 0x9fa9 0xa061 0xa067 0xa048 0xa036 0x9e4b 0x9f9a 0x9fd6 0x9fae 0x9f81 0x9cdb 0x9e3d 0x9ee8 0x9ee6 0x9ebf 0x9bed 0x9cd1 0x9d85 0x9dc6 0x9dd7 0x9b4d 0x9bf5 0x9c67 0x9cb4 0x9cf4 0x9ad6 0x9b65 0x9bd6 0x9c18 0x9c4a 0x9a75 0x9af5 0x9b63 0x9baa 0x9bc5 0x9a1f 0x9a9b 0x9ade 0x9b13 0x9b23 0x99c4 0x9a41 0x9a3f 0x9a2d 0x9a41 0x9962 0x99c6 0x998a 0x9943 0x9959 0x98fd 0x992a 0x98b8 0x9892 0x98a0 0x9894 0x9882 0x97f4 0x9800 0x9807 0x982b 0x97c6 0x976f 0x9780 0x9781 0x97cb 0x9713 0x970f 0x970c 0x970c 0x9775 0x9697 0x96b5 0x96a2 0x96a2 0x9724 0x963e 0x965a 0x9642 0x963e 0x96db 0x95fa 0x9603 0x95e9 0x95e1 0x9698 0x95c7 0x95b7 0x9598 0x958b 0x965b 0x959d 0x9571 0x954e 0x953b 0x9627 0x9575 0x9533 0x950c 0x94f4 0x95f8 0x9550 0x94fe 0x94d1 0x94b3 0x95cc 0x952e 0x94cf 0x949b 0x947a 0x95a2 0x9511 0x94a4 0x9465 0x9440 0x9579 0x94f7 0x947f 0x9432 0x9407 0x954f 0x94d6 0x9458 0x93fe 0x93cc 0x9525 0x94b2 0x942f 0x93c6 0x938b 0x94f0 0x9484 0x9402 0x938b 0x9345 0x94a6 0x943e 0x93bf 0x9343 0x92f7 0x944c 0x93da 0x935f 0x92ed 0x92a2 0x93e6 0x936c 0x92f1 0x9288 0x923f 0x936b 0x92f1 0x9276 0x920e 0x91c6 0x92e1 0x926f 0x91f1 0x9188 0x9141 0x9248 0x91ea 0x9165 0x90ff 0x90bc 0x91cf 0x9176 0x9100 0x909b 0x905b 0x9179 0x9129 0x90c1 0x9060 0x9022 0x9159 0x910e 0x90ab 0x904f 0x9011 0x913e 0x90f9 0x909a 0x903f 0x9001 0x911a 0x90de 0x907f 0x9020 0x8fdd 0x90ac 0x9070 0x8ff7 0x8f74 0x8f1a 0x8f68 0x8f1c 0x8e9e 0x8e14 0x8db6 0x8d9d 0x8d55 0x8cd8 0x8c4c 0x8beb 0x8b59 0x8b10 0x8a94 0x8a02 0x899f 0x8849 0x87fb 0x877d 0x86e5 0x867d 0x836c 0x8325 0x82aa 0x8209 0x8197 0x7530 0x7530 0x7530 0x7530 0x7530>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-v2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0xa98d 0xa97e 0xa974 0xa960 0xa92e 0xa910 0xa7fb 0xa83a 0xa854 0xa856 0xa82f 0xa819 0xa6a3 0xa712 0xa747 0xa757 0xa738 0xa728 0xa594 0xa609 0xa64d 0xa665 0xa64a 0xa63c 0xa4c7 0xa51d 0xa566 0xa581 0xa565 0xa558 0xa3f4 0xa43e 0xa489 0xa4a2 0xa484 0xa478 0xa2af 0xa364 0xa3b3 0xa3c8 0xa3a5 0xa397 0xa162 0xa292 0xa2e4 0xa2f3 0xa2ca 0xa2b9 0xa11a 0xa1c1 0xa210 0xa21b 0xa1ef 0xa1de 0xa14f 0xa0ea 0xa131 0xa139 0xa110 0xa103 0xa17a 0xa03c 0xa071 0xa077 0xa047 0xa035 0xa046 0x9fd6 0x9ff5 0x9ff5 0x9fb3 0x9f87 0x9d6d 0x9f7f 0x9f85 0x9f81 0x9f2b 0x9ee2 0x9b88 0x9eab 0x9ea9 0x9ead 0x9e5e 0x9e1a 0x9a81 0x9c78 0x9cde 0x9d1e 0x9d16 0x9d22 0x99b8 0x9a96 0x9b46 0x9bd5 0x9bfe 0x9c3f 0x9913 0x99e8 0x9a78 0x9b4d 0x9b70 0x9b9c 0x9887 0x9977 0x99df 0x9aeb 0x9b04 0x9b0e 0x97f7 0x98f2 0x9948 0x9a53 0x9a64 0x9a58 0x975c 0x9856 0x98b5 0x9965 0x9971 0x9967 0x96c8 0x97b8 0x9827 0x987f 0x9885 0x9883 0x9649 0x9720 0x9799 0x97d3 0x97d8 0x97d6 0x95d8 0x968d 0x9711 0x9743 0x9748 0x9745 0x957d 0x9608 0x9697 0x96c6 0x96cb 0x96c8 0x9533 0x9591 0x9629 0x9658 0x965c 0x9658 0x94f4 0x952a 0x95c3 0x95f3 0x95f6 0x95f1 0x94bc 0x94d6 0x9565 0x9595 0x9598 0x9592 0x948a 0x9491 0x950e 0x953e 0x9540 0x9538 0x9458 0x9459 0x94bd 0x94f0 0x94ef 0x94e6 0x9429 0x942b 0x9471 0x94aa 0x94a5 0x949b 0x93fa 0x9403 0x942c 0x9467 0x9461 0x9456 0x93cb 0x93dc 0x93ed 0x9426 0x9422 0x9418 0x939a 0x93b7 0x93b6 0x93e7 0x93e7 0x93dd 0x9366 0x9390 0x9384 0x93a6 0x93a1 0x9392 0x9330 0x9367 0x935a 0x9364 0x9348 0x932b 0x92f5 0x933c 0x9330 0x9322 0x92ea 0x92bd 0x92b6 0x9309 0x9301 0x92e2 0x9296 0x925d 0x9274 0x92ce 0x92cf 0x92a2 0x9248 0x9208 0x922d 0x9289 0x9294 0x925e 0x91fe 0x91bc 0x91e4 0x9235 0x924a 0x9214 0x91b6 0x9173 0x919a 0x91d4 0x91f2 0x91c0 0x9166 0x9124 0x9151 0x916d 0x918d 0x9158 0x9101 0x90c0 0x910a 0x9104 0x9119 0x90da 0x9085 0x9045 0x90be 0x90a5 0x90a4 0x9064 0x9011 0x8fd4 0x9066 0x9055 0x9058 0x9026 0x8fde 0x8fa3 0x8ff1 0x9009 0x9027 0x900b 0x8fc1 0x8f87 0x8fa0 0x8fd7 0x9010 0x8ff6 0x8fb0 0x8f76 0x8f3a 0x8f9b 0x8ff2 0x8fd7 0x8f94 0x8f5b 0x8e9d 0x8f3c 0x8fa7 0x8f84 0x8f3f 0x8efc 0x8dbc 0x8e73 0x8ecd 0x8e86 0x8e46 0x8df2 0x8c72 0x8d0b 0x8d41 0x8ce7 0x8ca5 0x8c4f 0x8a95 0x8b0d 0x8b2a 0x8ad3 0x8a9a 0x8a45 0x87f8 0x8865 0x887d 0x881c 0x87ec 0x879d 0x841a 0x8496 0x84d3 0x8488 0x847e 0x8426 0x7eca 0x7f24 0x801b 0x8028 0x7f97 0x7ef0 0x6fcb 0x6e6e 0x6d71 0x6d74 0x6d50 0x6d1a>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y1-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x1dae 0x1a6c 0x17b7 0x1540 0x1467 0x143b 0x1db4 0x1a6f 0x17c3 0x153f 0x1466 0x143d 0x1dc0 0x1a74 0x17ca 0x153e 0x1466 0x143e 0x1dcd 0x1a7a 0x17ce 0x153c 0x1466 0x1440 0x1dd8 0x1a7e 0x17d0 0x153b 0x1467 0x1441 0x1ddd 0x1a80 0x17d0 0x153a 0x1467 0x1443 0x1ddc 0x1a80 0x17cc 0x153a 0x1468 0x1443 0x1dda 0x1a80 0x17c6 0x153a 0x146a 0x1444 0x1dd3 0x1a7d 0x17c5 0x153b 0x146c 0x1445 0x1dbc 0x1a76 0x17c8 0x153c 0x146d 0x1446 0x1daa 0x1a70 0x17ca 0x153d 0x146f 0x1448 0x1db3 0x1a6e 0x17c6 0x153d 0x1470 0x1449 0x1dc8 0x1a6f 0x17c0 0x153d 0x1472 0x144b 0x1ddc 0x1a74 0x17c1 0x153e 0x1474 0x144d 0x1df4 0x1a85 0x17d0 0x1545 0x1479 0x1452 0x1e03 0x1a97 0x17db 0x154d 0x147c 0x1454 0x1dfa 0x1aa4 0x17df 0x154f 0x147c 0x1455 0x1de7 0x1aaf 0x17e3 0x1552 0x147d 0x1455 0x1dd8 0x1ab0 0x17e4 0x1554 0x147e 0x1456 0x1dca 0x1aa1 0x17e2 0x1555 0x1480 0x1459 0x1dc3 0x1a95 0x17e2 0x1558 0x1483 0x145c 0x1dd6 0x1a97 0x17ed 0x155c 0x1487 0x1460 0x1df9 0x1a9f 0x17fb 0x1560 0x148b 0x1463 0x1e01 0x1aa5 0x17fd 0x1565 0x148e 0x1467 0x1e00 0x1aa8 0x17f8 0x1569 0x1491 0x146a 0x1e04 0x1aac 0x17f7 0x156d 0x1493 0x146e 0x1e09 0x1ab8 0x1800 0x1571 0x1496 0x1472 0x1e0c 0x1acc 0x180b 0x1576 0x149a 0x1475 0x1e0a 0x1ad7 0x180e 0x157b 0x149d 0x1478 0x1df8 0x1adc 0x1812 0x1581 0x14a0 0x147a 0x1de0 0x1ade 0x1817 0x1586 0x14a3 0x147d 0x1dd9 0x1adb 0x181b 0x158b 0x14a7 0x1480 0x1ddb 0x1ad7 0x181f 0x1590 0x14aa 0x1484 0x1ddd 0x1ad7 0x1820 0x1593 0x14ad 0x1487 0x1de1 0x1ad5 0x1821 0x1596 0x14b0 0x1489 0x1de8 0x1ad3 0x1823 0x1599 0x14b2 0x148b 0x1df7 0x1adf 0x1827 0x159b 0x14b4 0x148c 0x1e0a 0x1aef 0x182c 0x159d 0x14b5 0x148d 0x1e0d 0x1aef 0x1831 0x159e 0x14b5 0x148e 0x1dff 0x1ae3 0x1835 0x159f 0x14b6 0x148e 0x1df5 0x1adf 0x183a 0x15a1 0x14b7 0x148f 0x1df6 0x1ae5 0x1841 0x15a5 0x14b9 0x1491 0x1df6 0x1aeb 0x184c 0x15a8 0x14ba 0x1492 0x1df6 0x1af2 0x1849 0x15aa 0x14bb 0x1493 0x1dfa 0x1af8 0x1850 0x15af 0x14be 0x1495 0x1e04 0x1b0b 0x1850 0x15b1 0x14be 0x1496 0x1e09 0x1b08 0x1859 0x15b4 0x14be 0x1496 0x1e26 0x1b0e 0x1863 0x15b4 0x14be 0x1496 0x1e37 0x1b0b 0x186b 0x15b6 0x14bf 0x1496 0x1e2c 0x1b1e 0x1867 0x15b9 0x14c2 0x1498 0x1e29 0x1b3f 0x1879 0x15c2 0x14c5 0x149b 0x1e38 0x1b5b 0x1895 0x15d1 0x14cc 0x14a0 0x1e61 0x1b5f 0x18a8 0x15e4 0x14d3 0x14a6 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x25d6 0x28a1 0x29b8 0x2b2a 0x2b60 0x2c89 0x2638 0x287f 0x299b 0x2b15 0x2b62 0x2c51 0x2674 0x286a 0x297a 0x2afb 0x2b61 0x2bfc 0x2693 0x285f 0x2959 0x2ade 0x2b5e 0x2ba2 0x269f 0x285b 0x293d 0x2abd 0x2b58 0x2b5a 0x26a2 0x285a 0x292b 0x2a9a 0x2b51 0x2b3c 0x266c 0x2867 0x2922 0x2a6d 0x2b48 0x2b43 0x260b 0x287d 0x291b 0x2a3f 0x2b3b 0x2b4e 0x25f2 0x2878 0x2916 0x2a29 0x2b28 0x2b4d 0x25fe 0x283e 0x2912 0x2a1c 0x2b09 0x2b3a 0x2615 0x2814 0x2910 0x2a13 0x2ae5 0x2b24 0x2698 0x2862 0x291a 0x2a04 0x2ab6 0x2afb 0x2784 0x28ea 0x2933 0x29f0 0x2a85 0x2ac3 0x27ba 0x2909 0x295a 0x29f2 0x2a7a 0x2abc 0x26d8 0x28f6 0x29a8 0x2a1d 0x2a90 0x2af0 0x2601 0x28e9 0x29e0 0x2a53 0x2ab0 0x2b19 0x25e5 0x28ff 0x29fa 0x2a91 0x2aec 0x2b1b 0x25de 0x2924 0x2a0e 0x2ad0 0x2b33 0x2b18 0x25d8 0x292d 0x2a1d 0x2aef 0x2b47 0x2b23 0x25d2 0x292c 0x2a2b 0x2afc 0x2b48 0x2b59 0x25cd 0x2929 0x2a36 0x2b0a 0x2b4a 0x2b9b 0x25ca 0x28f3 0x2a3f 0x2b29 0x2b78 0x2bd9 0x25c8 0x2849 0x2a48 0x2b54 0x2bc0 0x2c13 0x25c6 0x27d1 0x2a4b 0x2b74 0x2be2 0x2c3d 0x25c3 0x275f 0x2a50 0x2b8f 0x2bf6 0x2c5c 0x25c0 0x271c 0x2a54 0x2ba1 0x2c07 0x2c71 0x25bf 0x270e 0x2a52 0x2bac 0x2c19 0x2c83 0x25be 0x2700 0x2a4a 0x2bb0 0x2c2d 0x2c96 0x25bd 0x26ed 0x2a46 0x2ba7 0x2c35 0x2cb5 0x25bc 0x26d4 0x2a44 0x2b8e 0x2c41 0x2cec 0x25bb 0x26b9 0x2a3f 0x2b80 0x2c4d 0x2d11 0x25bb 0x26a1 0x29e9 0x2b83 0x2c40 0x2d02 0x25ba 0x268b 0x294e 0x2b8f 0x2c2f 0x2cda 0x25b9 0x2672 0x290b 0x2b9c 0x2c33 0x2cca 0x25b8 0x2655 0x28fa 0x2b99 0x2c39 0x2cd1 0x25b8 0x263a 0x28ee 0x2b84 0x2c35 0x2cd6 0x25b7 0x2622 0x28e6 0x2b68 0x2c34 0x2cdc 0x25b7 0x2604 0x290b 0x2b59 0x2c39 0x2ce8 0x25b6 0x25ec 0x293c 0x2b5f 0x2c3b 0x2ce7 0x25b6 0x25de 0x291d 0x2b60 0x2c36 0x2cd1 0x25b6 0x25d4 0x28ba 0x2b5f 0x2c32 0x2cc5 0x25b6 0x25cb 0x289c 0x2b62 0x2c34 0x2ccc 0x25b6 0x25c4 0x28a6 0x2b5d 0x2c32 0x2ccf 0x25b5 0x25be 0x281b 0x2b46 0x2c13 0x2cc8 0x25b5 0x25bb 0x27d7 0x2b34 0x2c13 0x2cb0 0x25b5 0x25bb 0x27c4 0x2b11 0x2c20 0x2c82 0x25b5 0x25ba 0x2810 0x2b0d 0x2c0a 0x2c51 0x25b5 0x25b9 0x2851 0x2b23 0x2be8 0x2c48 0x25b5 0x25b8 0x2853 0x2b28 0x2bef 0x2c50 0x25b4 0x25b8 0x2837 0x2ae6 0x2c1e 0x2c3a 0x25b4 0x25b6 0x2800 0x2acc 0x2bf7 0x2bfd 0x25b4 0x25b5 0x27bc 0x2aa1 0x2b7e 0x2ba7 0x25b4 0x25b4 0x2786 0x2a49 0x2b0f 0x2b35 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y3-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x347a 0x3456 0x3421 0x33e5 0x33e0 0x33d8 0x356b 0x345f 0x341a 0x33e4 0x33e0 0x33da 0x35ff 0x346c 0x3416 0x33e3 0x33e0 0x33db 0x364d 0x3479 0x3416 0x33e3 0x33e0 0x33dd 0x366b 0x3484 0x3418 0x33e3 0x33e0 0x33de 0x3670 0x3489 0x341c 0x33e5 0x33e0 0x33de 0x35ec 0x3489 0x3423 0x33e8 0x33e0 0x33de 0x34fc 0x3488 0x342b 0x33ed 0x33e1 0x33de 0x34bb 0x348b 0x342e 0x33ef 0x33e1 0x33de 0x34ba 0x349e 0x342f 0x33f0 0x33e1 0x33dd 0x34bb 0x34ac 0x3430 0x33f0 0x33e1 0x33dd 0x34d3 0x349e 0x343d 0x33f7 0x33e4 0x33df 0x3504 0x3481 0x3450 0x3401 0x33e9 0x33e2 0x3510 0x3471 0x3451 0x3402 0x33ea 0x33e3 0x34ec 0x3468 0x343b 0x33fe 0x33e8 0x33e2 0x34cc 0x3462 0x3427 0x33fb 0x33e6 0x33e2 0x34d0 0x345f 0x3422 0x33fd 0x33e8 0x33e2 0x34e0 0x345d 0x341f 0x3401 0x33ec 0x33e3 0x34e7 0x345a 0x341b 0x3401 0x33ec 0x33e3 0x34e9 0x3455 0x3416 0x33f9 0x33e7 0x33e0 0x34ea 0x344f 0x3411 0x33f0 0x33e3 0x33dd 0x34ec 0x3445 0x340c 0x33e8 0x33e1 0x33dc 0x34f0 0x3435 0x3407 0x33e3 0x33e0 0x33db 0x34f5 0x3427 0x3406 0x33e2 0x33df 0x33db 0x3500 0x341c 0x3405 0x33e3 0x33de 0x33db 0x3512 0x3417 0x3405 0x33e4 0x33de 0x33da 0x3525 0x3418 0x3405 0x33e3 0x33de 0x33da 0x3539 0x341b 0x3405 0x33e3 0x33dd 0x33da 0x354f 0x341f 0x3405 0x33e5 0x33dd 0x33da 0x356b 0x3423 0x3405 0x33e9 0x33dd 0x33d9 0x358d 0x3428 0x3405 0x33ec 0x33dd 0x33d9 0x35b2 0x342d 0x3400 0x33ed 0x33de 0x33d9 0x35da 0x3434 0x33f9 0x33ec 0x33de 0x33da 0x360a 0x343c 0x33f6 0x33ec 0x33df 0x33da 0x3641 0x3449 0x33f7 0x33ea 0x33de 0x33da 0x3680 0x3458 0x33f8 0x33e8 0x33de 0x33d9 0x36c1 0x3468 0x33fb 0x33e6 0x33de 0x33d9 0x3702 0x347a 0x3402 0x33e4 0x33dd 0x33d9 0x3742 0x3490 0x3408 0x33e3 0x33dd 0x33d9 0x3781 0x34b0 0x340c 0x33e3 0x33dd 0x33d9 0x37c1 0x34dc 0x340f 0x33e3 0x33dd 0x33d9 0x3803 0x3511 0x3415 0x33e3 0x33de 0x33da 0x3845 0x3550 0x341e 0x33e3 0x33de 0x33da 0x3892 0x35a3 0x3421 0x33e4 0x33de 0x33da 0x38ea 0x3613 0x3429 0x33e3 0x33de 0x33da 0x390d 0x3642 0x3430 0x33eb 0x33df 0x33dc 0x393f 0x363e 0x3435 0x33ec 0x33e1 0x33dd 0x395c 0x3658 0x3442 0x33f0 0x33e3 0x33e0 0x398d 0x36b9 0x3451 0x33f2 0x33e2 0x33e0 0x3a0b 0x3718 0x3452 0x33ee 0x33e1 0x33dd 0x3a97 0x37a6 0x345a 0x33f0 0x33e0 0x33dd 0x3b31 0x3888 0x346f 0x33f5 0x33e3 0x33e1 0x3c10 0x3978 0x3492 0x33f9 0x33e6 0x33e4 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y4-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x45b5 0x41d2 0x40f2 0x406d 0x4045 0x4044 0x452b 0x41db 0x40ef 0x4073 0x4045 0x4042 0x44eb 0x41eb 0x40ef 0x4078 0x4047 0x4041 0x44e9 0x4200 0x40f2 0x407b 0x4048 0x4040 0x4515 0x421b 0x40f7 0x407d 0x404a 0x4040 0x4561 0x4239 0x40fe 0x407e 0x404b 0x4040 0x4627 0x4263 0x4106 0x407c 0x404d 0x4041 0x478b 0x428e 0x4111 0x407a 0x404e 0x4044 0x4914 0x42a4 0x411c 0x407a 0x4051 0x4046 0x4b24 0x42ad 0x4127 0x4081 0x4055 0x4049 0x4c74 0x42bc 0x4138 0x408c 0x405b 0x404d 0x4a3e 0x4407 0x419f 0x409e 0x4069 0x4059 0x4560 0x4626 0x4237 0x40b4 0x407d 0x4068 0x437a 0x4642 0x4251 0x40bd 0x4081 0x406c 0x4347 0x43a8 0x4203 0x40bf 0x407d 0x406b 0x432d 0x41b1 0x41aa 0x40c3 0x407b 0x406a 0x4320 0x41b5 0x416e 0x40ec 0x4091 0x407a 0x430d 0x41e2 0x413b 0x4129 0x40ba 0x4098 0x42ef 0x41ed 0x4117 0x412a 0x40c0 0x409d 0x42b4 0x41c5 0x40fa 0x40d1 0x4094 0x407d 0x4274 0x4198 0x40e3 0x4085 0x4066 0x405b 0x4249 0x4180 0x40d4 0x4078 0x4054 0x404d 0x4228 0x416e 0x40c8 0x4072 0x4049 0x4043 0x421f 0x416b 0x40c2 0x406f 0x4048 0x4042 0x4223 0x415f 0x40be 0x406b 0x4048 0x4042 0x422b 0x414f 0x40bb 0x4069 0x4049 0x4043 0x4231 0x4143 0x40ba 0x406b 0x404b 0x4045 0x423b 0x4137 0x40ba 0x406d 0x404e 0x4048 0x4246 0x4136 0x40b9 0x406e 0x4051 0x404c 0x4252 0x4142 0x40b4 0x4070 0x4057 0x4051 0x425e 0x4154 0x40b0 0x4072 0x405e 0x4058 0x426a 0x4167 0x40b4 0x4074 0x4068 0x4063 0x4276 0x417f 0x40bd 0x4076 0x4073 0x4070 0x4283 0x4198 0x40c4 0x4074 0x4075 0x4072 0x4290 0x41b2 0x40c9 0x4069 0x4064 0x4061 0x429c 0x41cd 0x40cd 0x405e 0x404f 0x404c 0x42a8 0x41ef 0x40d2 0x405b 0x4044 0x4043 0x42b5 0x421f 0x40d8 0x4059 0x403e 0x403f 0x42c7 0x4244 0x40dc 0x405a 0x403e 0x4040 0x42e1 0x4252 0x40e9 0x405d 0x4042 0x4045 0x4308 0x425c 0x40fd 0x4060 0x4047 0x404a 0x433b 0x4262 0x410c 0x4063 0x4048 0x404b 0x437e 0x4270 0x4118 0x4064 0x4046 0x4048 0x43d3 0x4287 0x4129 0x4061 0x403d 0x403b 0x442a 0x42c2 0x4147 0x406b 0x4041 0x403e 0x441b 0x42ef 0x4160 0x4075 0x4057 0x405a 0x441e 0x4307 0x4166 0x4084 0x4070 0x4078 0x43ed 0x432a 0x4193 0x40a2 0x4099 0x40a2 0x43d0 0x436e 0x41e6 0x40be 0x409c 0x4098 0x43e5 0x4383 0x41de 0x409e 0x406e 0x4064 0x43f6 0x4384 0x41d8 0x409e 0x4060 0x4059 0x4411 0x43a0 0x41fb 0x40bd 0x4070 0x4067 0x4463 0x43f1 0x4266 0x40fb 0x4090 0x4085 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y5-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2208 0x348a 0x3ab0 0x3545 0x4573 0x3634 0x2208 0x34aa 0x3839 0x3326 0x4393 0x3e82 0x269f 0x34e2 0x3660 0x31db 0x419b 0x43da 0x2f8b 0x3522 0x3519 0x3130 0x3fbf 0x46e0 0x3428 0x3557 0x345a 0x30f0 0x3e34 0x4838 0x3590 0x3572 0x341a 0x30e7 0x3d2f 0x4884 0x30ee 0x3576 0x34b3 0x32d3 0x3ca4 0x46c7 0x2869 0x3578 0x35a4 0x35e5 0x3c3f 0x4385 0x267f 0x34b6 0x35c2 0x3648 0x3b81 0x4119 0x2a54 0x3032 0x3545 0x34d0 0x3996 0x3e92 0x2ff6 0x2cf8 0x3494 0x33cf 0x387f 0x3ce5 0x37e1 0x2fd6 0x333d 0x3525 0x3964 0x3cfd 0x4112 0x360e 0x319c 0x3768 0x3acb 0x3dbd 0x4280 0x3a64 0x326c 0x37dc 0x3b0d 0x3dbf 0x373b 0x3dd4 0x395e 0x3745 0x3a7a 0x3cb2 0x2cf9 0x3f72 0x3eca 0x36d1 0x3a41 0x3bb0 0x2d03 0x3ec5 0x3f83 0x384b 0x3ae8 0x3b5d 0x2edc 0x3dc2 0x3fc3 0x3b9d 0x3c38 0x3b2b 0x2f8c 0x3d9a 0x3f92 0x3dc7 0x3e57 0x3b93 0x2f1e 0x3df3 0x3ecf 0x3f34 0x4225 0x3e9f 0x2e5c 0x3e54 0x3de6 0x3fc8 0x445b 0x4233 0x2d64 0x3c6d 0x3c08 0x3c17 0x4527 0x44e0 0x2c30 0x3697 0x3971 0x3578 0x4604 0x471b 0x2b6b 0x3248 0x38a0 0x33d2 0x4627 0x47ff 0x2b06 0x2f1a 0x38d8 0x353a 0x4512 0x484d 0x2ad4 0x2d6f 0x3925 0x3660 0x43d2 0x484f 0x2add 0x2d4c 0x3975 0x3678 0x4315 0x4790 0x2aec 0x2d55 0x39cc 0x366c 0x4294 0x45bc 0x2af3 0x2d44 0x3a34 0x38ed 0x427b 0x43ff 0x2b16 0x2d12 0x3b09 0x40ee 0x4270 0x426f 0x2b4e 0x2d07 0x3ba6 0x465a 0x4280 0x41aa 0x2b80 0x2d07 0x38cb 0x47e5 0x43ef 0x42bb 0x2ba9 0x2cec 0x3382 0x48db 0x472c 0x45f6 0x2bd0 0x2ce9 0x319e 0x48b8 0x4a98 0x495f 0x2bf8 0x2d41 0x31a4 0x45bb 0x4e8c 0x4c69 0x2c20 0x2daa 0x31b5 0x4185 0x51da 0x4ea9 0x2c45 0x2dd9 0x3221 0x3e14 0x52fb 0x508e 0x2c64 0x2d8a 0x34af 0x3aee 0x5257 0x524a 0x2c6c 0x2d32 0x3713 0x3918 0x50bc 0x5292 0x2c5a 0x2d52 0x36de 0x38bf 0x4e90 0x50e7 0x2c45 0x2d99 0x34f7 0x3913 0x4dbc 0x4f8f 0x2c53 0x2da9 0x354f 0x3906 0x4ea8 0x5136 0x2cb7 0x2d71 0x370b 0x3898 0x515e 0x56c7 0x2d6c 0x2d2c 0x33cd 0x3962 0x555b 0x5c52 0x2e6e 0x2cc8 0x325a 0x3610 0x4cc2 0x4ea4 0x2fc4 0x2d10 0x320a 0x3e49 0x4394 0x4373 0x30b0 0x2d1b 0x3431 0x3e08 0x42cc 0x40b6 0x322c 0x2e86 0x370e 0x4092 0x40be 0x3f21 0x3256 0x3099 0x3915 0x3fe1 0x3e27 0x3e5b 0x322c 0x3127 0x38b1 0x3e5f 0x428d 0x410e 0x3117 0x3039 0x38e1 0x4283 0x4414 0x4431 0x2f77 0x2f18 0x37f8 0x4528 0x4741 0x4a06 0x2e6f 0x2e5e 0x37ca 0x4396 0x477b 0x4ab1 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-y6-lut {
					qcom,lut-col-legend = <0xfffffff6 0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x1af4 0x1607 0x1492 0x13c9 0x139d 0x1392 0x1afb 0x160e 0x148d 0x13c8 0x139d 0x1393 0x1aff 0x1616 0x148a 0x13c7 0x139d 0x1394 0x1aff 0x161e 0x148a 0x13c8 0x139d 0x1395 0x1afc 0x1626 0x148c 0x13c9 0x139e 0x1395 0x1af7 0x162e 0x148e 0x13ca 0x139f 0x1396 0x1ac7 0x1636 0x1494 0x13cc 0x139f 0x1397 0x1a78 0x163e 0x149c 0x13cf 0x13a1 0x1397 0x1a74 0x1646 0x14a1 0x13d2 0x13a2 0x1398 0x1aff 0x164c 0x14a3 0x13d4 0x13a3 0x1399 0x1b70 0x1657 0x14a8 0x13d7 0x13a5 0x139a 0x1af4 0x16ac 0x14cc 0x13e2 0x13ac 0x139f 0x19d3 0x172c 0x1503 0x13ef 0x13b5 0x13a6 0x1941 0x172c 0x150b 0x13f2 0x13b7 0x13a8 0x190e 0x1670 0x14e5 0x13f1 0x13b5 0x13a7 0x18f6 0x15e2 0x14be 0x13f0 0x13b3 0x13a7 0x18fb 0x15e4 0x14ab 0x13fd 0x13bb 0x13ac 0x1909 0x15f5 0x149c 0x1412 0x13c9 0x13b5 0x190d 0x15f9 0x148f 0x1412 0x13cb 0x13b7 0x190c 0x15ed 0x1483 0x13f3 0x13bb 0x13ab 0x190a 0x15e0 0x147a 0x13d6 0x13ab 0x139f 0x190d 0x15d6 0x1473 0x13cd 0x13a4 0x139a 0x191a 0x15ce 0x146e 0x13c8 0x13a1 0x1397 0x192c 0x15c9 0x146d 0x13c7 0x13a0 0x1397 0x1945 0x15c7 0x146e 0x13c7 0x13a0 0x1397 0x1964 0x15c6 0x146f 0x13c8 0x13a0 0x1398 0x1982 0x15cb 0x1470 0x13c9 0x13a1 0x1398 0x19a0 0x15d5 0x1473 0x13ca 0x13a2 0x1399 0x19c0 0x15e2 0x1475 0x13cc 0x13a3 0x139a 0x19e6 0x15f3 0x1476 0x13d0 0x13a5 0x139c 0x1a11 0x1607 0x1477 0x13d4 0x13a7 0x139e 0x1a3f 0x161d 0x1478 0x13d6 0x13ab 0x13a2 0x1a72 0x1638 0x1479 0x13d7 0x13af 0x13a6 0x1aa7 0x1655 0x147b 0x13d6 0x13b0 0x13a7 0x1ae0 0x1676 0x147f 0x13d2 0x13ab 0x13a2 0x1b1c 0x169b 0x1483 0x13ce 0x13a5 0x139c 0x1b59 0x16c6 0x1488 0x13cc 0x13a2 0x139a 0x1b96 0x16f8 0x1490 0x13cb 0x13a0 0x1398 0x1bd4 0x1732 0x149a 0x13ca 0x13a0 0x1399 0x1c13 0x1772 0x14a5 0x13cb 0x13a1 0x139a 0x1c51 0x17bc 0x14b0 0x13cd 0x13a3 0x139c 0x1c90 0x1811 0x14bf 0x13ce 0x13a4 0x139d 0x1cd3 0x1875 0x14d0 0x13cf 0x13a3 0x139c 0x1d22 0x18ef 0x14e0 0x13d0 0x13a1 0x1399 0x1d80 0x1984 0x14f9 0x13d2 0x13a3 0x139a 0x1da5 0x19b9 0x150c 0x13db 0x13a9 0x13a3 0x1dcf 0x19c4 0x1513 0x13e1 0x13b2 0x13ad 0x1dde 0x19e7 0x152f 0x13ec 0x13bf 0x13bb 0x1e04 0x1a57 0x155a 0x13f6 0x13c0 0x13b8 0x1e6d 0x1abf 0x1560 0x13eb 0x13b2 0x13a7 0x1edf 0x1b41 0x1573 0x13ee 0x13ae 0x13a5 0x1f66 0x1c0d 0x15ab 0x13fd 0x13b6 0x13ac 0x2034 0x1cdf 0x160e 0x1415 0x13c2 0x13b7 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z1-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x38d1 0x33b6 0x2f09 0x2da0 0x2d49 0x38bb 0x337f 0x2f0d 0x2d9e 0x2d52 0x38c3 0x3376 0x2f0b 0x2da5 0x2d5c 0x38c7 0x337e 0x2f07 0x2da7 0x2d60 0x38d3 0x3382 0x2f03 0x2da8 0x2d62 0x38eb 0x337d 0x2f01 0x2da8 0x2d64 0x38ff 0x336c 0x2f02 0x2da9 0x2d67 0x38f6 0x335e 0x2f03 0x2dac 0x2d6a 0x38d7 0x335d 0x2f05 0x2dae 0x2d6d 0x38b6 0x3362 0x2f09 0x2db1 0x2d6f 0x3896 0x3360 0x2f0d 0x2db5 0x2d72 0x3874 0x334e 0x2f0f 0x2db8 0x2d77 0x3843 0x333c 0x2f0f 0x2dbb 0x2d7b 0x3810 0x332e 0x2f0b 0x2dbb 0x2d7c 0x37ee 0x3328 0x2f04 0x2db9 0x2d7c 0x37d3 0x3329 0x2f01 0x2db7 0x2d7c 0x37b6 0x3329 0x2f04 0x2dbb 0x2d7f 0x3792 0x332c 0x2f0a 0x2dc2 0x2d85 0x3772 0x3337 0x2f14 0x2dc9 0x2d8b 0x3765 0x3349 0x2f21 0x2dce 0x2d8f 0x3763 0x335e 0x2f2c 0x2dd3 0x2d93 0x376a 0x3374 0x2f35 0x2dd8 0x2d98 0x3773 0x3384 0x2f3d 0x2ddd 0x2d9c 0x377f 0x338b 0x2f45 0x2de1 0x2da1 0x3787 0x3391 0x2f4d 0x2de7 0x2da6 0x378c 0x339a 0x2f54 0x2dec 0x2daa 0x378f 0x33a6 0x2f5b 0x2df0 0x2daf 0x3794 0x33ad 0x2f62 0x2df4 0x2db3 0x379f 0x33b2 0x2f69 0x2df8 0x2db7 0x37af 0x33ba 0x2f6f 0x2dfc 0x2dbb 0x37c7 0x33c2 0x2f75 0x2e00 0x2dbf 0x37de 0x33c9 0x2f7a 0x2e04 0x2dc4 0x37e6 0x33d1 0x2f80 0x2e08 0x2dc8 0x37ea 0x33de 0x2f86 0x2e0d 0x2dcd 0x37f0 0x33f1 0x2f8e 0x2e12 0x2dd1 0x3807 0x3403 0x2f95 0x2e17 0x2dd5 0x383b 0x3415 0x2f9d 0x2e1a 0x2dd8 0x386b 0x3422 0x2fa5 0x2e1c 0x2dda 0x3891 0x3427 0x2faa 0x2e1f 0x2ddc 0x38b0 0x3429 0x2fad 0x2e21 0x2ddd 0x38b2 0x342d 0x2fb1 0x2e23 0x2dde 0x3888 0x3439 0x2fb9 0x2e25 0x2de0 0x3873 0x3448 0x2fbf 0x2e27 0x2de1 0x386e 0x3457 0x2fc0 0x2e28 0x2de2 0x3861 0x3449 0x2fc4 0x2e29 0x2de2 0x386f 0x3454 0x2fc7 0x2e2b 0x2de2 0x3869 0x3454 0x2fc8 0x2e2b 0x2de1 0x3868 0x345b 0x2fc9 0x2e2b 0x2de2 0x385f 0x3457 0x2fcf 0x2e2c 0x2de3 0x387c 0x3452 0x2fd1 0x2e30 0x2de6 0x3886 0x346f 0x2fdb 0x2e36 0x2deb 0x38aa 0x3476 0x2ff3 0x2e3f 0x2df0 0x3895 0x349e 0x3007 0x2e4a 0x2dfa 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z2-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2bb8 0x2632 0x2811 0x296b 0x2a9e 0x280d 0x2a3d 0x2824 0x28fa 0x293e 0x25fe 0x2926 0x282f 0x28bc 0x28c4 0x2606 0x274d 0x282a 0x28ad 0x28ac 0x2620 0x26d2 0x281d 0x2898 0x28a6 0x262f 0x26c3 0x2815 0x288c 0x28a4 0x2631 0x26b5 0x2811 0x2887 0x28a8 0x262c 0x26aa 0x2812 0x2882 0x28ac 0x2625 0x26a2 0x2816 0x2880 0x28ac 0x261b 0x269c 0x2819 0x2884 0x28b5 0x2612 0x2698 0x2813 0x2887 0x28cc 0x2616 0x2696 0x27f3 0x288e 0x28d4 0x2626 0x2699 0x27d7 0x28ae 0x28d3 0x262c 0x26a7 0x27e8 0x28bd 0x28d4 0x2618 0x26b3 0x2814 0x289f 0x28d2 0x25f5 0x26b6 0x282a 0x2883 0x28c7 0x25e5 0x26ba 0x2827 0x288f 0x28d1 0x25e1 0x26c3 0x281d 0x28b2 0x290a 0x25dd 0x26dd 0x2837 0x28e1 0x2937 0x25d6 0x26fd 0x2894 0x2931 0x293f 0x25c9 0x271e 0x28ce 0x296a 0x293f 0x25be 0x2742 0x28b3 0x2939 0x2923 0x25b7 0x2760 0x2883 0x28bd 0x28ee 0x25b1 0x2775 0x2863 0x288b 0x28cc 0x259f 0x2784 0x284c 0x289e 0x28b4 0x2574 0x278c 0x283f 0x28b6 0x28a5 0x2552 0x2793 0x283c 0x28a9 0x28a6 0x2544 0x2797 0x283d 0x2890 0x28af 0x250b 0x2796 0x2845 0x2888 0x28ba 0x24d2 0x2793 0x2859 0x2888 0x28cd 0x24c0 0x2792 0x286f 0x288c 0x28e8 0x24b3 0x2793 0x2885 0x289f 0x290a 0x24aa 0x2795 0x289c 0x28c5 0x2934 0x24a2 0x2799 0x28b4 0x28ea 0x2962 0x249c 0x27a2 0x28ce 0x290a 0x299b 0x2498 0x27aa 0x28df 0x2925 0x29c7 0x249e 0x27b2 0x28e4 0x293c 0x29d8 0x24a4 0x27b7 0x28e7 0x2954 0x29e2 0x24ad 0x27bb 0x28ef 0x2961 0x29ed 0x24b6 0x27c0 0x28fb 0x2964 0x29f9 0x24b5 0x27c2 0x2901 0x2965 0x2a01 0x24a8 0x27b9 0x28fa 0x2971 0x2a03 0x24a4 0x279c 0x28f3 0x2981 0x2a07 0x24aa 0x26ec 0x28f1 0x2987 0x2a1d 0x246c 0x26c6 0x28d6 0x2992 0x2a3b 0x2459 0x26cc 0x28c6 0x29ad 0x2a38 0x2447 0x26dc 0x28df 0x29c9 0x2a6a 0x2449 0x26cd 0x293d 0x29ca 0x2a89 0x243a 0x26ed 0x297e 0x2a06 0x2aa5 0x243e 0x26c3 0x2925 0x29d7 0x2a55 0x2464 0x269c 0x28de 0x298a 0x29c5 0x246e 0x264f 0x28b9 0x2971 0x29af 0x2445 0x25fc 0x289b 0x2927 0x295f 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z3-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4c45 0x4be7 0x4bad 0x4bb7 0x4b9b 0x4d48 0x4c26 0x4bd0 0x4baa 0x4b96 0x4dd0 0x4c76 0x4bee 0x4bac 0x4b97 0x4de1 0x4cc3 0x4bfa 0x4bb4 0x4b9c 0x4dce 0x4cd9 0x4bff 0x4bb6 0x4b9f 0x4db7 0x4cdc 0x4c00 0x4bb7 0x4ba2 0x4dac 0x4cdd 0x4bfe 0x4bb5 0x4ba2 0x4da7 0x4cdd 0x4bfb 0x4bb0 0x4b9f 0x4da5 0x4ce0 0x4bf8 0x4bac 0x4b9b 0x4da2 0x4ce2 0x4bf6 0x4bac 0x4b99 0x4da0 0x4cd4 0x4bf0 0x4bac 0x4b98 0x4da5 0x4cac 0x4bdf 0x4ba7 0x4b98 0x4db6 0x4c9a 0x4bc8 0x4b9b 0x4b95 0x4dc5 0x4cb6 0x4bce 0x4b96 0x4b91 0x4db4 0x4cd7 0x4bef 0x4ba3 0x4b93 0x4d83 0x4cd1 0x4c01 0x4bb3 0x4b97 0x4d54 0x4cac 0x4bec 0x4bad 0x4b94 0x4d30 0x4c8a 0x4bd0 0x4b9c 0x4b8a 0x4d0e 0x4c6f 0x4bcf 0x4b98 0x4b87 0x4cf1 0x4c5e 0x4be1 0x4ba6 0x4b8e 0x4cd8 0x4c62 0x4bee 0x4bb3 0x4b97 0x4cc6 0x4c75 0x4bef 0x4bb3 0x4b9d 0x4cbc 0x4c87 0x4bef 0x4bae 0x4ba1 0x4cb4 0x4c93 0x4bed 0x4bad 0x4ba2 0x4cac 0x4c9c 0x4bea 0x4bb4 0x4ba0 0x4ca3 0x4c9d 0x4be9 0x4bba 0x4b9e 0x4c97 0x4c9b 0x4bef 0x4bb7 0x4b9c 0x4c8c 0x4c97 0x4bf5 0x4bb2 0x4b9a 0x4c7f 0x4c91 0x4bf6 0x4bae 0x4b98 0x4c6f 0x4c8a 0x4bf4 0x4ba9 0x4b96 0x4c5d 0x4c84 0x4bf2 0x4ba5 0x4b94 0x4c4a 0x4c7f 0x4bef 0x4ba2 0x4b91 0x4c3a 0x4c7a 0x4bea 0x4ba0 0x4b8e 0x4c2b 0x4c73 0x4be7 0x4b9f 0x4b8a 0x4c1e 0x4c6b 0x4be5 0x4b9e 0x4b86 0x4c17 0x4c65 0x4be2 0x4b9e 0x4b84 0x4c1b 0x4c5f 0x4bde 0x4b9e 0x4b84 0x4c23 0x4c5a 0x4bda 0x4b9d 0x4b86 0x4c39 0x4c56 0x4bd7 0x4b9c 0x4b86 0x4c4f 0x4c53 0x4bd6 0x4b97 0x4b83 0x4c46 0x4c4f 0x4bd4 0x4b93 0x4b81 0x4c28 0x4c4a 0x4bd2 0x4b93 0x4b82 0x4c1b 0x4c3f 0x4bd0 0x4b93 0x4b82 0x4c19 0x4bfb 0x4bcc 0x4b93 0x4b83 0x4bac 0x4bb3 0x4bb6 0x4b90 0x4b7f 0x4b91 0x4b94 0x4ba0 0x4b89 0x4b78 0x4b89 0x4b8c 0x4b9e 0x4b80 0x4b70 0x4b8b 0x4b87 0x4b8e 0x4b7e 0x4b70 0x4b74 0x4b76 0x4b83 0x4b7c 0x4b6d 0x4b78 0x4b75 0x4b98 0x4b87 0x4b7c 0x4bab 0x4b91 0x4b9b 0x4b8b 0x4b83 0x4bda 0x4b96 0x4b9d 0x4b8e 0x4b84 0x4bf2 0x4b94 0x4b99 0x4b92 0x4b87 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z4-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x4001 0x3c8d 0x3a72 0x3978 0x397b 0x40ed 0x3c83 0x3a6f 0x39c6 0x39b9 0x40da 0x3c60 0x3a4a 0x39d2 0x39c2 0x4086 0x3c0a 0x3a21 0x39c0 0x39b5 0x4000 0x3ba1 0x39fb 0x39a7 0x399e 0x3f71 0x3b4a 0x39dc 0x3990 0x3986 0x3ef7 0x3b02 0x39c2 0x3981 0x3976 0x3e89 0x3acb 0x39ac 0x3976 0x396c 0x3e16 0x3aa0 0x39a0 0x3970 0x3966 0x3d82 0x3a79 0x399a 0x396d 0x3961 0x3cf4 0x3a50 0x3998 0x396a 0x395d 0x3cc5 0x3a2f 0x3998 0x3965 0x3959 0x3cdb 0x3a29 0x3999 0x395f 0x3951 0x3cf0 0x3a35 0x399d 0x3961 0x394e 0x3cc2 0x3a3c 0x39a2 0x3970 0x395b 0x3c4c 0x3a29 0x39a0 0x397b 0x3968 0x3beb 0x39fe 0x398c 0x396b 0x395e 0x3bb2 0x39dd 0x3979 0x394d 0x3947 0x3b8d 0x39c9 0x3978 0x394f 0x3946 0x3b7e 0x39bd 0x3982 0x3988 0x3974 0x3b75 0x39bc 0x3996 0x39ba 0x39a6 0x3b71 0x39bf 0x39ca 0x39be 0x39ab 0x3b75 0x39c9 0x39fe 0x39b9 0x399f 0x3b7b 0x39fa 0x39fe 0x39ae 0x3991 0x3b80 0x3a38 0x39df 0x3993 0x3982 0x3b85 0x3a46 0x39bf 0x397d 0x3975 0x3b8c 0x3a43 0x39a7 0x3973 0x396c 0x3b92 0x3a3e 0x3994 0x396e 0x3965 0x3b9e 0x3a2f 0x3989 0x3969 0x395f 0x3bab 0x3a18 0x3982 0x3965 0x395a 0x3bb3 0x3a05 0x397d 0x3962 0x3955 0x3bba 0x39f5 0x397b 0x395e 0x3951 0x3bbe 0x39e5 0x397a 0x395a 0x394e 0x3bbc 0x39d6 0x3979 0x395a 0x394d 0x3bb5 0x39c8 0x3979 0x395c 0x3950 0x3ba1 0x39ba 0x3978 0x395e 0x3955 0x3b72 0x39ac 0x3976 0x3961 0x395b 0x3b43 0x39a1 0x3973 0x3963 0x3961 0x3afc 0x399e 0x3970 0x3963 0x3963 0x3abc 0x399c 0x396d 0x3963 0x3960 0x3ab4 0x3999 0x396a 0x3962 0x395d 0x3abb 0x3994 0x3967 0x3960 0x395c 0x3ab9 0x3995 0x3962 0x395d 0x395b 0x3aa3 0x39d0 0x395a 0x3959 0x3958 0x3abd 0x39eb 0x3957 0x394b 0x394c 0x3ac6 0x39f6 0x3953 0x3935 0x3934 0x3acb 0x39f8 0x394d 0x3931 0x392d 0x3ac3 0x39fa 0x3959 0x3929 0x3920 0x3ad0 0x3a03 0x3961 0x3925 0x391e 0x3ac0 0x39ff 0x394e 0x392e 0x392c 0x3a9b 0x39f7 0x3956 0x3935 0x3930 0x3a8e 0x39fe 0x3959 0x3936 0x3935 0x3a94 0x3a0e 0x3963 0x3937 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z5-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x2b3c 0x2daa 0x3498 0x4a8d 0x45cc 0x2ef0 0x3052 0x39fb 0x4721 0x484e 0x3117 0x343d 0x3f9f 0x4802 0x4a61 0x31df 0x385f 0x430e 0x4b83 0x4d9f 0x326a 0x3a69 0x44ec 0x4e02 0x5124 0x32f3 0x3bab 0x4673 0x5049 0x55e1 0x33c6 0x3ce5 0x4810 0x514c 0x5936 0x34d0 0x3e95 0x49be 0x511b 0x5a23 0x35db 0x4119 0x4b35 0x5160 0x5a1d 0x36fa 0x4312 0x4c4c 0x5327 0x5b6b 0x3859 0x42b6 0x4bad 0x5424 0x5e2c 0x3a2d 0x3f5c 0x45e6 0x5167 0x6138 0x3c44 0x3ed3 0x3ee4 0x49ed 0x6100 0x3d63 0x47a6 0x4250 0x472f 0x5e7d 0x3d9a 0x506d 0x5049 0x50b3 0x5f98 0x3db5 0x5016 0x57f1 0x5c40 0x639a 0x3dda 0x4c6d 0x532f 0x5d14 0x64bc 0x3dd6 0x4a75 0x4bb9 0x59b9 0x646c 0x3d86 0x49e6 0x55e6 0x5b90 0x6454 0x3cdc 0x49b6 0x76e4 0x6b24 0x646b 0x3bcd 0x5034 0x875d 0x7705 0x6492 0x3ad1 0x649b 0x78a4 0x6a60 0x5e9c 0x3a04 0x7968 0x6282 0x5014 0x511e 0x3939 0x8c1a 0x56c4 0x4873 0x4bc7 0x3846 0x9a39 0x4fd8 0x5026 0x4d8e 0x3716 0x9aa6 0x4dfb 0x5780 0x5074 0x35e9 0x91df 0x53c1 0x5aa0 0x53ba 0x34ed 0x87db 0x5d83 0x5d20 0x57f1 0x33ea 0x7eb5 0x65eb 0x5e8b 0x5cc6 0x32dd 0x764e 0x6eb9 0x601d 0x628a 0x31ca 0x720c 0x75c6 0x61b9 0x67fc 0x30bf 0x6fd5 0x79eb 0x63f1 0x6c9c 0x2ffa 0x6e15 0x7d26 0x6810 0x7085 0x2f5e 0x6c28 0x8068 0x6dc5 0x7165 0x2ed6 0x6a83 0x83d1 0x7653 0x6fdc 0x2e78 0x6a47 0x8529 0x7b5b 0x6e81 0x2ea9 0x6b32 0x8003 0x7adf 0x6f61 0x2f11 0x6ca0 0x7890 0x796f 0x710e 0x303e 0x6e9b 0x7749 0x7672 0x709c 0x317f 0x7119 0x77a9 0x6cad 0x6a94 0x3162 0x71bd 0x77df 0x65cc 0x65f5 0x300b 0x6c45 0x7771 0x66c4 0x66af 0x2fb0 0x60cd 0x7669 0x680b 0x6789 0x3015 0x4018 0x70b0 0x6813 0x6600 0x2ca4 0x3328 0x596b 0x6764 0x62b7 0x2bbe 0x3022 0x477d 0x6688 0x6215 0x2b68 0x2f70 0x4725 0x57da 0x5967 0x2b6c 0x2f09 0x3dd8 0x58e5 0x64be 0x2ab7 0x2db9 0x398d 0x5bd2 0x6460 0x2ae0 0x2ded 0x457f 0x6bcd 0x75c0 0x2cb0 0x2ff3 0x438f 0x6311 0x7110 0x2d80 0x2fa5 0x439f 0x6129 0x668d 0x2d89 0x2ebe 0x3ec3 0x61e3 0x62ca 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};

				qcom,pc-temp-z6-lut {
					qcom,lut-col-legend = <0x0 0xa 0x19 0x28 0x32>;
					qcom,lut-data = <0x409a 0x3c2e 0x39dd 0x392f 0x3913 0x416d 0x3c48 0x39ee 0x394b 0x392d 0x419b 0x3c57 0x39ee 0x3952 0x3933 0x4181 0x3c50 0x39e4 0x394f 0x3931 0x413b 0x3c33 0x39d5 0x3947 0x392a 0x40e4 0x3c0c 0x39c7 0x393d 0x3921 0x409c 0x3be5 0x39bb 0x3935 0x391b 0x4062 0x3bcb 0x39b0 0x392e 0x3915 0x4027 0x3bb9 0x39aa 0x392a 0x3910 0x3fe0 0x3ba7 0x39a7 0x3929 0x390e 0x3f9a 0x3b8a 0x39a3 0x3928 0x390c 0x3f73 0x3b64 0x399a 0x3924 0x390b 0x3f65 0x3b56 0x398e 0x391c 0x3906 0x3f55 0x3b62 0x3992 0x3919 0x3903 0x3f1e 0x3b70 0x39a4 0x3927 0x390a 0x3ec0 0x3b64 0x39ac 0x3933 0x3912 0x3e70 0x3b3f 0x3999 0x392a 0x390c 0x3e3a 0x3b22 0x3982 0x3915 0x38fe 0x3e0f 0x3b10 0x3982 0x3914 0x38fc 0x3df2 0x3b06 0x3991 0x3936 0x3915 0x3ddc 0x3b09 0x39a5 0x3953 0x3930 0x3dd2 0x3b19 0x39c1 0x3956 0x3934 0x3dd2 0x3b2e 0x39d7 0x3953 0x3934 0x3dd7 0x3b4e 0x39d6 0x394f 0x3932 0x3ddc 0x3b6d 0x39c9 0x3948 0x392b 0x3de1 0x3b75 0x39be 0x3942 0x3924 0x3de6 0x3b75 0x39b8 0x393d 0x391f 0x3dea 0x3b74 0x39b4 0x3938 0x391c 0x3dee 0x3b6e 0x39b1 0x3935 0x3919 0x3df0 0x3b64 0x39ae 0x3931 0x3916 0x3df0 0x3b5c 0x39ab 0x392e 0x3913 0x3df0 0x3b54 0x39a9 0x392b 0x3910 0x3def 0x3b4c 0x39a8 0x3928 0x390d 0x3ded 0x3b46 0x39a7 0x3928 0x390c 0x3deb 0x3b40 0x39a7 0x3929 0x390c 0x3deb 0x3b3c 0x39a6 0x392a 0x390c 0x3ded 0x3b38 0x39a4 0x392c 0x390f 0x3def 0x3b35 0x39a2 0x392d 0x3913 0x3def 0x3b35 0x39a0 0x392d 0x3914 0x3dee 0x3b36 0x399f 0x392a 0x3912 0x3deb 0x3b36 0x399e 0x3928 0x3910 0x3de2 0x3b35 0x399d 0x3927 0x3910 0x3dd8 0x3b34 0x399b 0x3927 0x390f 0x3dcd 0x3b2c 0x3997 0x3926 0x390f 0x3da1 0x3b16 0x398b 0x391d 0x3908 0x3d94 0x3b10 0x397f 0x3911 0x38f9 0x3d93 0x3b0a 0x397c 0x390a 0x38f2 0x3d8f 0x3b0c 0x3979 0x3906 0x38ec 0x3d8d 0x3b07 0x3977 0x3903 0x38ea 0x3d95 0x3b0c 0x397c 0x390d 0x38f8 0x3da1 0x3b20 0x3983 0x3914 0x38ff 0x3dbd 0x3b30 0x398c 0x3918 0x3902 0x3de0 0x3b45 0x3993 0x391d 0x3906 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x0>;
				};
			};
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x2>;
			status = "ok";
		};

		qcom,cam-cpas@5c11000 {
			arch-compat = "cpas_top";
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			camss-vdd-supply = <0x1b0>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "cci0", "csid0", "csid1", "tfe0", "tfe1", "ope0", "cam-cdm-intf0", "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_camss_ahb_clk", "gcc_camss_top_ahb_clk", "gcc_camss_top_ahb_clk_src", "gcc_camss_axi_clk", "gcc_camss_axi_clk_src", "gcc_camss_nrt_axi_clk", "gcc_camss_rt_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0>;
			clocks = <0xd 0x17 0xd 0x3e 0xd 0x3f 0xd 0x19 0xd 0x1a 0xd 0x2d 0xd 0x32>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x9f 0x1>;
			label = "cpas";
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x208d5 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			reg = <0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x11000 0x13000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "gcc_camss_axi_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "lowsvs", "lowsvs", "svs", "svs_l1", "svs_l1", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x50 0x60 0x80 0x90 0xc0 0xe0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					cpas-cdm0-all-rd {
						cell-index = <0x9>;
						client-name = "cpas-cdm0";
						node-name = "cpas-cdm0-all-rd";
						parent-node = <0x1d5>;
						phandle = <0x376>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope-cdm0-all-rd {
						cell-index = <0xa>;
						client-name = "ope-cdm0";
						node-name = "ope-cdm0-all-rd";
						parent-node = <0x1d5>;
						phandle = <0x377>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope0-all-rd {
						cell-index = <0x5>;
						client-name = "ope0";
						constituent-paths = <0x40 0x41>;
						node-name = "ope0-all-rd";
						parent-node = <0x1d5>;
						phandle = <0x373>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ope0-all-wr {
						cell-index = <0x4>;
						client-name = "ope0";
						constituent-paths = <0x42 0x43 0x44>;
						node-name = "ope0-all-wr";
						parent-node = <0x1d5>;
						phandle = <0x372>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe0-all-wr {
						cell-index = <0x6>;
						client-name = "tfe0";
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						node-name = "tfe0-all-wr";
						parent-node = <0x1d6>;
						phandle = <0x374>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					tfe1-all-wr {
						cell-index = <0x7>;
						client-name = "tfe1";
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						node-name = "tfe1-all-wr";
						parent-node = <0x1d6>;
						phandle = <0x375>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd-wr {
						cell-index = <0x3>;
						node-name = "level1-nrt0-rd-wr";
						parent-node = <0x1d4>;
						phandle = <0x1d5>;
						traffic-merge-type = <0x1>;
					};

					level1-rt0-wr {
						cell-index = <0x2>;
						node-name = "level1-rt0-wr";
						parent-node = <0x1d3>;
						phandle = <0x1d6>;
						traffic-merge-type = <0x1>;
					};
				};

				level2-nodes {
					level-index = <0x2>;

					level2-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level2-nrt0-rd-wr-sum";
						phandle = <0x1d4>;
						qcom,axi-port-name = "cam_sf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_sf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};

					level2-rt0-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level2-rt0-rd-wr-sum";
						phandle = <0x1d3>;
						qcom,axi-port-name = "cam_hf_0";
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							qcom,msm-bus,name = "cam_hf_0_mnoc";
							qcom,msm-bus,num-cases = <0x2>;
							qcom,msm-bus,num-paths = <0x1>;
							qcom,msm-bus,vectors-KBps = <0xaa 0x200 0x0 0x0 0xaa 0x200 0x0 0x0>;
							qcom,msm-bus-vector-dyn-vote;
						};
					};
				};
			};
		};

		qcom,cam-isp {
			arch-compat = "tfe";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-ope {
			compat-hw-name = "qcom,ope";
			compatible = "qcom,cam-ope";
			num-ope = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-res-mgr {
			compatible = "qcom,cam-res-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x800 0x0>;
				label = "cpas-cdm0";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x371>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ope {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x820 0x0 0xc 0x840 0x0>;
				label = "ope", "ope-cdm0";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x370>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_tfe {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0xc 0x400 0x0>;
				label = "tfe";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				qcom,iommu-faults = "non-fatal";

				iova-mem-map {
					phandle = <0x36f>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};
		};

		qcom,camera-flash@0 {
			cell-index = <0x0>;
			compatible = "qcom,camera-flash";
			flash-source = <0x1e2>;
			phandle = <0x1c9>;
			status = "ok";
			switch-source = <0x1e4>;
			torch-source = <0x1e3>;
		};

		qcom,camera-flash@1 {
			cell-index = <0x1>;
			compatible = "qcom,camera-flash";
			flash-source = <0x1e2>;
			phandle = <0x1cc>;
			status = "ok";
			switch-source = <0x1e4>;
			torch-source = <0x1e3>;
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0xa 0x0>;
			compatible = "qcom,scuba-debugcc";
			phandle = <0x21b>;
			qcom,cpucc = <0x53>;
			qcom,dispcc = <0x50>;
			qcom,gcc = <0xd>;
			qcom,gpucc = <0x51>;
			qcom,mccc = <0x52>;
		};

		qcom,cci0 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cci_0_clk", "cci_0_clk_src";
			clock-rates = <0x0 0x23c3460>;
			clocks = <0xd 0x1d 0xd 0x1e>;
			compatible = "qcom,cci";
			gdscr-supply = <0x1b0>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0x4e 0x16 0x0 0x4e 0x17 0x0 0x4e 0x1d 0x0 0x4e 0x1e 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0xce 0x1>;
			phandle = <0x36a>;
			pinctrl-0 = <0x1b1 0x1b2>;
			pinctrl-1 = <0x1b3 0x1b4>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0x5c1b000 0x1000>;
			reg-cam-base = <0x1b000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,actuator0 {
				cam_vaf-supply = <0x1b5>;
				cci-master = <0x0>;
				cell-index = <0x0>;
				compatible = "qcom,actuator";
				phandle = <0x1c8>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-load-current = <0x186a0>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-min-voltage = <0x2ab980>;
				status = "ok";
			};

			qcom,actuator1 {
				cam_vaf-supply = <0x1b5>;
				cci-master = <0x1>;
				cell-index = <0x1>;
				compatible = "qcom,actuator";
				phandle = <0x1cb>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-load-current = <0x186a0>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-min-voltage = <0x2ab980>;
				status = "ok";
			};

			qcom,cam-sensor0 {
				actuator-src = <0x1c8>;
				cam_clk-supply = <0x1b0>;
				cam_vana-supply = <0x1b7>;
				cam_vdig-supply = <0x1b8>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x0>;
				cell-index = <0x0>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x124f800>;
				clocks = <0xd 0x25>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x0>;
				eeprom-src = <0x1ca>;
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x14 0x0 0x4e 0x12 0x0>;
				led-flash-src = <0x1c9>;
				pinctrl-0 = <0x1b9 0x1ba>;
				pinctrl-1 = <0x1bb 0x1bc>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-load-current = <0x1d4c0 0x13880 0x124f80 0x0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				sensor-mode = <0x0>;
				sensor-position-pitch = <0x0>;
				sensor-position-roll = <0x10e>;
				sensor-position-yaw = <0xb4>;
				status = "ok";
			};

			qcom,cam-sensor1 {
				actuator-src = <0x1cb>;
				cam_clk-supply = <0x1b0>;
				cam_vana-supply = <0x1bd>;
				cam_vdig-supply = <0x1be>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x1>;
				cell-index = <0x1>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x124f800>;
				clocks = <0xd 0x27>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x1>;
				eeprom-src = <0x1cd>;
				gpio-custom1 = <0x2>;
				gpio-custom2 = <0x3>;
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1", "CAM_CSIMUX_OE0", "CAM_CSIMUX_SEL0";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x15 0x0 0x4e 0x13 0x0 0x4e 0x71 0x0 0x4e 0x72 0x0>;
				led-flash-src = <0x1cc>;
				pinctrl-0 = <0x1bf 0x1c0 0x1ce 0x1cf>;
				pinctrl-1 = <0x1c1 0x1c2 0x1d0 0x1d1>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-load-current = <0x1d4c0 0x13880 0x124f80 0x0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x124f80 0x0>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x124f80 0x0>;
				sensor-mode = <0x0>;
				sensor-position-pitch = <0x0>;
				sensor-position-roll = <0x10e>;
				sensor-position-yaw = <0xb4>;
				status = "ok";
			};

			qcom,cam-sensor2 {
				cam_clk-supply = <0x1b0>;
				cam_vana-supply = <0x1c3>;
				cam_vdig-supply = <0x1b8>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x1>;
				cell-index = <0x2>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x16e3600>;
				clocks = <0xd 0x29>;
				compatible = "qcom,cam-sensor";
				csiphy-sd-index = <0x1>;
				eeprom-src = <0x1d2>;
				gpio-custom1 = <0x2>;
				gpio-custom2 = <0x3>;
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2", "CAM_CSIMUX_OE0", "CAM_CSIMUX_SEL0";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x1b 0x0 0x4e 0x18 0x0 0x4e 0x71 0x0 0x4e 0x72 0x0>;
				pinctrl-0 = <0x1c4 0x1c5 0x1ce 0x1cf>;
				pinctrl-1 = <0x1c6 0x1c7 0x1d0 0x1d1>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-load-current = <0x0 0x13880 0x19a28 0x0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				sensor-mode = <0x0>;
				sensor-position-pitch = <0x0>;
				sensor-position-roll = <0x10e>;
				sensor-position-yaw = <0x0>;
				status = "ok";
			};

			qcom,eeprom0 {
				cam_clk-supply = <0x1b0>;
				cam_vaf-supply = <0x1b5>;
				cam_vana-supply = <0x1b7>;
				cam_vdig-supply = <0x1b8>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x0>;
				cell-index = <0x0>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x124f800>;
				clocks = <0xd 0x25>;
				compatible = "qcom,eeprom";
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x14 0x0 0x4e 0x12 0x0>;
				phandle = <0x1ca>;
				pinctrl-0 = <0x1b9 0x1ba>;
				pinctrl-1 = <0x1bb 0x1bc>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk", "cam_vaf";
				rgltr-cntrl-support;
				rgltr-load-current = <0x1d4c0 0x13880 0x124f80 0x0 0x186a0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x100590 0x0 0x2ab980>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x0 0x2ab980>;
				sensor-mode = <0x0>;
				status = "ok";
			};

			qcom,eeprom1 {
				cam_clk-supply = <0x1b0>;
				cam_vaf-supply = <0x1b5>;
				cam_vana-supply = <0x1bd>;
				cam_vdig-supply = <0x1be>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x1>;
				cell-index = <0x1>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x124f800>;
				clocks = <0xd 0x27>;
				compatible = "qcom,eeprom";
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET1";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x15 0x0 0x4e 0x13 0x0>;
				phandle = <0x1cd>;
				pinctrl-0 = <0x1bf 0x1c0>;
				pinctrl-1 = <0x1c1 0x1c2>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk", "cam_vaf";
				rgltr-cntrl-support;
				rgltr-load-current = <0x1d4c0 0x13880 0x124f80 0x0 0x186a0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x124f80 0x0 0x2ab980>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x124f80 0x0 0x2ab980>;
				sensor-mode = <0x0>;
				status = "ok";
			};

			qcom,eeprom2 {
				cam_clk-supply = <0x1b0>;
				cam_vana-supply = <0x1c3>;
				cam_vdig-supply = <0x1b8>;
				cam_vio-supply = <0x1b6>;
				cci-master = <0x1>;
				cell-index = <0x2>;
				clock-cntl-level = "turbo";
				clock-names = "cam_clk";
				clock-rates = <0x16e3600>;
				clocks = <0xd 0x29>;
				compatible = "qcom,eeprom";
				gpio-no-mux = <0x0>;
				gpio-req-tbl-flags = <0x1 0x0>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2";
				gpio-req-tbl-num = <0x0 0x1>;
				gpio-reset = <0x1>;
				gpios = <0x4e 0x1b 0x0 0x4e 0x18 0x0>;
				phandle = <0x1d2>;
				pinctrl-0 = <0x1c4 0x1c5>;
				pinctrl-1 = <0x1c6 0x1c7>;
				pinctrl-names = "cam_default", "cam_suspend";
				pwm-switch;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-load-current = <0x0 0x13880 0x19a28 0x0>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x0>;
				sensor-mode = <0x0>;
				status = "ok";
			};

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x36d>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x36c>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x36e>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x36b>;
				status = "ok";
			};
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0xf1880b8 0xf1980b8 0xf1a80b8 0xf1b80b8>;
			qcom,threshold-arr = <0xf1880b0 0xf1980b0 0xf1a80b0 0xf1b80b0>;
		};

		qcom,cpas-cdm0@5c23000 {
			camss-supply = <0x1b0>;
			cdm-client-names = "tfe0", "tfe1";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "cam_cc_cpas_top_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0xd 0x3e>;
			compatible = "qcom,cam-cpas-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "cpas-cdm0";
			interrupts = <0x0 0xcf 0x1>;
			label = "cpas-cdm";
			phandle = <0x378>;
			reg = <0x5c23000 0x400>;
			reg-cam-base = <0x23000>;
			reg-names = "cpas-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x54>;
			phandle = <0x55>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu-cpu-ddr-bwmon@01b8e200 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x1a5 0x4>;
			phandle = <0x21d>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x55>;
			reg = <0x1b8e300 0x100 0x1b8e200 0x100>;
			reg-names = "base", "global_base";
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x54>;
			phandle = <0x56>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw-ddr";
			governor = "performance";
			operating-points-v2 = <0x54>;
			phandle = <0x57>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x21e>;
			qcom,cpulist = <0x5 0x6 0x7 0x8>;

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x220>;
				qcom,cpulist = <0x5 0x6 0x7 0x8>;
				qcom,target-dev = <0x57>;

				ddr3-map {
					qcom,core-dev-table = <0xd2f00 0x5f5 0xf8700 0x8f0 0x15aae0 0xd70 0x1b8a00 0x104d 0x1e8480 0x1bbe>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0xd2f00 0x8f0 0xf8700 0x104d 0x15aae0 0x16e3 0x1b8a00 0x1e4f 0x1e8480 0x35c3>;
					qcom,ddr-type = <0x7>;
				};
			};

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x21f>;
				qcom,cachemiss-ev = <0x17>;
				qcom,cpulist = <0x5 0x6 0x7 0x8>;
				qcom,target-dev = <0x56>;

				ddr3-map {
					qcom,core-dev-table = <0x96000 0x5f5 0xf8700 0xd70 0x15aae0 0x104d 0x189c00 0x16e3 0x1e8480 0x1bbe>;
					qcom,ddr-type = <0x5>;
				};

				ddr4-map {
					qcom,core-dev-table = <0x96000 0xd70 0xf8700 0x16e3 0x15aae0 0x1e4f 0x189c00 0x2e57 0x1e8480 0x35c3>;
					qcom,ddr-type = <0x7>;
				};
			};
		};

		qcom,cpufreq-hw {
			#address-cells = <0x1>;
			#freq-domain-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0xa 0x0 0xd 0x0>;
			compatible = "qcom,cpufreq-hw";
			phandle = <0x3>;
			qcom,max-lut-entries = <0xc>;
			qcom,no-accumulative-counter;
			reg = <0xf521000 0x1400>;
			reg-names = "freq-domain0";

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x2c>;
					qcom,cpu = <0x5>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x1d>;
					qcom,cpu = <0x6>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x1e>;
					qcom,cpu = <0x7>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x1f>;
					qcom,cpu = <0x8>;
				};
			};

			qcom,limits-dcvs@f550800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x4>;
				qcom,affinity = <0x0>;
				qcom,no-cooling-device-register;
				reg = <0xf550800 0x1000 0xf521000 0x1000>;
			};
		};

		qcom,cpufreq-hw-debug@f521000 {
			compatible = "qcom,cpufreq-hw-debug";
			qcom,freq-hw-domain = <0x3 0x0>;
			reg = <0xf521000 0x1400>;
			reg-names = "domain-top";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			clocks = <0xd 0x3d 0xd 0x1f 0xd 0x22 0xd 0x21>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1b0>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x48 0x1>;
			mipi-csi-vdd-supply = <0x1ae>;
			phandle = <0x368>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c52000 0x1000>;
			reg-cam-base = <0x52000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x124f800 0x0 0x124f800 0x0 0xe4e1c00 0x0 0xbebc200 0x0 0x14584850 0x0 0xbebc200 0x0 0x16e36000 0x0 0x10059000 0x0>;
			clocks = <0xd 0x3d 0xd 0x20 0xd 0x24 0xd 0x23>;
			compatible = "qcom,csiphy-v2.0", "qcom,csiphy";
			csi-vdd-voltage = <0x124f80>;
			gdscr-supply = <0x1b0>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x49 0x1>;
			mipi-csi-vdd-supply = <0x1ae>;
			phandle = <0x369>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c53000 0x1000>;
			reg-cam-base = <0x53000>;
			reg-names = "csiphy";
			regulator-names = "gdscr";
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,dispcc@5f00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "cfg_ahb_clk";
			clocks = <0xd 0x47>;
			compatible = "qcom,scuba-dispcc", "syscon";
			phandle = <0x50>;
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
		};

		qcom,dsi-display-primary {
			clock-names = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0";
			clocks = <0x1dd 0x0 0x1dd 0x2 0x1dd 0x1 0x1dd 0x3 0x1dd 0x7 0x1dd 0x8>;
			compatible = "qcom,dsi-display";
			label = "primary";
			phandle = <0x1aa>;
			pinctrl-0 = <0x1de 0x1df>;
			pinctrl-1 = <0x1e0 0x1e1>;
			pinctrl-names = "panel_active", "panel_suspend";
			qcom,dsi-ctrl = <0x1db>;
			qcom,dsi-default-panel = <0xe4>;
			qcom,dsi-phy = <0x1dc>;
			qcom,mdp = <0x1ad>;
			qcom,panel-te-source = <0x0>;
			qcom,platform-te-gpio = <0x4e 0x51 0x0>;
			vddio-supply = <0x6a>;
		};

		qcom,gcc@1400000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,scuba-gcc", "syscon";
			phandle = <0xd>;
			reg = <0x1400000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
			vdd_cx_ao-supply = <0x4f>;
			vdd_mx-supply = <0x38>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			phandle = <0x15e>;
			reg = <0x141a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			phandle = <0x1b0>;
			reg = <0x1458004 0x4>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			phandle = <0x14>;
			reg = <0x145807c 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			phandle = <0x1a8>;
			qcom,support-hw-trigger;
			reg = <0x1458098 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			phandle = <0x287>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			phandle = <0x285>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d074 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			phandle = <0x286>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d078 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			status = "ok";
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			phandle = <0x288>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x147d07c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			status = "ok";
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			domain-addr = <0xc2>;
			phandle = <0x1a5>;
			qcom,reset-aon-logic;
			reg = <0x599100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0xc1>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			hw-ctl-addr = <0xc0>;
			phandle = <0x164>;
			qcom,no-status-check-on-disable;
			reg = <0x599106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@5f03000 {
			compatible = "qcom,gdsc";
			phandle = <0xbf>;
			proxy-supply = <0xbf>;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0x5f03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupts = <0x0 0x115 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x5d 0x8>;
				phandle = <0x5f>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x5e>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			modem {
				interrupts = <0x0 0x44 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x5d 0xc>;
				phandle = <0x5e>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x5f>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gpi-dma@4a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4>;
			iommus = <0xc 0xf6 0x0>;
			phandle = <0xc8>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x1f>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xa>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0x1a3>;
			phandle = <0x1a4>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5990000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,scuba-gpucc", "syscon";
			phandle = <0x51>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x27>;
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x16>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x169 0x4 0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4>;
			iommus = <0xc 0x1a0 0x1>;
			phandle = <0x22b>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,psf-supported;
			qcom,vdd-3.3-ch0-config = <0x2b7cd0 0x328980>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,wlan-msa-fixed-region = <0x6e>;
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0x6b>;
			vdd-1.8-xo-supply = <0x6d>;
			vdd-3.3-ch0-supply = <0x6c>;
			vdd-cx-mx-supply = <0x6f>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x70 0x0 0x0 0x70 0x1 0x0>;
			};
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0xbd>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@19 {
				memory-region = <0xbe>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@25 {
				phandle = <0x283>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0xb>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				phandle = <0x284>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@0x5800000 {
			clock-names = "core_clk";
			clocks = <0xa 0xa>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x101 0x0 0x0 0x103 0x0>;
			phandle = <0x22c>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000>;
			qcom,platform-type = <0x1>;
			qcom,scaling-exceptions;
			qcom,skip-ieob-mask-wa;
			qcom,smmu-fast-map;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,use-64-bit-dma-mask;
			qcom,use-gsi-ipa-fw = "scuba_ipa_fws";
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x5800000 0x34000 0x5804000 0x28000>;
			reg-names = "ipa-base", "gsi-base";
			status = "disabled";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x73 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x72 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x71>;
			qcom,firmware-name = "scuba_ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,kgsl-3d0@5900000 {
			#cooling-cells = <0x2>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "iface_clk", "mem_iface_clk", "gmu_clk", "smmu_vote", "bimc_gpu_clk";
			clocks = <0x51 0xa 0x51 0x7 0xd 0x13 0x51 0x1 0xd 0x57 0x51 0x4 0x51 0xd 0xa 0x52>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0xb1 0x4>;
			label = "kgsl-3d0";
			nvmem-cell-names = "speed_bin";
			nvmem-cells = <0x1a6>;
			phandle = <0x27>;
			qcom,bus-control;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x5>;
			qcom,chipid = <0x7000200>;
			qcom,enable-ca-jump;
			qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
			qcom,gpubw-dev = <0x1a4>;
			qcom,highest-bank-bit = <0xe>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,initial-pwrlevel = <0x6>;
			qcom,min-access-length = <0x40>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x370dc0 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x532140 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x7c2540 0x1a 0x200 0x0 0xa52940 0x1a 0x200 0x0 0xbdd1c0 0x1a 0x200 0x0 0xdc3700>;
			qcom,pm-qos-active-latency = <0x1a6>;
			qcom,pm-qos-wakeup-latency = <0x1a6>;
			qcom,snapshot-size = <0x100000>;
			qcom,ubwc-mode = <0x2>;
			reg = <0x5900000 0x90000 0x5961000 0x800>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x1a5>;
			vddcx-supply = <0x164>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0x1a7 0x4>;
					qcom,gpu-cx-ipeak-freq = <0x3ca75800>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-mempools-lowmem {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools-lowmem";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x100>;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-allocate;
					qcom,mempool-max-pages = <0x20>;
					qcom,mempool-page-size = <0x100000>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x42f2ac00>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x3ca75800>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x36ee8000>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = " \v ";
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,gpu-bimc-interface-clk-freq = <0x2dc6c000>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0xec>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x42f2ac00>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x3ca75800>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x36ee8000>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = " \v ";
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0xb2>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = <0x325aa000>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = " \v ";
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x1>;
					qcom,initial-pwrlevel = <0x2>;
					qcom,speed-bin = <0x8e>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x280de800>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = " \v ";
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x152bec00>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x3>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			operating-points-v2 = <0x1a2>;
			phandle = <0x361>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x360>;
			qcom,firmware-name = "a702_zap";
			qcom,mas-crypto = <0xe>;
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@59a0000 {
			clock-names = "mem_clk", "mem_iface_clk", "smmu_vote";
			clocks = <0xd 0x13 0xd 0x57 0x51 0xd>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x362>;
			qcom,hyp_secure_alloc;
			qcom,protect = <0xa0000 0x10000>;
			qcom,retention;
			reg = <0x59a0000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x165 0x2 0x0>;
				label = "gfx3d_secure";
				phandle = <0x364>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x165 0x0 0x1>;
				label = "gfx3d_user";
				phandle = <0x363>;
				qcom,gpu-offset = <0xa8000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lmh-cpu-vdd@f550800 {
			#cooling-cells = <0x2>;
			compatible = "qcom,lmh-cpu-vdd";
			phandle = <0x36>;
			reg = <0xf550800 0x1000>;
		};

		qcom,lpass@ab00000 {
			clock-names = "xo";
			clocks = <0xa 0x8f>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x9 0x0 0x11a 0x4 0x12 0x0 0x0 0x12 0x2 0x0 0x12 0x1 0x0 0x12 0x3 0x0>;
			memory-region = <0x11>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,mas-crypto = <0xe>;
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x5>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x13 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x0>;
			reg = <0xab00000 0x100>;
			vdd_lpi_cx-supply = <0xf>;
			vdd_lpi_mx-supply = <0x10>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "l2";
				qcom,psci-mode-mask = <0xf>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "l2-wfi";
					qcom,entry-latency-us = <0x26>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x59>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "l2-rail-pc";
					qcom,entry-latency-us = <0x320>;
					qcom,exit-latency-us = <0x846>;
					qcom,is-reset;
					qcom,min-child-idx = <0x1>;
					qcom,min-residency-us = <0x1cd0>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x4>;
					reg = <0x1>;
				};

				qcom,pm-cpu {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x5 0x6 0x7 0x8>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x31>;
						qcom,exit-latency-us = <0x2a>;
						qcom,min-residency-us = <0x5b>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,entry-latency-us = <0x122>;
						qcom,exit-latency-us = <0x178>;
						qcom,is-reset;
						qcom,min-residency-us = <0x49e>;
						qcom,psci-cpu-mode = <0x3>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};
				};
			};
		};

		qcom,mdss_dsi0_ctrl {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x50 0x3 0x50 0x4 0x50 0x6 0x50 0xd 0x50 0xe 0x50 0x7>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			interrupt-parent = <0x1ad>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x1db>;
			reg = <0x5e94000 0x400 0x5f08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x1ae>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x140500>;
					qcom,supply-min-voltage = <0x12cc80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi0_pll {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x50 0x1>;
			compatible = "qcom,mdss_dsi_pll_14nm";
			gdsc-supply = <0xbf>;
			label = "MDSS DSI 0 PLL";
			memory-region = <0x1af>;
			phandle = <0x1dd>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0x5e94400 0x588 0x5f03000 0x8 0x5e94200 0x100>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v2.0";
			label = "dsi-phy-0";
			phandle = <0x1dc>;
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
			reg = <0x5e94400 0x588 0x5e01400 0x100 0x5e94200 0x100>;
			reg-names = "dsi_phy", "phy_clamp_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x38>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-off-min-voltage = <0x10>;
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp {
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x0 0x16e36000 0x124f800 0x16e36000>;
			clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk", "iface_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x0 0xf424000 0x124f800 0xb71b000>;
			clocks = <0xd 0x47 0xd 0x4a 0xd 0x4b 0xd 0x49 0x50 0x1 0x50 0x9 0x50 0xf 0x50 0xb>;
			compatible = "qcom,sde-kms";
			connectors = <0x1aa>;
			interrupt-controller;
			interrupts = <0x0 0xba 0x4>;
			phandle = <0x1ad>;
			qcom,sde-axi-bus-width = <0x10>;
			qcom,sde-cdp-setting = <0x1 0x0>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0x0 0x0 0x0 0x0>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0xfe4>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-intf-off = <0x0 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-max-bw-high-kbps = <0x2932e0>;
			qcom,sde-max-bw-low-kbps = <0x2932e0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-max-per-pipe-bw-kbps = <0x2932e0 0x2932e0>;
			qcom,sde-min-core-ib-kbps = <0x13d620>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x4>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-num-mnoc-ports = <0x1>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-secure-sid-mask = <0x421>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x2008>;
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x2c 0xc125ba4 0x20>;
			reg-names = "mdp_phys", "vbif_phys", "sid_phys", "sde_imem_phys";
			sde-vdd-supply = <0xbf>;

			qcom,mdss_dsi_nt36525_truly_video {
				phandle = <0xe4>;
				pwms = <0x1ac 0x0 0x0>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x1ded4000 0x1e0d2c00 0x1e2d1800 0x1e4d0400>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-vfp";
				qcom,dsi-phy-num = <0x0>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0";
				qcom,dsi-supported-dfps-list = <0x3c 0x37 0x30>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-name = "nt36525 video mode dsi truly panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xa>;
				qcom,mdss-dsi-t-clk-pre = <0x21>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-pan-physical-width-dimension = <0x41>;
				qcom,panel-supply-entries = <0x1ab>;
				qcom,platform-en-gpio = <0x4e 0x69 0x0>;
				qcom,platform-reset-gpio = <0x4e 0x52 0x0>;
				qcom,platform-reset-gpio-always-on;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x0>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,mdss-dsi-h-back-porch = <0x58>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 05 a9 15 01 00 00 00 00 02 07 73 15 01 00 00 00 00 02 08 c1 15 01 00 00 00 00 02 0e 87 15 01 00 00 00 00 02 0f 55 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 69 a9 15 01 00 00 00 00 02 6d 33 15 01 00 00 00 00 02 89 64 15 01 00 00 00 00 02 8a 64 15 01 00 00 00 00 02 8b 64 15 01 00 00 00 00 02 8c 64 15 01 00 00 00 00 02 95 eb 15 01 00 00 00 00 02 96 eb 15 01 00 00 00 00 02 ff 23 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 12 ab 15 01 00 00 00 00 02 15 f5 15 01 00 00 00 00 02 16 0b 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 02 05 15 01 00 00 00 00 02 03 05 15 01 00 00 00 00 02 04 9f 15 01 00 00 00 00 02 05 9f 15 01 00 00 00 00 02 06 9e 15 01 00 00 00 00 02 07 9e 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 09 03 15 01 00 00 00 00 02 0a 0d 15 01 00 00 00 00 02 0b 0e 15 01 00 00 00 00 02 0c 0f 15 01 00 00 00 00 02 0d 10 15 01 00 00 00 00 02 0e 11 15 01 00 00 00 00 02 0f 12 15 01 00 00 00 00 02 10 13 15 01 00 00 00 00 02 11 04 15 01 00 00 00 00 02 12 04 15 01 00 00 00 00 02 18 05 15 01 00 00 00 00 02 19 05 15 01 00 00 00 00 02 1a 9f 15 01 00 00 00 00 02 1b 9f 15 01 00 00 00 00 02 1c 9e 15 01 00 00 00 00 02 1d 9e 15 01 00 00 00 00 02 1e 0c 15 01 00 00 00 00 02 1f 03 15 01 00 00 00 00 02 20 0d 15 01 00 00 00 00 02 21 0e 15 01 00 00 00 00 02 22 0f 15 01 00 00 00 00 02 23 10 15 01 00 00 00 00 02 24 11 15 01 00 00 00 00 02 25 12 15 01 00 00 00 00 02 26 13 15 01 00 00 00 00 02 27 04 15 01 00 00 00 00 02 28 04 15 01 00 00 00 00 02 2f 0c 15 01 00 00 00 00 02 30 40 15 01 00 00 00 00 02 33 40 15 01 00 00 00 00 02 34 0c 15 01 00 00 00 00 02 37 77 15 01 00 00 00 00 02 3a 9a 15 01 00 00 00 00 02 3b 95 15 01 00 00 00 00 02 3d 92 15 01 00 00 00 00 02 4d 15 15 01 00 00 00 00 02 4e 26 15 01 00 00 00 00 02 4f 37 15 01 00 00 00 00 02 50 48 15 01 00 00 00 00 02 51 84 15 01 00 00 00 00 02 52 73 15 01 00 00 00 00 02 53 62 15 01 00 00 00 00 02 54 51 15 01 00 00 00 00 02 55 86 15 01 00 00 00 00 02 56 78 15 01 00 00 00 00 02 5a 9a 15 01 00 00 00 00 02 5b 95 15 01 00 00 00 00 02 5c 8f 15 01 00 00 00 00 02 5d 0a 15 01 00 00 00 00 02 5e 10 15 01 00 00 00 00 02 60 80 15 01 00 00 00 00 02 61 7c 15 01 00 00 00 00 02 64 11 15 01 00 00 00 00 02 85 11 15 01 00 00 00 00 02 92 ad 15 01 00 00 00 00 02 93 08 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 ab 00 15 01 00 00 00 00 02 ad 00 15 01 00 00 00 00 02 b0 05 15 01 00 00 00 00 02 b1 a9 15 01 00 00 00 00 02 ff 25 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 0a 82 15 01 00 00 00 00 02 0b 9c 15 01 00 00 00 00 02 0c 01 15 01 00 00 00 00 02 17 82 15 01 00 00 00 00 02 18 06 15 01 00 00 00 00 02 19 0f 15 01 00 00 00 00 02 1f 9a 15 01 00 00 00 00 02 20 95 15 01 00 00 00 00 02 23 05 15 01 00 00 00 00 02 24 a9 15 01 00 00 00 00 02 26 9a 15 01 00 00 00 00 02 27 95 15 01 00 00 00 00 02 2a 05 15 01 00 00 00 00 02 2b a9 15 01 00 00 00 00 02 2f 80 15 01 00 00 00 00 02 40 10 15 01 00 00 00 00 02 41 80 15 01 00 00 00 00 02 42 a6 15 01 00 00 00 00 02 43 95 15 01 00 00 00 00 02 46 05 15 01 00 00 00 00 02 47 a9 15 01 00 00 00 00 02 4c 95 15 01 00 00 00 00 02 4e 95 15 01 00 00 00 00 02 4f a6 15 01 00 00 00 00 02 50 95 15 01 00 00 00 00 02 53 05 15 01 00 00 00 00 02 54 a9 15 01 00 00 00 00 02 55 05 15 01 00 00 00 00 02 56 a9 15 01 00 00 00 00 02 5a 80 15 01 00 00 00 00 02 5b 80 15 01 00 00 00 00 02 5d 9a 15 01 00 00 00 00 02 5e 95 15 01 00 00 00 00 02 5f 9a 15 01 00 00 00 00 02 60 95 15 01 00 00 00 00 02 61 9a 15 01 00 00 00 00 02 62 95 15 01 00 00 00 00 02 65 05 15 01 00 00 00 00 02 66 a9 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 04 42 15 01 00 00 00 00 02 06 ff 15 01 00 00 00 00 02 0c 0b 15 01 00 00 00 00 02 0d 01 15 01 00 00 00 00 02 0e 02 15 01 00 00 00 00 02 0f 06 15 01 00 00 00 00 02 10 07 15 01 00 00 00 00 02 13 24 15 01 00 00 00 00 02 14 88 15 01 00 00 00 00 02 16 81 15 01 00 00 00 00 02 19 15 15 01 00 00 00 00 02 1a 0d 15 01 00 00 00 00 02 1b 12 15 01 00 00 00 00 02 1c 82 15 01 00 00 00 00 02 1e ad 15 01 00 00 00 00 02 1f ad 15 01 00 00 00 00 02 24 00 15 01 00 00 00 00 02 2f 04 15 01 00 00 00 00 02 30 ad 15 01 00 00 00 00 02 31 11 15 01 00 00 00 00 02 32 11 15 01 00 00 00 00 02 34 04 15 01 00 00 00 00 02 35 ad 15 01 00 00 00 00 02 36 81 15 01 00 00 00 00 02 37 67 15 01 00 00 00 00 02 38 11 15 01 00 00 00 00 02 3f 10 15 01 00 00 00 00 02 40 ad 15 01 00 00 00 00 02 58 d6 15 01 00 00 00 00 02 59 d6 15 01 00 00 00 00 02 5a d6 15 01 00 00 00 00 02 5b ad 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d 26 15 01 00 00 00 00 02 5e 10 15 01 00 00 00 00 02 63 9a 15 01 00 00 00 00 02 64 95 15 01 00 00 00 00 02 65 9a 15 01 00 00 00 00 02 66 95 15 01 00 00 00 00 02 67 9a 15 01 00 00 00 00 02 68 95 15 01 00 00 00 00 02 6b 00 15 01 00 00 00 00 02 6d 00 15 01 00 00 00 00 02 70 05 15 01 00 00 00 00 02 71 d2 15 01 00 00 00 00 02 73 9a 15 01 00 00 00 00 02 74 95 15 01 00 00 00 00 02 77 05 15 01 00 00 00 00 02 78 d2 15 01 00 00 00 00 02 7a 9a 15 01 00 00 00 00 02 7b 95 15 01 00 00 00 00 02 7e 05 15 01 00 00 00 00 02 7f d2 15 01 00 00 00 00 02 82 9a 15 01 00 00 00 00 02 83 95 15 01 00 00 00 00 02 84 9a 15 01 00 00 00 00 02 85 95 15 01 00 00 00 00 02 86 9a 15 01 00 00 00 00 02 87 95 15 01 00 00 00 00 02 8a 05 15 01 00 00 00 00 02 8b a9 15 01 00 00 00 00 02 8f 00 15 01 00 00 00 00 02 90 00 15 01 00 00 00 00 02 92 05 15 01 00 00 00 00 02 93 f0 15 01 00 00 00 00 02 99 0d 15 01 00 00 00 00 02 9a 36 15 01 00 00 00 00 02 9b 0c 15 01 00 00 00 00 02 9c 9e 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 14 55 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 9e 00 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b1 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 b2 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d b3 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 29 01 00 00 00 00 11 b4 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b5 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 b6 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d b7 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 29 01 00 00 00 00 11 b8 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b9 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 ba 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d bb 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 11 b0 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b1 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 b2 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d b3 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 29 01 00 00 00 00 11 b4 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b5 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 b6 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d b7 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 29 01 00 00 00 00 11 b8 00 00 00 2e 00 65 00 8c 00 aa 00 c4 00 da 00 ed 29 01 00 00 00 00 11 b9 00 fe 01 36 01 5c 01 99 01 c3 02 03 02 33 02 34 29 01 00 00 00 00 11 ba 02 64 02 98 02 c0 02 f1 03 10 03 47 03 53 03 64 29 01 00 00 00 00 0d bb 03 76 03 8c 03 a6 03 c3 03 d9 03 ff 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 03 05 01 00 00 96 00 02 11 00 05 01 00 00 00 00 02 29 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x5f0>;
						qcom,mdss-dsi-panel-phy-timings = <0x1f1b0506 0x30204a0 0x1f1b0506 0x30204a0 0x1f1b0506 0x30204a0 0x1f1b0506 0x30204a0 0x1f100406 0x30204a0>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-back-porch = <0x4>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x4>;
					};
				};
			};

			qcom,mdss_dsi_td4330_truly_v2_cmd {
				phandle = <0xe6>;
				pwms = <0x1ac 0x0 0x0>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-phy-num = <0x0>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-panel-name = "td4330 v2 cmd mode dsi truly panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xe>;
				qcom,mdss-dsi-t-clk-pre = <0x36>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,panel-supply-entries = <0x1ab>;
				qcom,platform-en-gpio = <0x4e 0x69 0x0>;
				qcom,platform-reset-gpio = <0x4e 0x52 0x0>;
				qcom,platform-te-gpio = <0x4e 0x51 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x0>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-h-back-porch = <0x50>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 0d b6 30 6b 00 06 03 0a 13 1a 6c 18 19 02 29 01 00 00 00 00 05 b7 40 00 00 00 29 01 00 00 00 00 08 b8 57 3d 19 be 1e 0a 0a 29 01 00 00 00 00 08 b9 6f 3d 28 be 3c 14 0a 29 01 00 00 00 00 08 ba b5 33 41 be 64 23 0a 29 01 00 00 00 00 0c bb 44 26 c3 1f 19 06 03 c0 00 00 10 29 01 00 00 00 00 0c bc 32 4c c3 52 32 1f 03 f2 00 00 13 29 01 00 00 00 00 0c bd 24 68 c3 aa 3f 32 03 ff 00 00 25 29 01 00 00 00 00 0d be 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0d c0 00 dc 00 dc 04 08 e8 00 04 00 03 78 29 01 00 00 00 00 24 c1 30 00 00 11 11 00 00 00 22 00 05 20 fa 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 79 c2 06 e0 6e 01 03 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 00 00 00 00 04 a0 c9 00 00 00 00 00 00 48 eb 00 00 01 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 00 00 00 00 00 00 dc 00 00 00 00 04 00 08 ef 00 00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 6d c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 aa aa aa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 62 c4 00 4c 00 3f 00 83 00 00 87 86 85 84 00 00 00 00 00 61 5d 5f 00 5e 60 62 00 00 00 02 00 83 00 00 87 86 85 84 00 00 00 00 00 61 5d 5f 00 5e 60 62 ff ff ff ff ff ff 00 0f 0e 00 0f 0e 00 00 00 00 00 00 00 0f ee 00 0f ee 00 00 e0 00 00 e0 0e 00 00 00 0e 00 00 00 00 00 ff 57 00 00 00 00 00 00 00 29 01 00 00 00 00 06 c5 08 00 00 00 00 29 01 00 00 00 00 3a c6 02 0a 08 fc ff ff ff 00 00 13 01 f0 0c 06 01 43 43 43 00 00 00 01 77 09 28 28 06 01 43 43 43 00 00 00 01 61 00 00 00 1c 01 00 00 00 00 00 00 00 00 00 00 00 00 20 20 00 00 29 01 00 00 00 00 4d c7 00 00 00 e0 01 e9 02 7e 02 05 02 90 02 f6 02 40 02 5c 02 77 02 c8 02 1b 02 5b 02 bd 02 27 02 c3 03 54 03 d8 03 ff 00 00 00 e0 01 e9 02 7e 02 05 02 90 02 f6 02 40 02 5c 02 77 02 c8 02 1b 02 5b 02 bd 02 27 02 c3 03 54 03 d8 03 ff 29 01 00 00 00 00 42 c8 41 00 ff fa 00 ff 00 00 fe f6 fe e9 00 00 ff f7 fb e1 00 00 00 00 00 ff 00 00 ff fa 00 ff 00 fe f6 fe e9 00 ff f7 fb e1 00 00 00 00 ff 00 ff fa 00 ff 00 fe f6 fe e9 00 ff f7 fb e1 00 00 00 00 ff 29 01 00 00 00 00 19 c9 00 ff fa 00 ff 00 00 fe f6 fe e9 00 00 ff f7 fb e1 00 00 00 00 00 ff 00 29 01 00 00 00 00 42 ca 1c fc fc fc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0b cc 00 00 4d 8b 55 4d 8b aa 4d 8b 29 01 00 00 00 00 02 cd 00 29 01 00 00 00 00 24 ce 5d 40 49 53 59 5e 63 68 6e 74 7e 8a 98 a8 bb d0 e7 ff 04 00 04 04 42 04 69 5a 40 11 f4 00 00 84 fa 00 00 29 01 00 00 00 00 07 cf 00 00 80 46 61 00 29 01 00 00 00 00 12 d0 f6 95 11 b1 55 cf 00 f6 d3 11 f0 01 12 cf 02 20 11 29 01 00 00 00 00 23 d1 d3 d3 33 33 07 03 3b 33 77 37 77 37 35 77 07 77 f7 33 73 07 33 33 03 33 1b 03 32 3d 0a 30 13 13 20 00 29 01 00 00 00 00 05 d2 00 00 07 00 29 01 00 00 00 00 9a d3 03 00 00 00 00 00 00 0f 00 57 00 00 32 00 00 1a 70 01 19 80 01 01 f0 02 00 e0 06 ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff 29 01 00 00 00 00 05 e5 03 00 00 00 29 01 00 00 00 00 09 d5 02 42 02 42 02 dc 02 dc 29 01 00 00 00 00 02 d6 c0 29 01 00 00 00 00 32 d7 21 10 52 52 00 b6 04 fd 00 b6 04 fd 00 82 80 83 84 85 83 80 84 45 85 85 85 87 04 06 02 04 04 07 10 0c 0b 0a 0a 07 06 00 08 00 00 00 00 00 00 00 00 29 01 00 00 00 00 05 dd 30 06 23 65 29 01 00 00 00 00 0d de 00 00 00 0f ff 00 00 00 00 00 00 10 29 01 00 00 00 00 02 e3 ff 29 01 00 00 00 00 07 e6 00 00 00 00 00 00 29 01 00 00 00 00 0b e7 50 04 00 00 00 00 00 00 00 00 29 01 00 00 00 00 05 e8 00 01 23 00 29 01 00 00 00 00 1e ea 01 02 47 80 47 00 00 00 05 00 13 60 02 47 80 47 00 00 00 00 13 60 00 11 00 30 10 21 02 29 01 00 00 00 00 08 eb 00 00 00 00 01 00 11 29 01 00 00 00 00 04 ec 00 00 00 29 01 00 00 00 00 21 ed 01 01 02 02 02 02 00 00 00 00 00 00 0a 00 00 00 00 10 00 18 00 18 00 b0 00 00 00 00 00 da 10 00 29 01 00 00 00 00 61 ee 03 0f 00 00 00 00 40 1f 00 00 0f f2 3f 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 01 00 09 01 8c d8 ef 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 1f 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 8c ef 00 70 4a 08 d0 00 00 00 00 3c 3c 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 70 4a 08 d0 00 00 00 00 3c 3c 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 08 ec 50 10 00 10 00 0a 0a 00 00 00 00 10 0f 00 03 51 00 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 08 ec 29 01 00 00 00 00 02 b0 03 29 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 03 51 ff f0 39 01 00 00 00 00 02 53 0c 39 01 00 00 00 00 02 55 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 08 e7 05 01 00 00 ff 00 02 29 00 05 01 00 00 ff 00 02 11 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x8e8>;
						qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
						qcom,mdss-dsi-panel-phy-timings = <0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x261f090b 0x60204a0>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0xd>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,panel-roi-alignment = <0x28 0x28 0x28 0x28 0x28 0x28>;
						qcom,partial-update-enabled = "single_roi";
						qcom,video-to-cmd-mode-post-switch-commands = [15 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 05 b7 40 00 00 00];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
					};

					timing@1 {
						qcom,cmd-to-video-mode-post-switch-commands = [15 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 05 b7 51 00 00 00];
						qcom,cmd-to-video-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,default-topology-index = <0x0>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,mdss-dsi-h-back-porch = <0x28>;
						qcom,mdss-dsi-h-front-porch = <0x28>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 0d b6 30 6b 00 06 03 0a 13 1a 6c 18 19 02 29 01 00 00 00 00 05 b7 51 00 00 00 29 01 00 00 00 00 08 b8 57 3d 19 be 1e 0a 0a 29 01 00 00 00 00 08 b9 6f 3d 28 be 3c 14 0a 29 01 00 00 00 00 08 ba b5 33 41 be 64 23 0a 29 01 00 00 00 00 0c bb 44 26 c3 1f 19 06 03 c0 00 00 10 29 01 00 00 00 00 0c bc 32 4c c3 52 32 1f 03 f2 00 00 13 29 01 00 00 00 00 0c bd 24 68 c3 aa 3f 32 03 ff 00 00 25 29 01 00 00 00 00 0d be 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0d c0 00 dc 00 dc 04 08 e8 00 04 00 03 78 29 01 00 00 00 00 24 c1 30 00 00 11 11 00 00 00 22 00 05 20 fa 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 79 c2 06 e0 6e 01 03 00 02 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 00 00 00 00 04 a0 c9 00 00 00 00 00 00 48 eb 00 00 01 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 11 00 00 00 00 00 00 dc 00 00 00 00 04 00 08 ef 00 00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 6d c3 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 aa aa aa 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 62 c4 00 4c 00 3f 00 83 00 00 87 86 85 84 00 00 00 00 00 61 5d 5f 00 5e 60 62 00 00 00 02 00 83 00 00 87 86 85 84 00 00 00 00 00 61 5d 5f 00 5e 60 62 ff ff ff ff ff ff 00 0f 0e 00 0f 0e 00 00 00 00 00 00 00 0f ee 00 0f ee 00 00 e0 00 00 e0 0e 00 00 00 0e 00 00 00 00 00 ff 57 00 00 00 00 00 00 00 29 01 00 00 00 00 06 c5 08 00 00 00 00 29 01 00 00 00 00 3a c6 02 0a 08 fc ff ff ff 00 00 13 01 f0 0c 06 01 43 43 43 00 00 00 01 77 09 28 28 06 01 43 43 43 00 00 00 01 61 00 00 00 1c 01 00 00 00 00 00 00 00 00 00 00 00 00 20 20 00 00 29 01 00 00 00 00 4d c7 00 00 00 e0 01 e9 02 7e 02 05 02 90 02 f6 02 40 02 5c 02 77 02 c8 02 1b 02 5b 02 bd 02 27 02 c3 03 54 03 d8 03 ff 00 00 00 e0 01 e9 02 7e 02 05 02 90 02 f6 02 40 02 5c 02 77 02 c8 02 1b 02 5b 02 bd 02 27 02 c3 03 54 03 d8 03 ff 29 01 00 00 00 00 42 c8 41 00 ff fa 00 ff 00 00 fe f6 fe e9 00 00 ff f7 fb e1 00 00 00 00 00 ff 00 00 ff fa 00 ff 00 fe f6 fe e9 00 ff f7 fb e1 00 00 00 00 ff 00 ff fa 00 ff 00 fe f6 fe e9 00 ff f7 fb e1 00 00 00 00 ff 29 01 00 00 00 00 19 c9 00 ff fa 00 ff 00 00 fe f6 fe e9 00 00 ff f7 fb e1 00 00 00 00 00 ff 00 29 01 00 00 00 00 42 ca 1c fc fc fc 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0b cc 00 00 4d 8b 55 4d 8b aa 4d 8b 29 01 00 00 00 00 02 cd 00 29 01 00 00 00 00 24 ce 5d 40 49 53 59 5e 63 68 6e 74 7e 8a 98 a8 bb d0 e7 ff 04 00 04 04 42 04 69 5a 40 11 f4 00 00 84 fa 00 00 29 01 00 00 00 00 07 cf 00 00 80 46 61 00 29 01 00 00 00 00 12 d0 f6 95 11 b1 55 cf 00 f6 d3 11 f0 01 12 cf 02 20 11 29 01 00 00 00 00 23 d1 d3 d3 33 33 07 03 3b 33 77 37 77 37 35 77 07 77 f7 33 73 07 33 33 03 33 1b 03 32 3d 0a 30 13 13 20 00 29 01 00 00 00 00 05 d2 00 00 07 00 29 01 00 00 00 00 9a d3 03 00 00 00 00 00 00 0f 00 57 00 00 32 00 00 1a 70 01 19 80 01 01 f0 02 00 e0 06 ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff ff f7 ff 29 01 00 00 00 00 05 e5 03 00 00 00 29 01 00 00 00 00 09 d5 02 42 02 42 02 dc 02 dc 29 01 00 00 00 00 02 d6 c0 29 01 00 00 00 00 32 d7 21 10 52 52 00 b6 04 fd 00 b6 04 fd 00 82 80 83 84 85 83 80 84 45 85 85 85 87 04 06 02 04 04 07 10 0c 0b 0a 0a 07 06 00 08 00 00 00 00 00 00 00 00 29 01 00 00 00 00 05 dd 30 06 23 65 29 01 00 00 00 00 0d de 00 00 00 0f ff 00 00 00 00 00 00 10 29 01 00 00 00 00 02 e3 ff 29 01 00 00 00 00 07 e6 00 00 00 00 00 00 29 01 00 00 00 00 0b e7 50 04 00 00 00 00 00 00 00 00 29 01 00 00 00 00 05 e8 00 01 23 00 29 01 00 00 00 00 1e ea 01 02 47 80 47 00 00 00 05 00 12 60 02 47 80 47 00 00 00 00 13 60 00 11 00 30 10 21 02 29 01 00 00 00 00 08 eb 00 00 00 00 01 00 11 29 01 00 00 00 00 04 ec 00 00 00 29 01 00 00 00 00 21 ed 01 01 02 02 02 02 00 00 00 00 00 00 0a 00 00 00 00 10 00 18 00 18 00 b0 00 00 00 00 00 da 10 00 29 01 00 00 00 00 61 ee 03 0f 00 00 00 00 40 1f 00 00 0f f2 3f 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 01 00 09 01 8c d8 ef 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 1f 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 8c ef 00 70 4a 08 d0 00 00 00 00 3c 3c 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 70 4a 08 d0 00 00 00 00 3c 3c 3c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 08 ec 50 10 00 10 00 0a 0a 00 00 00 00 10 0f 00 03 51 00 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 08 ec 29 01 00 00 00 00 02 b0 03 29 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 02 d6 00 39 01 00 00 00 00 03 51 ff f0 39 01 00 00 00 00 02 53 0c 39 01 00 00 00 00 02 55 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 08 e7 05 01 00 00 ff 00 02 29 00 05 01 00 00 ff 00 02 11 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x8e8>;
						qcom,mdss-dsi-panel-phy-timings = <0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x251f090a 0x60304a0>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x6>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-video-mode;
					};
				};
			};

			qcom,mdss_dsi_td4330_truly_v2_video {
				phandle = <0xe5>;
				pwms = <0x1ac 0x0 0x0>;
				qcom,bl-pmic-pwm-period-usecs = <0x64>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-phy-num = <0x0>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-name = "td4330 v2 video mode dsi truly panel";
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xe>;
				qcom,mdss-dsi-t-clk-pre = <0x35>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x95>;
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,panel-supply-entries = <0x1ab>;
				qcom,platform-en-gpio = <0x4e 0x69 0x0>;
				qcom,platform-reset-gpio = <0x4e 0x52 0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,default-topology-index = <0x0>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,mdss-dsi-h-back-porch = <0x44>;
						qcom,mdss-dsi-h-front-porch = <0x5c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = <0x39000000 0x5f1 0x5a5a5a5a 0x39000000 0x5b0 0x3c201 0x39000000 0x2c2 0x44390000 0x5 0xb00001d8 0x1390000 0x2 0xd8013900 0x6400 0x5f1a5a5 0xa5a50501 0x1400 0x2110039 0x0 0x5f15a 0x5a5a5a39 0x0 0x5b000 0x3c20139 0x0 0x2c211 0x39000000 0x5f1 0xa5a5a5a5 0x39000000 0x5f1 0x5a5a5a5a 0x39000000 0x260 0x21390000 0x2 0xf7073900 0x0 0x5f1a5a5 0xa5a53900 0x1400 0x5f15a5a 0x5a5a3900 0x0 0x5b0002c 0x3900 0x0 0x11e00003 0xc2078503 0x39056d05 0x5106c312 0x9e443900 0x0 0x5b00041 0x3900 0x0 0x2e01339 0x0 0x5f1a5 0xa5a5a539 0x0 0x5f15a 0x5a5a5a39 0x0 0x3b201 0x31390000 0x5 0xf1a5a5a5 0xa5390000 0x5 0xf15a5a5a 0x5a390000 0x5 0xb0000db2 0x1390000 0x2 0xb2203900 0x0 0x5b0000c 0xb2013900 0x0 0x2b23039 0x0 0x5f1a5 0xa5a5a539 0x0 0x25320 0x39000000 0x351 0x7ff3900 0x7800 0x2f70705 0x100000a 0x22900>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-panel-phy-timings = <0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x2520090a 0x60304a0 0x251f090a 0x60304a0>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0xa>;
						qcom,mdss-dsi-v-front-porch = <0x14>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
					};

					timing@1 {
						qcom,default-topology-index = <0x0>;
						qcom,display-topology = <0x1 0x0 0x1>;
						qcom,mdss-dsi-panel-phy-timings = <0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x2620090b 0x60204a0 0x261f090b 0x60204a0>;
					};
				};
			};

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "sde-vdd";
					reg = <0x0>;
				};
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x493e00 0x16 0x200 0x0 0x493e00>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x1 0x2932e0 0x9 0x2932e0 0x2 0x2932e0 0xa 0x2932e0 0x4 0x2932e0 0xc 0x2932e0>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig", "dma";
					qcom,sde-limit-ids = <0x1 0x2>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x1 0x870 0x2 0x870>;
				};
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0xc 0x421 0x0>;
				phandle = <0x367>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_sde_unsec_cb {
				compatible = "qcom,smmu_sde_unsec";
				iommus = <0xc 0x420 0x2>;
				phandle = <0x366>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-earlymap;
				qcom,iommu-faults = "non-fatal";
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x205>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@4403000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x330>;
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x5b>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x15b>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0xc 0x1c1 0x0>;
				phandle = <0x2ba>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x15c>;

				bolero-cdc {
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xf2 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x158>;
					qcom,bolero-version = <0x5>;
					qcom,num-macros = <0x3>;

					bolero-clk-rsc-mngr {
						clock-names = "tx_core_clk", "tx_npl_clk", "rx_core_clk", "rx_npl_clk", "va_core_clk", "va_npl_clk";
						clocks = <0x109 0x0 0x10a 0x0 0x10b 0x0 0x10c 0x0 0x10d 0x0 0x10e 0x0>;
						compatible = "qcom,bolero-clk-rsc-mngr";
						qcom,fs-gen-sequence = <0x3000 0x1 0x3004 0x1 0x3080 0x2>;
						qcom,rx_mclk_mode_muxsel = <0xa5640d8>;
						qcom,va_mclk_mode_muxsel = <0xa7a0000>;
					};

					rouleur-codec {
						cdc-pa-vpos-supply = <0x114>;
						cdc-vdd-cp-supply = <0x114>;
						cdc-vdd-io-supply = <0x6a>;
						cdc-vdd-mic-bias-supply = <0x6c>;
						compatible = "qcom,rouleur-codec";
						phandle = <0x15a>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0x708>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-on-demand-supplies = "cdc-pa-vpos";
						qcom,cdc-pa-vpos-current = <0x249f00>;
						qcom,cdc-pa-vpos-voltage = <0x1f20c0 0x1f20c0>;
						qcom,cdc-static-supplies = "cdc-vdd-cp", "cdc-vdd-io", "cdc-vdd-mic-bias";
						qcom,cdc-vdd-cp-current = <0x493e0>;
						qcom,cdc-vdd-cp-voltage = <0x1f20c0 0x1f20c0>;
						qcom,cdc-vdd-io-current = <0x2710>;
						qcom,cdc-vdd-io-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-mic-bias-current = <0xc350>;
						qcom,cdc-vdd-mic-bias-lpm-supported = <0x1>;
						qcom,cdc-vdd-mic-bias-voltage = <0x2dc6c0 0x326a40>;
						qcom,foundry-id-reg = <0x704d>;
						qcom,pmic-spmi-node = <0x111>;
						qcom,rx-slave = <0x112>;
						qcom,rx_swr_ch_map = <0x0 0x9 0x1 0x0 0x9 0x0 0xa 0x2 0x0 0xa 0x1 0xb 0x1 0x0 0xb 0x1 0xc 0x2 0x0 0xc>;
						qcom,split-codec = <0x1>;
						qcom,tx-slave = <0x113>;
						qcom,tx_swr_ch_map = <0x0 0x12 0x1 0x0 0x12 0x0 0x13 0x2 0x0 0x13 0x0 0x16 0x4 0x0 0x14 0x0 0x11 0x8 0x0 0x15 0x1 0x16 0x1 0x0 0x16 0x1 0x17 0x2 0x0 0x17 0x1 0x12 0x4 0x0 0x18 0x1 0x11 0x8 0x0 0x19>;
						qcom,wcd-reset-reg = <0xf3db>;
					};

					rx-macro@0a600000 {
						clock-names = "rx_core_clk", "rx_npl_clk";
						clocks = <0x10b 0x0 0x10c 0x0>;
						compatible = "qcom,rx-macro";
						phandle = <0x329>;
						qcom,default-clk-id = <0x0>;
						qcom,rx-bcl-pmic-params = [00 04 3e];
						qcom,rx-swr-gpios = <0x110>;
						qcom,rx_mclk_mode_muxsel = <0xa5640d8>;
						reg = <0xa600000 0x0>;

						rx_swr_master {
							#address-cells = <0x2>;
							#size-cells = <0x0>;
							clock-names = "lpass_audio_hw_vote";
							clocks = <0xf2 0x0>;
							compatible = "qcom,swr-mstr";
							interrupt-names = "swr_master_irq";
							interrupts = <0x0 0x129 0x4>;
							phandle = <0x32a>;
							qcom,disable-div2-clk-switch = <0x1>;
							qcom,mipi-sdw-block-packing-mode = <0x1>;
							qcom,swr-clock-stop-mode0 = <0x1>;
							qcom,swr-num-dev = <0x1>;
							qcom,swr-num-ports = <0x5>;
							qcom,swr-port-mapping = <0x1 0x9 0x1 0x1 0xa 0x2 0x2 0xd 0x1 0x3 0xb 0x1 0x3 0xc 0x2 0x4 0xe 0x1 0x5 0xf 0x1 0x5 0x10 0x2>;
							qcom,swr_master_id = <0x2>;
							qcom,swrm-hctl-reg = <0xa6a9098>;
							swrm-io-base = <0xa610000 0x0>;

							rouleur-rx-slave {
								compatible = "qcom,rouleur-slave";
								phandle = <0x112>;
								reg = <0xc 0x1170224>;
							};
						};
					};

					tx-macro@0a620000 {
						clock-names = "tx_core_clk", "tx_npl_clk";
						clocks = <0x109 0x0 0x10a 0x0>;
						compatible = "qcom,tx-macro";
						phandle = <0x32b>;
						qcom,is-used-swr-gpio = <0x0>;
						qcom,tx-dmic-sample-rate = <0x249f00>;
						reg = <0xa620000 0x0>;
					};

					va-macro@0a730000 {
						clock-names = "lpass_audio_hw_vote";
						clocks = <0xf2 0x0>;
						compatible = "qcom,va-macro";
						phandle = <0x327>;
						qcom,default-clk-id = <0x0>;
						qcom,is-used-swr-gpio = <0x1>;
						qcom,va-clk-mux-select = <0x1>;
						qcom,va-dmic-sample-rate = <0x927c0>;
						qcom,va-island-mode-muxsel = <0xa7a0000>;
						qcom,va-swr-gpios = <0x10f>;
						reg = <0xa730000 0x0>;

						va_swr_master {
							#address-cells = <0x2>;
							#size-cells = <0x0>;
							clock-names = "lpass_audio_hw_vote";
							clocks = <0xf2 0x0>;
							compatible = "qcom,swr-mstr";
							interrupt-names = "swr_master_irq", "swr_wake_irq";
							interrupts = <0x0 0x128 0x4 0x0 0x4f 0x4>;
							phandle = <0x328>;
							qcom,mipi-sdw-block-packing-mode = <0x1>;
							qcom,swr-clock-stop-mode0 = <0x1>;
							qcom,swr-mstr-irq-wakeup-capable = <0x1>;
							qcom,swr-num-dev = <0x1>;
							qcom,swr-num-ports = <0x3>;
							qcom,swr-port-mapping = <0x1 0x12 0x1 0x1 0x13 0x2 0x1 0x14 0x4 0x1 0x15 0x8 0x2 0x16 0x1 0x2 0x17 0x2 0x2 0x18 0x4 0x2 0x19 0x8 0x3 0x1a 0x1 0x3 0x1b 0x2 0x3 0x1c 0x4 0x3 0x1d 0x8>;
							qcom,swr-wakeup-required = <0x1>;
							qcom,swr_master_id = <0x3>;
							qcom,swrm-hctl-reg = <0xa7ec100>;
							swrm-io-base = <0xa740000 0x0>;

							rouleur-tx-slave {
								compatible = "qcom,rouleur-slave";
								phandle = <0x113>;
								reg = <0xc 0x1170223>;
							};
						};
					};
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x154>;
					pinctrl-0 = <0xf3 0xf4>;
					pinctrl-1 = <0xf5 0xf6>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x155>;
					pinctrl-0 = <0xf7 0xf8>;
					pinctrl-1 = <0xf9 0xfa>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				lpi_pinctrl@0a7c0000 {
					#gpio-cells = <0x2>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0xf2 0x0>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x15d>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x14>;
					qcom,num-gpios = <0x13>;
					qcom,slew-reg = <0xa95a000 0x0>;
					reg = <0xa7c0000 0x0>;

					dmic01_clk_active {
						phandle = <0xf3>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_clk_sleep {
						phandle = <0xf5>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio6";
						};

						mux {
							function = "func1";
							pins = "gpio6";
						};
					};

					dmic01_data_active {
						phandle = <0xf4>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio7";
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic01_data_sleep {
						phandle = <0xf6>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio7";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio7";
						};
					};

					dmic23_clk_active {
						phandle = <0xf7>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_clk_sleep {
						phandle = <0xf9>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio8";
						};

						mux {
							function = "func1";
							pins = "gpio8";
						};
					};

					dmic23_data_active {
						phandle = <0xf8>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio9";
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					dmic23_data_sleep {
						phandle = <0xfa>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio9";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio9";
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_active {
							phandle = <0x310>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_aux1_sck_sleep {
							phandle = <0x30f>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_active {
							phandle = <0x314>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_aux1_sd0_sleep {
							phandle = <0x313>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_active {
							phandle = <0x316>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_aux1_sd1_sleep {
							phandle = <0x315>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_active {
							phandle = <0x312>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_aux1_ws_sleep {
							phandle = <0x311>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_active {
							phandle = <0x318>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_aux2_sck_sleep {
							phandle = <0x317>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_active {
							phandle = <0x31c>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_aux2_sd0_sleep {
							phandle = <0x31b>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_active {
							phandle = <0x31e>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_aux2_sd1_sleep {
							phandle = <0x31d>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_active {
							phandle = <0x31a>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_aux2_ws_sleep {
							phandle = <0x319>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_aux3_sck {

						lpi_aux3_sck_active {
							phandle = <0x320>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_aux3_sck_sleep {
							phandle = <0x31f>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_aux3_sd0 {

						lpi_aux3_sd0_active {
							phandle = <0x324>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_aux3_sd0_sleep {
							phandle = <0x323>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_aux3_sd1 {

						lpi_aux3_sd1_active {
							phandle = <0x326>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_aux3_sd1_sleep {
							phandle = <0x325>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_aux3_ws {

						lpi_aux3_ws_active {
							phandle = <0x322>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_aux3_ws_sleep {
							phandle = <0x321>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_active {
							phandle = <0x2c8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_i2s1_sck_sleep {
							phandle = <0x2c7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_active {
							phandle = <0x2cc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_i2s1_sd0_sleep {
							phandle = <0x2cb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_active {
							phandle = <0x2ce>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_i2s1_sd1_sleep {
							phandle = <0x2cd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_active {
							phandle = <0x2ca>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_i2s1_ws_sleep {
							phandle = <0x2c9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_active {
							phandle = <0x2d0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_i2s2_sck_sleep {
							phandle = <0x2cf>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_active {
							phandle = <0x2d4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_i2s2_sd0_sleep {
							phandle = <0x2d3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_active {
							phandle = <0x2d6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_i2s2_sd1_sleep {
							phandle = <0x2d5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_active {
							phandle = <0x2d2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_i2s2_ws_sleep {
							phandle = <0x2d1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_i2s3_sck {

						lpi_i2s3_sck_active {
							phandle = <0x2d8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_i2s3_sck_sleep {
							phandle = <0x2d7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_i2s3_sd0 {

						lpi_i2s3_sd0_active {
							phandle = <0x2dc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_i2s3_sd0_sleep {
							phandle = <0x2db>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_i2s3_sd1 {

						lpi_i2s3_sd1_active {
							phandle = <0x2de>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_i2s3_sd1_sleep {
							phandle = <0x2dd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_i2s3_ws {

						lpi_i2s3_ws_active {
							phandle = <0x2da>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_i2s3_ws_sleep {
							phandle = <0x2d9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_active {
							phandle = <0x2ec>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};

						lpi_tdm1_sck_sleep {
							phandle = <0x2eb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio6";
							};

							mux {
								function = "func2";
								pins = "gpio6";
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_active {
							phandle = <0x2f0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};

						lpi_tdm1_sd0_sleep {
							phandle = <0x2ef>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio8";
							};

							mux {
								function = "func2";
								pins = "gpio8";
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_active {
							phandle = <0x2f2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};

						lpi_tdm1_sd1_sleep {
							phandle = <0x2f1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio9";
							};

							mux {
								function = "func2";
								pins = "gpio9";
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_active {
							phandle = <0x2ee>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};

						lpi_tdm1_ws_sleep {
							phandle = <0x2ed>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio7";
							};

							mux {
								function = "func2";
								pins = "gpio7";
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_active {
							phandle = <0x2f4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};

						lpi_tdm2_sck_sleep {
							phandle = <0x2f3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio10";
							};

							mux {
								function = "func1";
								pins = "gpio10";
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_active {
							phandle = <0x2f8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};

						lpi_tdm2_sd0_sleep {
							phandle = <0x2f7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio12";
							};

							mux {
								function = "func2";
								pins = "gpio12";
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_active {
							phandle = <0x2fa>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};

						lpi_tdm2_sd1_sleep {
							phandle = <0x2f9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio13";
							};

							mux {
								function = "func2";
								pins = "gpio13";
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_active {
							phandle = <0x2f6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};

						lpi_tdm2_ws_sleep {
							phandle = <0x2f5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio11";
							};

							mux {
								function = "func1";
								pins = "gpio11";
							};
						};
					};

					lpi_tdm3_sck {

						lpi_tdm3_sck_active {
							phandle = <0x2fc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};

						lpi_tdm3_sck_sleep {
							phandle = <0x2fb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio14";
							};

							mux {
								function = "func1";
								pins = "gpio14";
							};
						};
					};

					lpi_tdm3_sd0 {

						lpi_tdm3_sd0_active {
							phandle = <0x300>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};

						lpi_tdm3_sd0_sleep {
							phandle = <0x2ff>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio16";
							};

							mux {
								function = "func1";
								pins = "gpio16";
							};
						};
					};

					lpi_tdm3_sd1 {

						lpi_tdm3_sd1_active {
							phandle = <0x302>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};

						lpi_tdm3_sd1_sleep {
							phandle = <0x301>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio17";
							};

							mux {
								function = "func1";
								pins = "gpio17";
							};
						};
					};

					lpi_tdm3_ws {

						lpi_tdm3_ws_active {
							phandle = <0x2fe>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};

						lpi_tdm3_ws_sleep {
							phandle = <0x2fd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio15";
							};

							mux {
								function = "func1";
								pins = "gpio15";
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_active {
							phandle = <0x304>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_aux_sck_sleep {
							phandle = <0x303>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_active {
							phandle = <0x308>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_aux_sd0_sleep {
							phandle = <0x307>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_active {
							phandle = <0x30a>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_aux_sd1_sleep {
							phandle = <0x309>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_active {
							phandle = <0x30c>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_aux_sd2_sleep {
							phandle = <0x30b>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_active {
							phandle = <0x30e>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_aux_sd3_sleep {
							phandle = <0x30d>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_active {
							phandle = <0x306>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_aux_ws_sleep {
							phandle = <0x305>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_mi2s_sck {

						quat_mi2s_sck_active {
							phandle = <0x2bc>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_mi2s_sck_sleep {
							phandle = <0x2bb>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_active {
							phandle = <0x2c0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_mi2s_sd0_sleep {
							phandle = <0x2bf>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_active {
							phandle = <0x2c2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_mi2s_sd1_sleep {
							phandle = <0x2c1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_active {
							phandle = <0x2c4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_mi2s_sd2_sleep {
							phandle = <0x2c3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_active {
							phandle = <0x2c6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_mi2s_sd3_sleep {
							phandle = <0x2c5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_active {
							phandle = <0x2be>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_mi2s_ws_sleep {
							phandle = <0x2bd>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_active {
							phandle = <0x2e0>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};

						quat_tdm_sck_sleep {
							phandle = <0x2df>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio0";
							};

							mux {
								function = "func2";
								pins = "gpio0";
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_active {
							phandle = <0x2e4>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};

						quat_tdm_sd0_sleep {
							phandle = <0x2e3>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio2";
							};

							mux {
								function = "func2";
								pins = "gpio2";
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_active {
							phandle = <0x2e6>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};

						quat_tdm_sd1_sleep {
							phandle = <0x2e5>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio3";
							};

							mux {
								function = "func2";
								pins = "gpio3";
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_active {
							phandle = <0x2e8>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};

						quat_tdm_sd2_sleep {
							phandle = <0x2e7>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio4";
							};

							mux {
								function = "func2";
								pins = "gpio4";
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_active {
							phandle = <0x2ea>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};

						quat_tdm_sd3_sleep {
							phandle = <0x2e9>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio5";
							};

							mux {
								function = "func3";
								pins = "gpio5";
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_active {
							phandle = <0x2e2>;

							config {
								bias-disable;
								drive-strength = <0x8>;
								output-high;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};

						quat_tdm_ws_sleep {
							phandle = <0x2e1>;

							config {
								bias-pull-down;
								drive-strength = <0x2>;
								input-enable;
								pins = "gpio1";
							};

							mux {
								function = "func2";
								pins = "gpio1";
							};
						};
					};

					rx_swr_clk_active {
						phandle = <0xfb>;

						config {
							bias-disable;
							drive-strength = <0xa>;
							pins = "gpio3";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_clk_sleep {
						phandle = <0xfe>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio3";
						};

						mux {
							function = "func1";
							pins = "gpio3";
						};
					};

					rx_swr_data1_active {
						phandle = <0xfd>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio5";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x100>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio5";
						};

						mux {
							function = "func1";
							pins = "gpio5";
						};
					};

					rx_swr_data_active {
						phandle = <0xfc>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio4";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					rx_swr_data_sleep {
						phandle = <0xff>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio4";
						};

						mux {
							function = "func1";
							pins = "gpio4";
						};
					};

					tx_swr_clk_active {
						phandle = <0x101>;

						config {
							bias-disable;
							drive-strength = <0xa>;
							pins = "gpio0";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio0";
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x104>;

						config {
							drive-strength = <0xa>;
							pins = "gpio0";
						};

						mux {
							bias-pull-down;
							function = "func1";
							input-enable;
							pins = "gpio0";
						};
					};

					tx_swr_data1_active {
						phandle = <0x102>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio1";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x105>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio1";
						};

						mux {
							function = "func1";
							pins = "gpio1";
						};
					};

					tx_swr_data2_active {
						phandle = <0x103>;

						config {
							bias-bus-hold;
							drive-strength = <0xa>;
							pins = "gpio2";
							slew-rate = <0x3>;
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x106>;

						config {
							bias-pull-down;
							drive-strength = <0xa>;
							input-enable;
							pins = "gpio2";
						};

						mux {
							function = "func1";
							pins = "gpio2";
						};
					};

					wsa_mclk_active {
						phandle = <0x107>;

						config {
							bias-disable;
							drive-strength = <0x10>;
							output-high;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};

					wsa_mclk_sleep {
						phandle = <0x108>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							pins = "gpio18";
						};

						mux {
							function = "func1";
							pins = "gpio18";
						};
					};
				};

				msm_cdc_pinctrl@18 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0xd3>;
					pinctrl-0 = <0x107>;
					pinctrl-1 = <0x108>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x110>;
					pinctrl-0 = <0xfb 0xfc 0xfd>;
					pinctrl-1 = <0xfe 0xff 0x100>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				sound {
					asoc-codec = <0x157 0x158>;
					asoc-codec-names = "msm-stub-codec.1", "bolero_codec";
					asoc-cpu = <0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					compatible = "qcom,bengal-asoc-snd";
					fsa4480-i2c-handle = <0x153>;
					nvmem-cell-names = "adsp_variant";
					nvmem-cells = <0x156>;
					phandle = <0x32c>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,audio-routing = "AMIC1", "MIC BIAS1", "MIC BIAS1", "Analog Mic1", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Analog Mic2", "AMIC3", "MIC BIAS3", "MIC BIAS3", "Analog Mic3", "TX DMIC0", "MIC BIAS3", "MIC BIAS3", "Digital Mic0", "TX DMIC1", "MIC BIAS3", "MIC BIAS3", "Digital Mic1", "TX DMIC2", "MIC BIAS1", "MIC BIAS1", "Digital Mic2", "TX DMIC3", "MIC BIAS1", "MIC BIAS1", "Digital Mic3", "IN1_HPHL", "HPHL_OUT", "IN2_HPHR", "HPHR_OUT", "SpkrMono WSA_IN", "LO", "TX SWR_MIC0", "ADC1_OUTPUT", "TX SWR_MIC1", "ADC2_OUTPUT", "TX SWR_MIC2", "DMIC1_OUTPUT", "TX SWR_MIC5", "DMIC2_OUTPUT", "TX SWR_MIC0", "VA_TX_SWR_CLK", "TX SWR_MIC1", "VA_TX_SWR_CLK", "TX SWR_MIC2", "VA_TX_SWR_CLK", "TX SWR_MIC3", "VA_TX_SWR_CLK", "TX SWR_MIC4", "VA_TX_SWR_CLK", "TX SWR_MIC5", "VA_TX_SWR_CLK", "TX SWR_MIC6", "VA_TX_SWR_CLK", "TX SWR_MIC7", "VA_TX_SWR_CLK", "TX SWR_MIC8", "VA_TX_SWR_CLK", "TX SWR_MIC9", "VA_TX_SWR_CLK", "TX SWR_MIC10", "VA_TX_SWR_CLK", "TX SWR_MIC11", "VA_TX_SWR_CLK", "RX_TX DEC0_INP", "TX DEC0 MUX", "RX_TX DEC1_INP", "TX DEC1 MUX", "RX_TX DEC2_INP", "TX DEC2 MUX", "RX_TX DEC3_INP", "TX DEC3 MUX", "TX_AIF1 CAP", "VA_TX_SWR_CLK", "TX_AIF2 CAP", "VA_TX_SWR_CLK", "TX_AIF3 CAP", "VA_TX_SWR_CLK", "VA DMIC0", "VA MIC BIAS3", "VA DMIC1", "VA MIC BIAS3", "VA DMIC2", "VA MIC BIAS1", "VA DMIC3", "VA MIC BIAS1", "VA MIC BIAS3", "Digital Mic0", "VA MIC BIAS3", "Digital Mic1", "VA MIC BIAS1", "Digital Mic2", "VA MIC BIAS1", "Digital Mic3", "VA SWR_MIC0", "ADC1_OUTPUT", "VA SWR_MIC1", "ADC2_OUTPUT", "VA SWR_MIC2", "DMIC1_OUTPUT", "VA SWR_MIC5", "DMIC2_OUTPUT";
					qcom,auxpcm-audio-intf = <0x0>;
					qcom,cdc-dmic01-gpios = <0x154>;
					qcom,cdc-dmic23-gpios = <0x155>;
					qcom,codec-aux-devs = <0x15a>;
					qcom,codec-max-aux-devs = <0x1>;
					qcom,mi2s-audio-intf = <0x0>;
					qcom,model = "bengal-scubaidp-snd-card";
					qcom,msm-mbhc-gnd-swh = <0x1>;
					qcom,msm-mbhc-hphl-swh = <0x1>;
					qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1>;
					qcom,msm_audio_ssr_devs = <0x15b 0x15c 0x158 0x15d>;
					qcom,rxtx-bolero-codec = <0x1>;
					qcom,tdm-audio-intf = <0x0>;
					qcom,va-bolero-codec = <0x1>;
					qcom,wcn-btfm = <0x1>;
					qcom,wsa-aux-dev-prefix = "SpkrMono";
					qcom,wsa-devs = <0x159>;
					qcom,wsa-max-devs = <0x1>;
				};

				va_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x10f>;
					pinctrl-0 = <0x101 0x102 0x103>;
					pinctrl-1 = <0x104 0x105 0x106>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,chip-wakeup-default-val = <0x1>;
					qcom,chip-wakeup-maskbit = <0x0>;
					qcom,chip-wakeup-reg = <0x3ca064>;
					qcom,lpi-gpios;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0xf2>;
					qcom,codec-ext-clk-src = <0xb>;
				};
			};
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x120>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x11b>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x2a2>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x144>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x146>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x148>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x150>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x151>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x145>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x147>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x149>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x14f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x141>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				qcom,msm-dai-is-island-supported = <0x1>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x142>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x143>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a3>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a4>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a5>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a6>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a7>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x29f>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x122>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x125>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2a0>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x123>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2a1>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x124>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12c>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12d>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12a>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12b>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b6>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b7>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x131>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x130>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12e>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x12f>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b8>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b9>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x132>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x133>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2a8>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2a9>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2aa>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ab>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ac>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ad>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ae>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2af>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b0>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b1>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b3>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b2>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b4>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x136>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x137>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2b5>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x138>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x134>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x135>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x152>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x29b>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x29c>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x29a>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x341>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x342>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x343>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x344>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x331>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x139>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x332>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x337>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x338>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x140>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x339>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x33a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x33b>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x33c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x333>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x334>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x33d>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x33e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x33f>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x340>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x335>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x336>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x13e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@1610000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0xd 0x11>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0xbd 0x4>;
			phandle = <0x160>;
			qcom,eud-clock-vote-req;
			qcom,eud-tcsr-check-enable;
			qcom,secure-eud-en;
			reg = <0x1610000 0x2000 0x1612000 0x1000 0x3e5018 0x4>;
			reg-names = "eud_base", "eud_mode_mgr2", "eud_tcsr_check_reg";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x32f>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@c125000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0xc125000 0x1000>;
			reg = <0xc125000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x11e>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x115>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x11d>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x121>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x29e>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x11c>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x11a>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x29d>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x116>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x11f>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x119>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x126>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x129>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x32d>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x127>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x32e>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x157>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x128>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x299>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x117>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x118>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0xc 0x1c3 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0xc 0x1c4 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0xc 0x1c5 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0xc 0x1c6 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				iommus = <0xc 0x1c7 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,mss@6080000 {
			clock-names = "xo";
			clocks = <0xa 0x8d>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x9 0x0 0x133 0x1 0x18 0x0 0x0 0x18 0x2 0x0 0x18 0x1 0x0 0x18 0x3 0x0 0x18 0x7 0x0>;
			memory-region = <0x17>;
			phandle = <0x20a>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,mas-crypto = <0xe>;
			qcom,minidump-id = <0x3>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sequential-fw-load;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x19 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x6080000 0x100>;
			vdd_cx-supply = <0x16>;
		};

		qcom,ope-cdm0@5c42000 {
			camss-supply = <0x1b0>;
			cdm-client-names = "ope";
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			clock-names = "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0xd 0x2e 0xd 0x31 0xd 0x30>;
			compatible = "qcom,cam-ope-cdm2_0";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			interrupt-names = "ope-cdm0";
			interrupts = <0x0 0xd0 0x1>;
			label = "ope-cdm";
			phandle = <0x379>;
			reg = <0x5c42000 0x400>;
			reg-cam-base = <0x42000>;
			reg-names = "ope-cdm0";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,ope@0x5c42000 {
			camss-supply = <0x1b0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ope_ahb_clk_src", "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clock-rates = <0xa37cadb 0x0 0xbebc200 0x0 0xa37cadb 0x0 0xfe3fe40 0x0 0xe4e1c00 0x0 0x1bb75640 0x0 0xe4e1c00 0x0 0x22921900 0x0>;
			clocks = <0xd 0x2f 0xd 0x2e 0xd 0x31 0xd 0x30>;
			compatible = "qcom,ope";
			interrupt-names = "ope";
			interrupts = <0x0 0xd1 0x1>;
			phandle = <0x380>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c42000 0x400 0x5c42400 0x200 0x5c42600 0x200 0x5c42800 0x4400 0x5c46c00 0x190 0x5c46d90 0xa00>;
			reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
			reg-names = "ope_cdm", "ope_top", "ope_qos", "ope_pp", "ope_bus_rd", "ope_bus_wr";
			regulator-names = "camss";
			src-clock-name = "ope_clk_src";
			status = "ok";
		};

		qcom,qup_uart@4a8c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6e 0xd 0x74 0xd 0x75>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x9 0x0 0x14a 0x4 0x4e 0xb 0x4>;
			phandle = <0x296>;
			pinctrl-0 = <0xe9 0xea>;
			pinctrl-1 = <0xeb 0xec 0xed>;
			pinctrl-2 = <0xeb 0xec 0xed>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a8c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@4a90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x70 0xd 0x74 0xd 0x75>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x14b 0x4>;
			phandle = <0x289>;
			pinctrl-0 = <0xc3>;
			pinctrl-1 = <0xc4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a90000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,qupv3-geni-se";
			iommus = <0xc 0xe3 0x0>;
			phandle = <0xc5>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb0 0x337 0x97 0x200>;
			qcom,vote-for-bw;
			reg = <0x4ac0000 0x2000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			qcom,vm-nav-path;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x2>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			reg = <0x45f0150 0x5000>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			interrupts = <0x0 0xc2 0x1>;
			phandle = <0x20c>;
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0xf>;

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "okay";

				mx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x32>;
					regulator-cdev-supply = <0x38>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm2250_l1";
					status = "disabled";
				};

				regulator-l1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20d>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_floor_level";
				};

				regulator-l1-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x38>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_level";
				};

				regulator-l1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20e>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l1_level_ao";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xa>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x6b>;
					qcom,init-voltage = <0x118c30>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x150ea0>;
					regulator-min-microvolt = <0x118c30>;
					regulator-name = "pm2250_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xb>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x212>;
					qcom,init-voltage = <0xe7ef0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x118c30>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm2250_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xc>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x162>;
					qcom,init-voltage = <0x77240>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x77240>;
					regulator-name = "pm2250_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xd>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x6d>;
					qcom,init-voltage = <0x192d50>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm2250_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xe>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x3b>;
					qcom,init-voltage = <0x19f0a0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm2250_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xf>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x6a>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm2250_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x213>;
					qcom,init-voltage = <0x16e360>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x16e360>;
					regulator-name = "pm2250_l16";
					status = "okay";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x214>;
					qcom,init-voltage = <0x2dc6c0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "pm2250_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x215>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm2250_l18";
					status = "okay";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x216>;
					qcom,init-voltage = <0x18b820>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x18b820>;
					regulator-name = "pm2250_l19";
					status = "okay";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x20f>;
					qcom,init-voltage = <0x102ca0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x102ca0>;
					regulator-name = "pm2250_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x14>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x3a>;
					qcom,init-voltage = <0x249f00>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x249f00>;
					regulator-name = "pm2250_l20";
					status = "okay";
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x15>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x44>;
					qcom,init-voltage = <0x2c4020>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "pm2250_l21";
					status = "okay";
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x16>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x6c>;
					qcom,init-voltage = <0x2b7cd0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x2b7cd0>;
					regulator-name = "pm2250_l22";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x210>;
					qcom,init-voltage = <0x8b290>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x9eb10>;
					regulator-min-microvolt = <0x8b290>;
					regulator-name = "pm2250_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x45>;
					qcom,init-voltage = <0x192d50>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2e8a10>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm2250_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1ae>;
					qcom,init-voltage = <0x10c8e0>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x140500>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "pm2250_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x211>;
					qcom,init-voltage = <0x77240>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf4240>;
					regulator-min-microvolt = <0x77240>;
					regulator-name = "pm2250_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x6f>;
					qcom,init-voltage = <0x61a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xb1bc0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm2250_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm2250_l8";
					status = "disabled";
				};

				regulator-l8-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xf>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l8_level";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm2250_l9";
					status = "disabled";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x10>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_l9_level";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm2250_s1";
					status = "disabled";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwcx";
				status = "okay";

				cx-cdev-lvl {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x31>;
					regulator-cdev-supply = <0x37>;
					regulator-levels = <0x100 0x0>;
				};

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm2250_s2";
					status = "disabled";
				};

				regulator-s2-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x37>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_floor_level";
				};

				regulator-s2-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x16>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_level";
				};

				regulator-s2-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x4f>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x200>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm2250_s2_level_ao";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0xd1>;
					qcom,init-voltage = <0x61a80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x195e24>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "pm2250_s3";
					status = "okay";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x114>;
					qcom,init-voltage = <0x124f80>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x23dbb0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm2250_s4";
					status = "okay";
				};
			};
		};

		qcom,rpm-stats@4600000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x2>;
			reg = <0x4600000 0x1000 0x4690014 0x4 0x469001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
		};

		qcom,rpmcc {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmcc-scuba";
			phandle = <0xa>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x5a 0x3>;
			memory-region = <0x59>;
			phandle = <0x221>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x117 0x1>;
			mboxes = <0x5d 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x13>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x61>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x1d8>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1d7>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x12>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x60>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x46 0x1>;
			mboxes = <0x5d 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x19>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x73>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x72>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x70>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x18>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x1d8 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x1d7 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x61>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x60 0x0>;
		};

		qcom,spmi@1c40000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0xb7 0x4>;
			phandle = <0x222>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm2250@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				adc_tm@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5-iio";
					io-channels = <0x62 0x4c 0x62 0x4d 0x62 0x4e 0x62 0x4f 0x62 0x54 0x62 0x55 0x62 0x99>;
					phandle = <0x23>;
					reg = <0x3400 0x100>;

					conn_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x55>;
					};

					msm_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					pa_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					s3_die_temp {
						reg = <0x99>;
					};

					skin_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					xo_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm2250_gpio1", "pm2250_gpio2", "pm2250_gpio3", "pm2250_gpio4", "pm2250_gpio5", "pm2250_gpio6", "pm2250_gpio7", "pm2250_gpio8", "pm2250_gpio9", "pm2250_gpio10";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xc9 0x0 0x0>;
					phandle = <0x223>;
					reg = <0xc000 0xa00>;

					conn_therm {

						conn_therm_default {
							bias-high-impedance;
							phandle = <0x63>;
							pins = "gpio6";
						};
					};

					skin_therm {

						skin_therm_default {
							bias-high-impedance;
							phandle = <0x64>;
							pins = "gpio5";
						};
					};
				};

				qcom,pm2250-cdc {
					compatible = "qcom,pm2250-spmi";
					phandle = <0x111>;
				};

				qcom,pm2250_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x0 0x61 0x1 0x0>;
					phandle = <0x224>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin";
					interrupts = <0x0 0x8 0x0 0x3 0x0 0x8 0x1 0x3>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
					};
				};

				qcom,qpnp-smblite {
					#address-cells = <0x1>;
					#cooling-cells = <0x2>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-smblite";
					interrupt-names = "usb_id_irq";
					interrupts-extended = <0x4e 0x59 0x0>;
					io-channel-names = "usb_in_voltage", "chg_temp";
					io-channels = <0x62 0x8 0x62 0x9>;
					phandle = <0x163>;
					pinctrl-0 = <0x67>;
					pinctrl-names = "default";
					qcom,auto-recharge-soc = <0x62>;
					qcom,battery-data = <0x66>;
					qcom,pmic-revid = <0x65>;
					qcom,suspend-input-on-debug-batt;
					qcom,thermal-mitigation = <0x1e8480 0x16e360 0xf4240 0x7a120>;
					qcom,usb-id-gpio = <0x4e 0x59 0x0>;

					qcom,batif@1200 {
						interrupt-names = "bat-temp", "bat-therm-or-id-missing", "bat-low", "bat-ov", "bsm-active";
						interrupts = <0x0 0x12 0x0 0x3 0x0 0x12 0x1 0x3 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x1>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chgr-error", "chg-state-change", "buck-oc", "vph-ov";
						interrupts = <0x0 0x10 0x1 0x1 0x0 0x10 0x0 0x1 0x0 0x10 0x4 0x1 0x0 0x10 0x7 0x1>;
						reg = <0x1000 0x100>;
					};

					qcom,dcdc@1100 {
						interrupt-names = "otg-fail", "otg-fault", "skip-mode", "input-current-limiting", "switcher-power-ok";
						interrupts = <0x0 0x11 0x0 0x1 0x0 0x11 0x1 0x1 0x0 0x11 0x2 0x1 0x0 0x11 0x6 0x1 0x0 0x11 0x7 0x3>;
						reg = <0x1100 0x100>;
					};

					qcom,misc@1600 {
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "imp-trigger", "all-chnl-cond-done", "temp-change";
						interrupts = <0x0 0x16 0x0 0x1 0x0 0x16 0x1 0x1 0x0 0x16 0x2 0x1 0x0 0x16 0x3 0x1 0x0 0x16 0x4 0x1 0x0 0x16 0x5 0x1 0x0 0x16 0x6 0x3>;
						reg = <0x1600 0x100>;
					};

					qcom,schgm-flashlite@a600 {
						interrupt-names = "flash-state-change", "ilim1-s1", "ilim2-s2", "vreg-ok";
						interrupts = <0x0 0xa6 0x2 0x1 0x0 0xa6 0x5 0x1 0x0 0xa6 0x6 0x1 0x0 0xa6 0x7 0x3>;
						reg = <0xa600 0x100>;
					};

					qcom,typec@1500 {
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
						interrupts = <0x0 0x15 0x0 0x3 0x0 0x15 0x1 0x3 0x0 0x15 0x2 0x1 0x0 0x15 0x4 0x3 0x0 0x15 0x5 0x1 0x0 0x15 0x6 0x1 0x0 0x15 0x7 0x1>;
						reg = <0x1500 0x100>;
					};

					qcom,usb@1300 {
						interrupt-names = "usbin-plugin", "usbin-collapse", "usbin-uv", "usbin-ov", "usbin-gtvt", "usbin-icl-change";
						interrupts = <0x0 0x13 0x0 0x3 0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x1 0x0 0x13 0x6 0x1>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x65>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x3>;
					io-channel-names = "thermal";
					io-channels = <0x62 0x6>;
					phandle = <0x1a>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				qpnp,qg {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-qg-lite";
					io-channel-names = "batt-therm", "batt-id";
					io-channels = <0x62 0x4a 0x62 0x4b>;
					phandle = <0x225>;
					qcom,bass-enable;
					qcom,battery-data = <0x66>;
					qcom,cl-feedback-on;
					qcom,fvss-enable;
					qcom,fvss-vbatt-mv = <0xdac>;
					qcom,hold-soc-while-full;
					qcom,linearize-soc;
					qcom,pmic-revid = <0x65>;
					qcom,qg-iterm-ma = <0x96>;
					qcom,s3-entry-fifo-length = <0x2>;
					qcom,tcss-enable;
					qcom,vbatt-cutoff-mv = <0xd48>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,vbatt-empty-mv = <0xc80>;
					qcom,vbatt-low-cold-mv = <0xed8>;
					qcom,vbatt-low-mv = <0xdac>;

					qcom,qg-sdam@b600 {
						reg = <0xb600 0x100>;
						status = "okay";
					};

					qcom,qgauge@4800 {
						interrupt-names = "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
						interrupts = <0x0 0x48 0x2 0x1 0x0 0x48 0x3 0x1 0x0 0x48 0x5 0x1>;
						reg = <0x4800 0x100>;
						status = "okay";
					};
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5-lite";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x62>;
					pinctrl-0 = <0x63 0x64>;
					pinctrl-names = "default";
					reg = <0x3100 0x100>;
					reg-names = "adc5-usr-base";

					bat_id {
						label = "bat_id";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4b>;
					};

					bat_therm {
						label = "bat_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4a>;
					};

					bat_therm_30k {
						label = "bat_therm_30k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x2a>;
					};

					bat_therm_400k {
						label = "bat_therm_400k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x6a>;
					};

					chg_temp {
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x9>;
					};

					conn_therm {
						label = "conn_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x55>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					die_temp_s3 {
						label = "die_temp_s3";
						qcom,pre-scaling = <0x1 0x3>;
						qcom,scale-fn-type = <0x10>;
						reg = <0x99>;
					};

					msm_therm {
						label = "msm_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					pa_therm {
						label = "pa_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					skin_therm {
						label = "skin_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					usb_in_v_div_16 {
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
						reg = <0x8>;
					};

					vbat_sns {
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x84>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm2250@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				phandle = <0x226>;
				reg = <0x1 0x0>;

				bcl-soc {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,msm-bcl-soc";
					phandle = <0x20>;
				};

				qcom,flash_led@d300 {
					compatible = "qcom,pm2250-flash-led";
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					interrupts = <0x1 0xd3 0x0 0x1 0x1 0xd3 0x3 0x1 0x1 0xd3 0x4 0x1>;
					phandle = <0x229>;
					reg = <0xd300>;

					qcom,flash_0 {
						label = "flash";
						phandle = <0x1e2>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current-ma = <0x3e8>;
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x1e4>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x1>;
						qcom,led-name = "led:switch_0";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x1e3>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current-ma = <0xc8>;
					};
				};

				qcom,pwms@bc00 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x68>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
				};

				qcom,pwms@bd00 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x69>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xbd00 0x100>;
					reg-names = "lpg-base";
				};

				qcom,pwms@be00 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x1ac>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xbe00 0x100>;
					reg-names = "lpg-base";
					status = "ok";
				};

				qcom,rg_leds {
					compatible = "pwm-leds";
					phandle = <0x228>;
					status = "ok";

					green {
						label = "green";
						linux,default-trigger = "timer";
						max-brightness = <0xff>;
						pwms = <0x69 0x0 0xf4240>;
					};

					red {
						label = "red";
						linux,default-trigger = "timer";
						max-brightness = <0xff>;
						pwms = <0x68 0x0 0xf4240>;
					};
				};

				qcom,vibrator@5600 {
					compatible = "qcom,qpnp-vibrator-ldo";
					phandle = <0x227>;
					qcom,disable-overdrive;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					reg = <0x5600 0x100>;
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,tfe0@5c6e000 {
			camss-supply = <0x1b0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src", "tfe_clk";
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clocks = <0xd 0x34 0xd 0x33>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe0";
			interrupts = <0x0 0xd3 0x1>;
			phandle = <0x37b>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c6e000 0x5000>;
			reg-cam-base = <0x6e000>;
			reg-names = "tfe0";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe1@5c75000 {
			camss-supply = <0x1b0>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_clk_src", "tfe_clk";
			clock-rates = <0xf424000 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clocks = <0xd 0x39 0xd 0x38>;
			compatible = "qcom,tfe530";
			interrupt-names = "tfe1";
			interrupts = <0x0 0xd5 0x1>;
			phandle = <0x37d>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c75000 0x5000>;
			reg-cam-base = <0x75000>;
			reg-names = "tfe1";
			regulator-names = "camss";
			src-clock-name = "tfe_clk_src";
			status = "ok";
		};

		qcom,tfe_csid0@5c6e000 {
			camss-supply = <0x1b0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clocks = <0xd 0x37 0xd 0x36 0xd 0x3d 0xd 0x35 0xd 0x34 0xd 0x33>;
			compatible = "qcom,csid530";
			interrupt-names = "csid0";
			interrupts = <0x0 0xd2 0x1>;
			phandle = <0x37a>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c6e000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x6e000 0x11000 0x13000>;
			reg-names = "csid", "top", "camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tfe_csid1@5c75000 {
			camss-supply = <0x1b0>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "true";
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clock-rates = <0xe4e1c00 0x0 0xe4e1c00 0x0 0xf424000 0x0 0x16e36000 0x0 0x14585555 0x0 0x1b774000 0x0 0x196a5900 0x0 0x16e36000 0x0 0x22551000 0x0>;
			clocks = <0xd 0x3c 0xd 0x3b 0xd 0x3d 0xd 0x3a 0xd 0x39 0xd 0x38>;
			compatible = "qcom,csid530";
			interrupt-names = "csid1";
			interrupts = <0x0 0xd4 0x1>;
			phandle = <0x37c>;
			qcom,cam-cx-ipeak = <0x1a7 0x8>;
			reg = <0x5c75000 0x1000 0x5c11000 0x1000 0x5c13000 0x4000>;
			reg-cam-base = <0x75000 0x11000 0x13000>;
			reg-names = "csid", "top", "camnoc";
			regulator-names = "camss";
			src-clock-name = "tfe_csid_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c66000 {
			camss-supply = <0x1b0>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src", "tfe_0_cphy_rx_clk", "gcc_camss_cphy_0_clk";
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clocks = <0xd 0x3d 0xd 0x35 0xd 0x1f>;
			compatible = "qcom,tpgv1";
			phandle = <0x37e>;
			reg = <0x5c66000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x66000 0x11000>;
			reg-names = "tpg0", "top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg0@5c68000 {
			camss-supply = <0x1b0>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-control-debugfs = "false";
			clock-names = "cphy_rx_clk_src", "tfe_1_cphy_rx_clk", "gcc_camss_cphy_1_clk";
			clock-rates = <0xe4e1c00 0x0 0x0 0x14585555 0x0 0x0 0x16e36000 0x0 0x0>;
			clocks = <0xd 0x3d 0xd 0x3a 0xd 0x20>;
			compatible = "qcom,tpgv1";
			phandle = <0x37f>;
			reg = <0x5c68000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x68000 0x11000>;
			reg-names = "tpg0", "top";
			regulator-names = "camss";
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,venus@5ab0000 {
			clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			clocks = <0xd 0x92 0xd 0x8c 0xd 0x8d 0xd 0x8f>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x15>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,core-freq = <0xe4e1c00>;
			qcom,firmware-name = "venus";
			qcom,mas-crypto = <0xe>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0x5ab0000 0x20000>;
			vdd-supply = <0x14>;
		};

		qcom,vidc@5a00000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			clocks = <0xd 0x92 0xd 0x8d 0xd 0x8c 0xd 0x90 0xd 0x8a 0xd 0x8f>;
			compatible = "qcom,msm-vidc", "qcom,scuba-vidc";
			interrupts = <0x0 0xe1 0x4>;
			phandle = <0x365>;
			qcom,allowed-clock-rates = <0x7f27450 0xe4e1c00>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
			qcom,clock-freq-threshold = <0xe4e1c00>;
			qcom,cx-ipeak-data = <0x1a7 0x6>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			reg = <0x5a00000 0x200000>;
			status = "ok";
			venus-core0-supply = <0x1a8>;
			venus-supply = <0x14>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xc 0x860 0x0 0xc 0x880 0x0>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xc 0x861 0x4>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xc 0x804 0xe0>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xc 0x863 0x0>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x207880>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "vidc-ar50-ddr";
			};
		};

		qcom,wdt@f017000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x3 0x1 0x0 0x4 0x4>;
			phandle = <0x207>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,wakeup-enable;
			reg = <0xf017000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1b20000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x87 0xa 0x87 0xa 0x87 0xa 0x87>;
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0xf7 0x4>;
			iommus = <0xc 0x84 0x11 0xc 0x94 0x11>;
			phandle = <0x204>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,iommu-dma = "atomic";
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@1b40000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x208>;
			ranges;
			read-only;
			reg = <0x1b40000 0x7000>;

			adsp_variant@6011 {
				bits = <0x3 0x1>;
				phandle = <0x156>;
				reg = <0x6011 0x1>;
			};

			feat_conf5@6018 {
				phandle = <0x209>;
				reg = <0x6018 0x4>;
			};

			gpu_speed_bin@6006 {
				bits = <0x5 0x8>;
				phandle = <0x1a6>;
				reg = <0x6006 0x2>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x34>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x230>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x2a>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0x29>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x231>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x33>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				modem_wlan {
					#cooling-cells = <0x2>;
					phandle = <0x232>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qrng@4453000 {
			clock-names = "km_clk_src";
			clocks = <0xa 0x4e>;
			compatible = "qcom,msm-rng";
			phandle = <0x202>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x345 0x0 0x0 0x1 0x345 0x0 0x493e0>;
			qcom,msm-rng-hwkm-clk;
			qcom,no-qrng-config;
			reg = <0x4453000 0x1000>;
		};

		qseecom@61800000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0xa 0x88 0xa 0x88 0xa 0x88 0xa 0x88>;
			compatible = "qcom,qseecom";
			memory-region = <0xb>;
			phandle = <0x1ff>;
			qcom,appsbl-qseecom-support;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		qusb@1613000 {
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			clocks = <0xa 0x8a 0xd 0x11>;
			compatible = "qcom,qusb2phy";
			extcon = <0x163>;
			phandle = <0x15f>;
			phy_type = "utmi";
			qcom,major-rev = <0x1>;
			qcom,phy-clk-scheme = "cmos";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x80 0x4 0x9f 0x1c 0x0 0x18>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			reg = <0x1613000 0x180 0x3cb250 0x4 0x1b40258 0x4 0x1612000 0x4>;
			reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8", "tune2_efuse_addr", "eud_enable_reg";
			reset-names = "phy_reset";
			resets = <0xd 0xe>;
			vdd-supply = <0x162>;
			vdda18-supply = <0x6d>;
			vdda33-supply = <0x44>;
		};

		replicator@8046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x257>;
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xbb>;
						remote-endpoint = <0xb8>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb6>;
						remote-endpoint = <0xb9>;
						slave-mode;
					};
				};
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x4 0x3d3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x0 0xc2 0x1>;
			mboxes = <0x5d 0x0>;
			qcom,rpm-msg-ram = <0x5c>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x5e 0x5f>;
			};
		};

		rx_core_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x10b>;
			qcom,codec-ext-clk-src = <0x5>;
			qcom,codec-lpass-clk-id = <0x30e>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
		};

		rx_npl_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x10c>;
			qcom,codec-ext-clk-src = <0x6>;
			qcom,codec-lpass-clk-id = <0x30f>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
		};

		sdhci@4744000 {
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			clocks = <0xd 0x76 0xd 0x77 0xd 0x79>;
			compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x15c 0x4 0x0 0x160 0x4>;
			phandle = <0x217>;
			pinctrl-0 = <0x3c 0x3d 0x3e 0x3f>;
			pinctrl-1 = <0x40 0x41 0x42 0x43>;
			pinctrl-names = "active", "sleep";
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,bus-width = <0x8>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x1 0x25e 0x0 0x0 0x4e 0x200 0x416 0x640 0x1 0x25e 0x640 0x640 0x4e 0x200 0x5000 0x13880 0x1 0x25e 0x13880 0x13880 0x4e 0x200 0x6400 0x3d090 0x1 0x25e 0xc350 0x208c8 0x4e 0x200 0xc800 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x19000 0x3d090 0x1 0x25e 0xfde8 0x208c8 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x32000 0xc3500 0x1 0x25e 0x30d40 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x1 0x25e 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x2b>;
			qcom,pm-qos-cpu-groups = <0xf>;
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,vdd-current-level = <0x0 0x8b290>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-current-level = <0x0 0x4f588>;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-voltage-level = <0x2b9440 0x2b9440>;
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice";
			reset-names = "core_reset";
			resets = <0xd 0x7>;
			status = "ok";
			vdd-io-supply = <0x3b>;
			vdd-supply = <0x3a>;
		};

		sdhci@4784000 {
			cd-gpios = <0x4e 0x58 0x1>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0xd 0x7b 0xd 0x7c>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x15e 0x4 0x0 0x161 0x4>;
			phandle = <0x218>;
			pinctrl-0 = <0x46 0x47 0x48 0x49>;
			pinctrl-1 = <0x4a 0x4b 0x4c 0x4d>;
			pinctrl-names = "active", "sleep";
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0xc80 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x3d090 0x1 0x260 0x13880 0x208c8 0x51 0x200 0xff50 0x3d090 0x1 0x260 0x186a0 0x208c8 0x51 0x200 0x1fe9e 0x3d090 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x3d090 0x1 0x260 0x249f0 0x208c8 0x51 0x200 0x3fd3e 0xc3500 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0xf>;
			qcom,pm-qos-irq-latency = <0x2b 0x2b>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x2b>;
			qcom,vdd-current-level = <0x0 0xc3500>;
			qcom,vdd-io-current-level = <0x0 0x55f0>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
			qcom,vdd-voltage-level = <0x2d2a80 0x325aa0>;
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			status = "ok";
			vdd-io-supply = <0x45>;
			vdd-supply = <0x44>;
		};

		slim@a5c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0x11b 0x4 0x0 0x11c 0x4>;
			phandle = <0x1f7>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x360>;
			reg = <0xa5c0000 0x2c000 0xa584000 0x20000 0xa66e000 0x2000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical", "slimbus_lpass_mem";
			status = "ok";

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x1f8>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		smcinvoke@61800000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x200>;
			reg = <0x61800000 0x2100000>;
			reg-names = "secapp-region";
		};

		spi@4a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x68 0xd 0x74 0xd 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x0 0x1 0x40 0x0 0xc8 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x147 0x4>;
			phandle = <0x28b>;
			pinctrl-0 = <0xc9>;
			pinctrl-1 = <0xca>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6a 0xd 0x74 0xd 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x1 0x1 0x40 0x0 0xc8 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x148 0x4>;
			phandle = <0x293>;
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a84000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x6c 0xd 0x74 0xd 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x2 0x1 0x40 0x0 0xc8 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x149 0x4>;
			phandle = <0x295>;
			pinctrl-0 = <0xe7>;
			pinctrl-1 = <0xe8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@4a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0xd 0x72 0xd 0x74 0xd 0x75>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xc8 0x0 0x5 0x1 0x40 0x0 0xc8 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x14c 0x4>;
			phandle = <0x298>;
			pinctrl-0 = <0xf0>;
			pinctrl-1 = <0xf1>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xc5>;
			reg = <0x4a94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@1615000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			clocks = <0xd 0x88 0xd 0x89 0xa 0x8a 0xd 0x86 0xd 0x11>;
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			core-supply = <0x6d>;
			phandle = <0x161>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x70 0xf 0x0 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x194 0x6 0x0 0x100 0x80 0x0 0xa8 0x1 0x0 0x430 0xb 0x0 0x830 0xb 0x0 0x444 0x0 0x0 0x844 0x0 0x0 0x43c 0x0 0x0 0x83c 0x0 0x0 0x440 0x0 0x0 0x840 0x0 0x0 0x408 0xa 0x0 0x808 0xa 0x0 0x414 0x6 0x0 0x814 0x6 0x0 0x434 0x75 0x0 0x834 0x75 0x0 0x4d4 0x2 0x0 0x8d4 0x2 0x0 0x4d8 0x4e 0x0 0x8d8 0x4e 0x0 0x4dc 0x18 0x0 0x8dc 0x18 0x0 0x4f8 0x77 0x0 0x8f8 0x77 0x0 0x4fc 0x80 0x0 0x8fc 0x80 0x0 0x4c0 0xa 0x0 0x8c0 0xa 0x0 0x504 0x3 0x0 0x904 0x3 0x0 0x50c 0x16 0x0 0x90c 0x16 0x0 0x500 0x0 0x0 0x900 0x0 0x0 0x564 0x0 0x0 0x964 0x0 0x0 0x260 0x10 0x0 0x660 0x10 0x0 0x2a4 0x12 0x0 0x6a4 0x12 0x0 0x28c 0xc6 0x0 0x68c 0xc6 0x0 0x244 0x0 0x0 0x644 0x0 0x0 0x248 0x0 0x0 0x648 0x0 0x0 0xc0c 0x9f 0x0 0xc24 0x17 0x0 0xc28 0xf 0x0 0xcc8 0x83 0x0 0xcc4 0x2 0x0 0xccc 0x9 0x0 0xcd0 0xa2 0x0 0xcd4 0x85 0x0 0xc80 0xd1 0x0 0xc84 0x1f 0x0 0xc88 0x47 0x0 0xcb8 0x75 0x0 0xcbc 0x13 0x0 0xcb0 0x86 0x0 0xca0 0x4 0x0 0xc8c 0x44 0x0 0xc70 0xe7 0x0 0xc74 0x3 0x0 0xc78 0x40 0x0 0xc7c 0x0 0x0 0xdd8 0x88 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xecd10>;
			reg = <0x1615000 0x1000 0x3cb244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0xd 0xf 0xd 0x10>;
			vdd-supply = <0x162>;
		};

		ssusb@4e00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x15e>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			clocks = <0xd 0x80 0xd 0x7f 0xd 0x40 0xd 0x86 0xd 0x85 0xd 0x82>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x15f>;
			extcon = <0x15f 0x160>;
			interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";
			interrupts = <0x0 0x12e 0x4 0x0 0x1a6 0x4 0x0 0x104 0x4>;
			iommus = <0xc 0x120 0x0>;
			phandle = <0x345>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x50000000 0x60000000>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x17a6b0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			qcom,num-gsi-evt-buffs = <0x3>;
			ranges;
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0xd 0x9>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupt-parent = <0x9>;
				interrupts = <0x0 0xff 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				reg = <0x4e00000 0xcd00>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3-u1u2-disable;
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x15f 0x161>;
			};

			qcom,usbbam@0x04f04000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0xfd 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0xc121000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0x4f04000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x8064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@8002000 {
			arm,primecell-periphid = <0xbb962>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x235>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			port {

				endpoint {
					phandle = <0xac>;
					remote-endpoint = <0x75>;
				};
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x21c>;

			opp-0 {
				opp-hz = <0x0 0x0>;
				opp-supported-hw = <0xa0>;
			};

			opp-1017 {
				opp-hz = <0x0 0x1e4f>;
				opp-supported-hw = <0x80>;
			};

			opp-1353 {
				opp-hz = <0x0 0x2852>;
				opp-supported-hw = <0x80>;
			};

			opp-1555 {
				opp-hz = <0x0 0x2e57>;
				opp-supported-hw = <0x80>;
			};

			opp-1804 {
				opp-hz = <0x0 0x35c3>;
				opp-supported-hw = <0x80>;
			};

			opp-200 {
				opp-hz = <0x0 0x5f5>;
				opp-supported-hw = <0xa0>;
			};

			opp-300 {
				opp-hz = <0x0 0x8f0>;
				opp-supported-hw = <0xa0>;
			};

			opp-451 {
				opp-hz = <0x0 0xd70>;
				opp-supported-hw = <0xa0>;
			};

			opp-547 {
				opp-hz = <0x0 0x104d>;
				opp-supported-hw = <0xa0>;
			};

			opp-681 {
				opp-hz = <0x0 0x144b>;
				opp-supported-hw = <0xa0>;
			};

			opp-768 {
				opp-hz = <0x0 0x16e3>;
				opp-supported-hw = <0xa0>;
			};

			opp-931 {
				opp-hz = <0x0 0x1bbe>;
				opp-supported-hw = <0x20>;
			};
		};

		syscon@00340000 {
			compatible = "syscon";
			phandle = <0x58>;
			reg = <0x340000 0x20000>;
		};

		syscon@447d200 {
			compatible = "syscon";
			phandle = <0x52>;
			reg = <0x447d200 0x100>;
		};

		syscon@5991008 {
			compatible = "syscon";
			phandle = <0xc1>;
			reg = <0x5991008 0x4>;
		};

		syscon@5991508 {
			compatible = "syscon";
			phandle = <0xc2>;
			reg = <0x5991508 0x4>;
		};

		syscon@5991540 {
			compatible = "syscon";
			phandle = <0xc0>;
			reg = <0x5991540 0x4>;
		};

		syscon@f11101c {
			compatible = "syscon";
			phandle = <0x53>;
			reg = <0xf11101c 0x4>;
		};

		tgu@9900000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-apss";
			interrupts = <0x0 0x35 0x1 0x0 0x36 0x1 0x0 0x37 0x1 0x0 0x38 0x1>;
			phandle = <0x233>;
			reg = <0x9900000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x8>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x20b>;

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x54>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x55>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0x2c 0x1 0x1>;
						trip = <0x2b>;
					};

					cpu2_cdev {
						cooling-device = <0x1e 0x1 0x1>;
						trip = <0x2b>;
					};
				};

				trips {

					cpu-0-2-config {
						hysteresis = <0x2710>;
						phandle = <0x2b>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cpu1_cdev {
						cooling-device = <0x1d 0x1 0x1>;
						trip = <0x2d>;
					};

					cpu3_cdev {
						cooling-device = <0x1f 0x1 0x1>;
						trip = <0x2d>;
					};
				};

				trips {

					cpu-1-3-config {
						hysteresis = <0x2710>;
						phandle = <0x2d>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x7>;
				wake-capable-sensor;

				cooling-maps {

					cxip-cdev {
						cooling-device = <0x25 0x1 0x1>;
						trip = <0x24>;
					};

					gpu-cx-cdev0 {
						cooling-device = <0x27 0xfffffffe 0xfffffffe>;
						trip = <0x28>;
					};

					gpu-cx-cdev1 {
						cooling-device = <0x29 0x3 0x3>;
						trip = <0x28>;
					};

					gpu-cx-cdev2 {
						cooling-device = <0x2a 0x3 0x3>;
						trip = <0x28>;
					};

					gpu_cdev {
						cooling-device = <0x27 0xffffffff 0xffffffff>;
						trip = <0x26>;
					};
				};

				trips {

					gpu-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x28>;
						temperature = <0x186a0>;
						type = "passive";
					};

					gpu-cxip-trip {
						hysteresis = <0x4e20>;
						phandle = <0x24>;
						temperature = <0x17318>;
						type = "passive";
					};

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0x26>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			hm-center-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mapss-lowc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x22 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					lmh_cpu_cdev {
						cooling-device = <0x36 0x1 0x1>;
						trip = <0x35>;
					};
				};

				trips {

					mapss-cap-trip {
						hysteresis = <0x1388>;
						phandle = <0x35>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x22 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x34 0x0 0x0>;
						trip = <0x30>;
					};

					cx_vdd_cdev {
						cooling-device = <0x31 0x0 0x0>;
						trip = <0x30>;
					};

					modem_vdd_cdev {
						cooling-device = <0x33 0x0 0x0>;
						trip = <0x30>;
					};

					mx_vdd_cdev {
						cooling-device = <0x32 0x0 0x0>;
						trip = <0x30>;
					};
				};

				trips {

					mapss-trip {
						hysteresis = <0x1388>;
						phandle = <0x30>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x5>;
				wake-capable-sensor;

				cooling-maps {

					mdm0-cx-cdev0 {
						cooling-device = <0x27 0xfffffffe 0xfffffffe>;
						trip = <0x2e>;
					};

					mdm0-cx-cdev1 {
						cooling-device = <0x29 0x3 0x3>;
						trip = <0x2e>;
					};

					mdm0-cx-cdev2 {
						cooling-device = <0x2a 0x3 0x3>;
						trip = <0x2e>;
					};
				};

				trips {

					mdm0-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x2e>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x6>;
				wake-capable-sensor;

				cooling-maps {

					mdm1-cx-cdev0 {
						cooling-device = <0x27 0xfffffffe 0xfffffffe>;
						trip = <0x2f>;
					};

					mdm1-cx-cdev1 {
						cooling-device = <0x29 0x3 0x3>;
						trip = <0x2f>;
					};

					mdm1-cx-cdev2 {
						cooling-device = <0x2a 0x3 0x3>;
						trip = <0x2f>;
					};
				};

				trips {

					mdm1-cx-mon {
						hysteresis = <0x1388>;
						phandle = <0x2f>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			mdm-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			msm-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm2250-tz {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1a>;
				wake-capable-sensor;

				cooling-maps {

					trip0_cpu0 {
						cooling-device = <0x5 0xfffffffe 0xfffffffe>;
						trip = <0x1b>;
					};

					trip1_cpu1 {
						cooling-device = <0x1d 0x1 0x1>;
						trip = <0x1c>;
					};

					trip1_cpu2 {
						cooling-device = <0x1e 0x1 0x1>;
						trip = <0x1c>;
					};

					trip1_cpu3 {
						cooling-device = <0x1f 0x1 0x1>;
						trip = <0x1c>;
					};
				};

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x1b>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x1c>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			s3-die-temp-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x99>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			soc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x20>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					soc_cpu0 {
						cooling-device = <0x5 0xfffffffa 0xfffffffa>;
						trip = <0x21>;
					};

					soc_cpu2 {
						cooling-device = <0x1e 0x1 0x1>;
						trip = <0x21>;
					};

					soc_cpu3 {
						cooling-device = <0x1f 0x1 0x1>;
						trip = <0x21>;
					};
				};

				trips {

					low-soc {
						hysteresis = <0x0>;
						phandle = <0x21>;
						temperature = <0xa>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			wlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x22 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x23 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@f120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0xf120000 0x1000>;

			frame@f121000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0xf121000 0x1000 0xf122000 0x1000>;
			};

			frame@f123000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xf123000 0x1000>;
				status = "disabled";
			};

			frame@f124000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xf124000 0x1000>;
				status = "disabled";
			};

			frame@f125000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xf125000 0x1000>;
				status = "disabled";
			};

			frame@f126000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xf126000 0x1000>;
				status = "disabled";
			};

			frame@f127000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xf127000 0x1000>;
				status = "disabled";
			};

			frame@f128000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xf128000 0x1000>;
				status = "disabled";
			};
		};

		tmc@8047000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			phandle = <0x256>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb9>;
						remote-endpoint = <0xb6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb3>;
						remote-endpoint = <0xb7>;
						slave-mode;
					};
				};
			};
		};

		tmc@8048000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-csr = <0x74>;
			coresight-ctis = <0xba>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x1ad 0x1>;
			iommus = <0xc 0x180 0x0 0xc 0x160 0x0>;
			phandle = <0x258>;
			ranges;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xb8>;
						remote-endpoint = <0xbb>;
						slave-mode;
					};
				};
			};
		};

		tpd@9830000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x248>;
			reg = <0x9830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x94>;
					remote-endpoint = <0x88>;
				};
			};
		};

		tpda@8004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x251>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xf 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x1 0x20 0x5 0x20 0xc 0x20 0xd 0x20 0xf 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xa7>;
						remote-endpoint = <0x9d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x76>;
						remote-endpoint = <0x9e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x9b>;
						remote-endpoint = <0x9f>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						phandle = <0x7b>;
						remote-endpoint = <0xa0>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x8>;

					endpoint {
						phandle = <0x7c>;
						remote-endpoint = <0xa1>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0xa>;

					endpoint {
						phandle = <0x7d>;
						remote-endpoint = <0xa2>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0xc>;

					endpoint {
						phandle = <0x7e>;
						remote-endpoint = <0xa3>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0xd>;

					endpoint {
						phandle = <0x7f>;
						remote-endpoint = <0xa4>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xf>;

					endpoint {
						phandle = <0x80>;
						remote-endpoint = <0xa5>;
						slave-mode;
					};
				};
			};
		};

		tpda@8a04000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-mapss";
			phandle = <0x24f>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4c>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xae>;
						remote-endpoint = <0x99>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x81>;
						remote-endpoint = <0x9a>;
						slave-mode;
					};
				};
			};
		};

		tpda@9832000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-actpm";
			phandle = <0x24c>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x4d>;
			reg = <0x9832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x90>;
						remote-endpoint = <0x93>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x88>;
						remote-endpoint = <0x94>;
						slave-mode;
					};
				};
			};
		};

		tpda@9862000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x24d>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x9862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x92>;
						remote-endpoint = <0x95>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x8a>;
						remote-endpoint = <0x96>;
						slave-mode;
					};
				};
			};
		};

		tpda@98c0000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x24e>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x98c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x91>;
						remote-endpoint = <0x97>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x89>;
						remote-endpoint = <0x98>;
						slave-mode;
					};
				};
			};
		};

		tpdm@8840000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x23b>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa0>;
					remote-endpoint = <0x7b>;
				};
			};
		};

		tpdm@884c000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x23d>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa2>;
					remote-endpoint = <0x7d>;
				};
			};
		};

		tpdm@8850000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x240>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa5>;
					remote-endpoint = <0x80>;
				};
			};
		};

		tpdm@8870000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x23c>;
			qcom,hw-enable-check;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa1>;
					remote-endpoint = <0x7c>;
				};
			};
		};

		tpdm@8940000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x237>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x9c>;
					remote-endpoint = <0x77>;
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x242>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xb0>;
					remote-endpoint = <0x82>;
				};
			};
		};

		tpdm@89d0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x23e>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa3>;
					remote-endpoint = <0x7e>;
				};
			};
		};

		tpdm@8a01000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mapss";
			phandle = <0x241>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9a>;
					remote-endpoint = <0x81>;
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x23a>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0xa8>;
					remote-endpoint = <0x7a>;
				};
			};
		};

		tpdm@8a58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-west";
			phandle = <0x23f>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0xa4>;
					remote-endpoint = <0x7f>;
				};
			};
		};

		tpdm@8b58000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-center";
			phandle = <0x236>;
			reg = <0x8b58000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x9e>;
					remote-endpoint = <0x76>;
				};
			};
		};

		tpdm@9860000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x24a>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x96>;
					remote-endpoint = <0x8a>;
				};
			};
		};

		tpdm@98a0000 {
			arm,primecell-periphid = <0xbb968>;
			clock-names = "apb_pclk";
			clocks = <0xa 0x8>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x249>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x98>;
					remote-endpoint = <0x89>;
				};
			};
		};

		tsens@04410000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x113 0x0 0x0 0xbe 0x0>;
			phandle = <0x22>;
			reg = <0x4410000 0x8 0x4411000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		tx_core_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x109>;
			qcom,codec-ext-clk-src = <0x7>;
			qcom,codec-lpass-clk-id = <0x30c>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		tx_npl_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x10a>;
			qcom,codec-ext-clk-src = <0x8>;
			qcom,codec-lpass-clk-id = <0x30d>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x201>;
			qcom,hyplog-enabled;
			reg = <0xc125720 0x3000>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0xc 0x1cf 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x346>;
		};

		va_core_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x10d>;
			qcom,codec-ext-clk-src = <0x2>;
			qcom,codec-lpass-clk-id = <0x30b>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		va_npl_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x10e>;
			qcom,codec-ext-clk-src = <0xa>;
			qcom,codec-lpass-clk-id = <0x310>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
		};

		wake-gic {
			#interrupt-cells = <0x3>;
			compatible = "qcom,mpm-gic-scuba", "qcom,mpm-gic";
			interrupt-controller;
			interrupt-parent = <0x9>;
			interrupts-extended = <0x1 0x0 0xc5 0x1>;
			phandle = <0x1>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x45f01b8 0x1000 0xf111008 0x4>;
			reg-names = "vmpm", "ipc";
		};

		wake-gpio {
			#interrupt-cells = <0x2>;
			compatible = "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0x9>;
			phandle = <0xbc>;
		};

		wsa_ana_clk {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0xd2>;
			qcom,codec-ext-clk-src = <0x3>;
			qcom,codec-lpass-clk-id = <0x301>;
			qcom,codec-lpass-ext-clk-freq = <0x927c00>;
		};
	};
};
