

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Fri Mar 21 12:04:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.815 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       64|       64|  0.640 us|  0.640 us|   44|   44|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |       62|       62|        27|          4|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   26|    1219|   2593|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    185|    -|
|Register         |        -|    -|     346|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|    1565|   2868|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+----+------+------+-----+
    |               Instance               |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dexp_64ns_64ns_64_15_full_dsp_1_U847  |dexp_64ns_64ns_64_15_full_dsp_1  |        0|  26|  1219|  2593|    0|
    +--------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                 |                                 |        0|  26|  1219|  2593|    0|
    +--------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_118_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln89_fu_112_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |grp_fu_89_opcode                  |  14|          3|    2|          6|
    |grp_fu_89_p0                      |  14|          3|   64|        192|
    |grp_fu_89_p1                      |  14|          3|   64|        192|
    |i_fu_42                           |   9|          2|    4|          8|
    |sum_fu_46                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 185|         40|  276|        685|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_42                           |   4|   0|    4|          0|
    |icmp_ln89_reg_176                 |   1|   0|    1|          0|
    |sub_reg_200                       |  64|   0|   64|          0|
    |sum_fu_46                         |  64|   0|   64|          0|
    |tmp_reg_205                       |  64|   0|   64|          0|
    |zext_ln89_reg_180                 |   4|   0|   64|         60|
    |icmp_ln89_reg_176                 |  64|  32|    1|          0|
    |zext_ln89_reg_180                 |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|  64|  343|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_195_p_din0          |  out|   64|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_195_p_din1          |  out|   64|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_195_p_opcode        |  out|    2|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_195_p_dout0         |   in|   64|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_195_p_ce            |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_89_1|  return value|
|softmax_input_load_reload  |   in|   64|     ap_none|             softmax_input_load_reload|        scalar|
|softmax_input_address0     |  out|    4|   ap_memory|                         softmax_input|         array|
|softmax_input_ce0          |  out|    1|   ap_memory|                         softmax_input|         array|
|softmax_input_q0           |   in|   64|   ap_memory|                         softmax_input|         array|
|agg_result_0_address0      |  out|    4|   ap_memory|                          agg_result_0|         array|
|agg_result_0_ce0           |  out|    1|   ap_memory|                          agg_result_0|         array|
|agg_result_0_we0           |  out|    1|   ap_memory|                          agg_result_0|         array|
|agg_result_0_d0            |  out|   64|   ap_memory|                          agg_result_0|         array|
|sum_out                    |  out|   64|      ap_vld|                               sum_out|       pointer|
|sum_out_ap_vld             |  out|    1|      ap_vld|                               sum_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

