<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Administrator\Documents\WeChat Files\wxid_0obtcnxj2hpn12\FileStorage\File\2024-11\sound_test\impl\gwsynthesis\sound_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Administrator\Documents\WeChat Files\wxid_0obtcnxj2hpn12\FileStorage\File\2024-11\sound_test\src\sound_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 10 19:14:47 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>53021</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>32094</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>54</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>90</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>n372_7</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n372_s3/F </td>
</tr>
<tr>
<td>5</td>
<td>cnt1</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cnt1_s1/Q </td>
</tr>
<tr>
<td>6</td>
<td>clk_12MHz_gen/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk_12MHz_gen/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">36.528(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>199.365(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>n372_7</td>
<td>100.000(MHz)</td>
<td>146.530(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cnt1</td>
<td>100.000(MHz)</td>
<td>259.067(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of clk_12MHz_gen/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>-128.173</td>
<td>61</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n372_7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n372_7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cnt1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cnt1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12MHz_gen/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12MHz_gen/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.376</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_26_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.050</td>
<td>27.375</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.123</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>27.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.691</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.640</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.539</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_24_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.050</td>
<td>26.538</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.523</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_25_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.050</td>
<td>26.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.291</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>26.240</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.906</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[14]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>11.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.622</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>25.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.391</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>25.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.240</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>25.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.058</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[15]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.914</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.040</td>
<td>24.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.890</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>-0.031</td>
<td>24.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.783</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[19]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.783</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[18]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.742</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[4]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[10]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.314</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[25]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[24]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[23]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[22]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[21]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.681</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[20]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.253</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.662</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[4]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[12]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.656</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[26]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.639</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[17]</td>
<td>n372_7:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.932</td>
<td>10.211</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.097</td>
<td>n131_s2/I0</td>
<td>cnt1_s1/D</td>
<td>cnt1:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-1.298</td>
<td>0.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.773</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.725</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.053</td>
<td>fifo_datain_14_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.384</td>
<td>0.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.018</td>
<td>fifo_datain_15_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.389</td>
<td>0.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.018</td>
<td>fifo_datain_13_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.389</td>
<td>0.443</td>
</tr>
<tr>
<td>6</td>
<td>0.013</td>
<td>fifo_datain_3_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.478</td>
</tr>
<tr>
<td>7</td>
<td>0.013</td>
<td>fifo_datain_2_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.478</td>
</tr>
<tr>
<td>8</td>
<td>0.032</td>
<td>fifo_datain_11_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.389</td>
<td>0.493</td>
</tr>
<tr>
<td>9</td>
<td>0.037</td>
<td>fifo_datain_7_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.384</td>
<td>0.493</td>
</tr>
<tr>
<td>10</td>
<td>0.069</td>
<td>fifo_datain_0_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.534</td>
</tr>
<tr>
<td>11</td>
<td>0.071</td>
<td>fifo_datain_10_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.385</td>
<td>0.528</td>
</tr>
<tr>
<td>12</td>
<td>0.072</td>
<td>fifo_datain_8_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.389</td>
<td>0.533</td>
</tr>
<tr>
<td>13</td>
<td>0.077</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_6_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.223</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.085</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.085</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_3_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.085</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.089</td>
<td>fifo_datain_5_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.554</td>
</tr>
<tr>
<td>18</td>
<td>0.089</td>
<td>fifo_datain_1_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.554</td>
</tr>
<tr>
<td>19</td>
<td>0.112</td>
<td>fifo_datain_6_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.384</td>
<td>0.568</td>
</tr>
<tr>
<td>20</td>
<td>0.116</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.219</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.127</td>
<td>fifo_datain_12_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.389</td>
<td>0.588</td>
</tr>
<tr>
<td>22</td>
<td>0.134</td>
<td>fifo_datain_4_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.393</td>
<td>0.599</td>
</tr>
<tr>
<td>23</td>
<td>0.146</td>
<td>fifo_datain_9_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
<td>sys_clk:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.385</td>
<td>0.603</td>
</tr>
<tr>
<td>24</td>
<td>0.201</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_4_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.464</td>
</tr>
<tr>
<td>25</td>
<td>0.201</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>n372_7:[R]</td>
<td>cnt1:[R]</td>
<td>0.000</td>
<td>-0.215</td>
<td>0.464</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.461</td>
<td>3.323</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.533</td>
<td>3.395</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>n372_7</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.618</td>
<td>3.480</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.766</td>
<td>3.628</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>n372_7</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.120</td>
<td>3.320</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.120</td>
<td>3.320</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.120</td>
<td>3.320</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.123</td>
<td>3.323</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.123</td>
<td>3.323</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.123</td>
<td>3.323</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>cnt1</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C71[3][B]</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C71[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/I0</td>
</tr>
<tr>
<td>4.056</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.096</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.136</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.216</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.336</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.355</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R2C54[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>5.491</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/I0</td>
</tr>
<tr>
<td>5.941</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>6.230</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/I0</td>
</tr>
<tr>
<td>7.154</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.443</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.365</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.405</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>8.924</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/F</td>
</tr>
<tr>
<td>9.186</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/I0</td>
</tr>
<tr>
<td>9.636</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C53[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.676</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/I0</td>
</tr>
<tr>
<td>10.735</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.342</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>11.552</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/F</td>
</tr>
<tr>
<td>11.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/I0</td>
</tr>
<tr>
<td>12.414</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>12.676</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>13.386</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C53[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/I0</td>
</tr>
<tr>
<td>13.970</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>14.567</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/I0</td>
</tr>
<tr>
<td>15.151</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.100</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/I0</td>
</tr>
<tr>
<td>16.684</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>17.142</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C60[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/I0</td>
</tr>
<tr>
<td>17.726</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C60[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>18.621</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C52[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/I0</td>
</tr>
<tr>
<td>19.205</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>19.467</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/I0</td>
</tr>
<tr>
<td>20.051</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.433</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C73[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.017</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.151</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C54[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.601</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C54[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C55[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.796</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C55[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>24.074</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C54[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.658</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C54[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.956</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_4_s/I0</td>
</tr>
<tr>
<td>25.406</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C56[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>25.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C56[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>25.643</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C56[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>25.941</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C55[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_4_s/I0</td>
</tr>
<tr>
<td>26.525</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C55[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>26.787</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C55[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.371</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C55[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>27.649</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C54[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38197_DOUT_2_s/I0</td>
</tr>
<tr>
<td>28.233</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C54[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38197_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>28.359</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C55[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n118_s2/I2</td>
</tr>
<tr>
<td>28.591</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C55[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n118_s2/F</td>
</tr>
<tr>
<td>29.271</td>
<td>0.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C68[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n118_s3/I0</td>
</tr>
<tr>
<td>29.481</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C68[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n118_s3/F</td>
</tr>
<tr>
<td>29.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C68[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.155</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C68[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_26_s0/CLK</td>
</tr>
<tr>
<td>22.104</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C68[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.642, 49.834%; route: 13.427, 49.048%; tC2Q: 0.306, 1.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.231%; route: 1.568, 72.769%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C72[2][B]</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C72[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C65[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/I0</td>
</tr>
<tr>
<td>4.024</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C65[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C65[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/CIN</td>
</tr>
<tr>
<td>4.064</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C65[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/COUT</td>
</tr>
<tr>
<td>4.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/CIN</td>
</tr>
<tr>
<td>4.104</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.144</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.264</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.304</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.384</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C67[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.454</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.666</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C67[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>6.381</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.542</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/I0</td>
</tr>
<tr>
<td>7.940</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.652</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>9.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>10.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>10.896</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C64[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>11.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>11.386</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>11.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>11.426</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/I0</td>
</tr>
<tr>
<td>12.329</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/F</td>
</tr>
<tr>
<td>12.855</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C62[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>13.855</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C65[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C65[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>14.825</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/I0</td>
</tr>
<tr>
<td>15.409</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/I0</td>
</tr>
<tr>
<td>16.271</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.855</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C72[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/I0</td>
</tr>
<tr>
<td>17.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C72[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>18.316</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C73[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/I0</td>
</tr>
<tr>
<td>18.900</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>19.801</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C72[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/I0</td>
</tr>
<tr>
<td>20.385</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>20.911</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/I0</td>
</tr>
<tr>
<td>21.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.757</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.341</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.603</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C70[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.187</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C70[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>23.531</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C70[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C70[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.377</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C70[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.827</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C70[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>24.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C70[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>25.022</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C70[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.408</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C69[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_3_s/I0</td>
</tr>
<tr>
<td>25.992</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C69[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.394</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C61[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_2_s/I0</td>
</tr>
<tr>
<td>26.978</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C61[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.256</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C60[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38143_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.840</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38143_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.368</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n118_s2/I0</td>
</tr>
<tr>
<td>28.785</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n118_s2/F</td>
</tr>
<tr>
<td>28.787</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n118_s3/I0</td>
</tr>
<tr>
<td>29.185</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n118_s3/F</td>
</tr>
<tr>
<td>29.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.113</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_23_s0/CLK</td>
</tr>
<tr>
<td>22.062</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.720, 50.704%; route: 13.033, 48.165%; tC2Q: 0.306, 1.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.775%; route: 1.526, 72.225%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C72[2][B]</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C72[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C65[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/I0</td>
</tr>
<tr>
<td>4.024</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C65[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C65[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/CIN</td>
</tr>
<tr>
<td>4.064</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C65[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/COUT</td>
</tr>
<tr>
<td>4.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/CIN</td>
</tr>
<tr>
<td>4.104</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.144</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.264</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.304</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.384</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C67[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.454</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.666</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C67[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>6.381</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.542</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/I0</td>
</tr>
<tr>
<td>7.940</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.652</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>9.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>10.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>10.896</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C64[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>11.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>11.386</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>11.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>11.426</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/I0</td>
</tr>
<tr>
<td>12.329</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/F</td>
</tr>
<tr>
<td>12.855</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C62[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>13.855</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C65[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C65[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>14.825</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/I0</td>
</tr>
<tr>
<td>15.409</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/I0</td>
</tr>
<tr>
<td>16.271</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.855</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C72[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/I0</td>
</tr>
<tr>
<td>17.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C72[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>18.316</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C73[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/I0</td>
</tr>
<tr>
<td>18.900</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>19.801</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C72[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/I0</td>
</tr>
<tr>
<td>20.385</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>20.911</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/I0</td>
</tr>
<tr>
<td>21.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.757</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.341</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.603</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C70[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.187</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C70[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>23.531</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C70[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C70[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.377</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C70[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.827</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C70[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>24.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C70[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>25.022</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C70[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.408</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C69[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_3_s/I0</td>
</tr>
<tr>
<td>25.992</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C69[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>26.394</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C61[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_2_s/I0</td>
</tr>
<tr>
<td>26.978</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C61[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>27.256</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C60[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38143_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.840</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38143_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.368</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n122_s1/I1</td>
</tr>
<tr>
<td>28.766</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n122_s1/F</td>
</tr>
<tr>
<td>28.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_22_s0/CLK</td>
</tr>
<tr>
<td>22.075</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C66[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.303, 49.936%; route: 13.031, 48.915%; tC2Q: 0.306, 1.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C71[3][B]</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C71[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/I0</td>
</tr>
<tr>
<td>4.056</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.096</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.136</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.216</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.336</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.355</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R2C54[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>5.491</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/I0</td>
</tr>
<tr>
<td>5.941</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>6.230</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/I0</td>
</tr>
<tr>
<td>7.154</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.443</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.365</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.405</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>8.924</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/F</td>
</tr>
<tr>
<td>9.186</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/I0</td>
</tr>
<tr>
<td>9.636</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C53[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.676</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/I0</td>
</tr>
<tr>
<td>10.735</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.342</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>11.552</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/F</td>
</tr>
<tr>
<td>11.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/I0</td>
</tr>
<tr>
<td>12.414</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>12.676</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>13.386</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C53[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/I0</td>
</tr>
<tr>
<td>13.970</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>14.567</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/I0</td>
</tr>
<tr>
<td>15.151</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.100</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/I0</td>
</tr>
<tr>
<td>16.684</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>17.142</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C60[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/I0</td>
</tr>
<tr>
<td>17.726</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C60[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>18.621</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C52[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/I0</td>
</tr>
<tr>
<td>19.205</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>19.467</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/I0</td>
</tr>
<tr>
<td>20.051</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.433</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C73[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.017</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.151</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C54[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.735</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C54[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C54[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.445</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C54[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.727</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_3_s/I0</td>
</tr>
<tr>
<td>25.311</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C56[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.637</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C55[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_2_s/I0</td>
</tr>
<tr>
<td>26.221</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C55[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.483</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C55[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.067</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.345</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C54[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n60_s/I0</td>
</tr>
<tr>
<td>27.929</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C54[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n60_s/SUM</td>
</tr>
<tr>
<td>28.227</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n120_s2/I0</td>
</tr>
<tr>
<td>28.644</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n120_s2/F</td>
</tr>
<tr>
<td>28.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.155</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_24_s0/CLK</td>
</tr>
<tr>
<td>22.104</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C56[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.453, 50.693%; route: 12.779, 48.154%; tC2Q: 0.306, 1.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.231%; route: 1.568, 72.769%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C71[3][B]</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C71[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/I0</td>
</tr>
<tr>
<td>4.056</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.096</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.136</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.216</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.336</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.355</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R2C54[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>5.491</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/I0</td>
</tr>
<tr>
<td>5.941</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>6.230</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/I0</td>
</tr>
<tr>
<td>7.154</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.443</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s1/F</td>
</tr>
<tr>
<td>7.915</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.365</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.405</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>8.712</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>8.924</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_15_s0/F</td>
</tr>
<tr>
<td>9.186</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/I0</td>
</tr>
<tr>
<td>9.636</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>9.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C53[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>9.676</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/I0</td>
</tr>
<tr>
<td>10.735</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.342</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>11.552</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C53[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_15_s0/F</td>
</tr>
<tr>
<td>11.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/I0</td>
</tr>
<tr>
<td>12.414</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>12.676</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C53[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C53[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>13.386</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C53[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/I0</td>
</tr>
<tr>
<td>13.970</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>14.567</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/I0</td>
</tr>
<tr>
<td>15.151</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C51[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.100</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/I0</td>
</tr>
<tr>
<td>16.684</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>17.142</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C60[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/I0</td>
</tr>
<tr>
<td>17.726</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C60[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>18.621</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C52[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/I0</td>
</tr>
<tr>
<td>19.205</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>19.467</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C52[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/I0</td>
</tr>
<tr>
<td>20.051</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C52[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.433</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C73[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.017</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.151</td>
<td>1.134</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C54[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.735</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C54[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>23.861</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C54[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.445</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C54[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.727</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_3_s/I0</td>
</tr>
<tr>
<td>25.311</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C56[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.637</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C55[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_2_s/I0</td>
</tr>
<tr>
<td>26.221</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C55[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.483</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C55[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_1_s/I0</td>
</tr>
<tr>
<td>27.067</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38196_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>27.345</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C54[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n60_s/I0</td>
</tr>
<tr>
<td>27.795</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C54[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n60_s/COUT</td>
</tr>
<tr>
<td>27.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C54[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38197_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>28.036</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C54[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38197_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>28.211</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n119_s1/I1</td>
</tr>
<tr>
<td>28.628</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n119_s1/F</td>
</tr>
<tr>
<td>28.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.155</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C56[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_25_s0/CLK</td>
</tr>
<tr>
<td>22.104</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C56[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.560, 51.127%; route: 12.656, 47.719%; tC2Q: 0.306, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.231%; route: 1.568, 72.769%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C72[2][B]</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C72[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C65[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/I0</td>
</tr>
<tr>
<td>4.024</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C65[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C65[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/CIN</td>
</tr>
<tr>
<td>4.064</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C65[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/COUT</td>
</tr>
<tr>
<td>4.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/CIN</td>
</tr>
<tr>
<td>4.104</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.144</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.264</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.304</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.384</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C67[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.454</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.666</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C67[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>6.381</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.542</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/I0</td>
</tr>
<tr>
<td>7.940</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.652</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>9.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/I0</td>
</tr>
<tr>
<td>10.423</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>10.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>10.618</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>10.896</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C64[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_12_s/COUT</td>
</tr>
<tr>
<td>11.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/CIN</td>
</tr>
<tr>
<td>11.386</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>11.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>11.426</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C64[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/I0</td>
</tr>
<tr>
<td>12.329</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_15_s2/F</td>
</tr>
<tr>
<td>12.855</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C62[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>13.855</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C65[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C65[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>14.825</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/I0</td>
</tr>
<tr>
<td>15.409</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>15.687</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/I0</td>
</tr>
<tr>
<td>16.271</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>16.855</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C72[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/I0</td>
</tr>
<tr>
<td>17.439</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C72[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>18.316</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C73[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/I0</td>
</tr>
<tr>
<td>18.900</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>19.801</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C72[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/I0</td>
</tr>
<tr>
<td>20.385</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>20.911</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/I0</td>
</tr>
<tr>
<td>21.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>21.757</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C68[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/I0</td>
</tr>
<tr>
<td>22.341</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C68[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.603</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C70[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.187</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C70[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>23.531</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C70[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C70[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>24.377</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C70[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/I0</td>
</tr>
<tr>
<td>24.961</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C70[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>25.115</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C69[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_2_s/I0</td>
</tr>
<tr>
<td>25.699</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C69[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.101</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C61[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_1_s/I0</td>
</tr>
<tr>
<td>26.685</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C61[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38142_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.839</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C60[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n63_s/I0</td>
</tr>
<tr>
<td>27.423</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C60[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n63_s/SUM</td>
</tr>
<tr>
<td>27.949</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n123_s2/I0</td>
</tr>
<tr>
<td>28.366</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n123_s2/F</td>
</tr>
<tr>
<td>28.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_21_s0/CLK</td>
</tr>
<tr>
<td>22.075</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.261, 50.537%; route: 12.673, 48.297%; tC2Q: 0.306, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.721</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/SUM</td>
</tr>
<tr>
<td>17.157</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>my_echo_u1/echo_data1_Z_14_s/I0</td>
</tr>
<tr>
<td>17.578</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_14_s/F</td>
</tr>
<tr>
<td>18.321</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>reverb_u1/reverb_data_14_s/I0</td>
</tr>
<tr>
<td>18.738</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_14_s/F</td>
</tr>
<tr>
<td>20.358</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11112_s2/I1</td>
</tr>
<tr>
<td>20.756</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11112_s2/F</td>
</tr>
<tr>
<td>21.912</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11112_s6/I1</td>
</tr>
<tr>
<td>22.258</td>
<td>0.346</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11112_s6/F</td>
</tr>
<tr>
<td>24.543</td>
<td>2.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 19.768%; route: 7.601, 66.222%; tC2Q: 1.608, 14.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C68[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
</tr>
<tr>
<td>3.358</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/I0</td>
</tr>
<tr>
<td>3.808</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/COUT</td>
</tr>
<tr>
<td>3.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/CIN</td>
</tr>
<tr>
<td>3.848</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/COUT</td>
</tr>
<tr>
<td>3.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/CIN</td>
</tr>
<tr>
<td>4.043</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/SUM</td>
</tr>
<tr>
<td>5.383</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/I0</td>
</tr>
<tr>
<td>5.833</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.110</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.496</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.986</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[2][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C59[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.611</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C59[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/I0</td>
</tr>
<tr>
<td>8.061</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>8.298</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>8.684</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.174</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>9.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>9.369</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>9.631</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.215</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>11.804</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>12.294</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>12.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>12.489</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>12.751</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/I0</td>
</tr>
<tr>
<td>13.201</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>13.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>14.198</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.782</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.212</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C72[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/I0</td>
</tr>
<tr>
<td>15.662</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C72[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/COUT</td>
</tr>
<tr>
<td>15.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C72[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.899</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C72[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.481</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/I0</td>
</tr>
<tr>
<td>16.931</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/COUT</td>
</tr>
<tr>
<td>16.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.971</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>16.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.011</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.248</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.896</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C72[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C72[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.583</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C72[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.881</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/I0</td>
</tr>
<tr>
<td>19.331</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>19.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.568</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>20.778</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/I0</td>
</tr>
<tr>
<td>21.228</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>21.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.465</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.989</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.439</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.676</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.062</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/I0</td>
</tr>
<tr>
<td>23.646</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.336</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/I0</td>
</tr>
<tr>
<td>24.920</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.554</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C68[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/I0</td>
</tr>
<tr>
<td>26.004</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C68[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/COUT</td>
</tr>
<tr>
<td>26.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C68[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.044</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>26.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C68[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>26.239</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>26.793</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[3][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n118_s2/I2</td>
</tr>
<tr>
<td>27.191</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C62[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n118_s2/F</td>
</tr>
<tr>
<td>27.301</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[2][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n118_s3/I0</td>
</tr>
<tr>
<td>27.722</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C62[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n118_s3/F</td>
</tr>
<tr>
<td>27.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.151</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C62[2][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_23_s0/CLK</td>
</tr>
<tr>
<td>22.100</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C62[2][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>40</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.528, 52.852%; route: 11.762, 45.952%; tC2Q: 0.306, 1.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.282%; route: 1.564, 72.718%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C72[2][B]</td>
<td>FIR_Lowpass/data_tmp[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C72[2][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C65[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/I0</td>
</tr>
<tr>
<td>4.024</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C65[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_4_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C65[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/CIN</td>
</tr>
<tr>
<td>4.064</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C65[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_5_s/COUT</td>
</tr>
<tr>
<td>4.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/CIN</td>
</tr>
<tr>
<td>4.104</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.144</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.264</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C66[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.304</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C66[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.344</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.384</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C67[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C67[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.424</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C67[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.454</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[3][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.666</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C67[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>6.381</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.542</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/I0</td>
</tr>
<tr>
<td>7.940</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38123_DOUT_15_s3/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/I0</td>
</tr>
<tr>
<td>8.652</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>8.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C68[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C68[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38125_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>9.973</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C64[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/I0</td>
</tr>
<tr>
<td>10.557</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C64[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38126_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>10.835</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C63[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_11_s/I0</td>
</tr>
<tr>
<td>11.419</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C63[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38128_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>11.697</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C61[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_10_s/I0</td>
</tr>
<tr>
<td>12.281</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C61[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38129_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>12.559</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C64[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_9_s/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C64[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38130_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>13.559</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_8_s/I0</td>
</tr>
<tr>
<td>14.143</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38131_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>14.487</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C66[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_7_s/I0</td>
</tr>
<tr>
<td>14.937</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C66[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_7_s/COUT</td>
</tr>
<tr>
<td>14.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C66[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_8_s/CIN</td>
</tr>
<tr>
<td>15.132</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C66[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38132_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>15.866</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C72[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_7_s/I0</td>
</tr>
<tr>
<td>16.450</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C72[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38133_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>17.553</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C73[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_6_s/I0</td>
</tr>
<tr>
<td>18.137</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38134_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>19.152</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C71[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_5_s/I0</td>
</tr>
<tr>
<td>19.736</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C71[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38135_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.166</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.750</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38136_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.904</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C68[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_3_s/I0</td>
</tr>
<tr>
<td>21.488</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38137_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.874</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C69[2][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.324</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C69[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C69[2][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.561</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C69[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38138_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>22.905</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C70[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_2_s/I0</td>
</tr>
<tr>
<td>23.355</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>23.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C70[1][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>23.592</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C70[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38139_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.870</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C70[1][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_2_s/I0</td>
</tr>
<tr>
<td>24.454</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C70[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38140_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.840</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C69[0][B]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_1_s/I0</td>
</tr>
<tr>
<td>25.424</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C69[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/mult_38141_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.950</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C61[0][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n64_s/I0</td>
</tr>
<tr>
<td>26.534</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C61[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n64_s/SUM</td>
</tr>
<tr>
<td>27.060</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n124_s2/I0</td>
</tr>
<tr>
<td>27.458</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C66[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/n124_s2/F</td>
</tr>
<tr>
<td>27.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C66[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.118</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_20_s0/CLK</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C66[3][A]</td>
<td>FIR_Lowpass/fir_base[1].fir_inst_NORMAL/data_mult_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>29</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.520, 49.424%; route: 12.506, 49.368%; tC2Q: 0.306, 1.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.713%; route: 1.531, 72.287%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C68[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
</tr>
<tr>
<td>3.358</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/I0</td>
</tr>
<tr>
<td>3.808</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/COUT</td>
</tr>
<tr>
<td>3.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/CIN</td>
</tr>
<tr>
<td>3.848</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/COUT</td>
</tr>
<tr>
<td>3.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/CIN</td>
</tr>
<tr>
<td>4.043</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/SUM</td>
</tr>
<tr>
<td>5.383</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/I0</td>
</tr>
<tr>
<td>5.833</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.110</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.496</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.986</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[2][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C59[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.611</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C59[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/I0</td>
</tr>
<tr>
<td>8.061</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>8.298</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>8.684</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.174</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>9.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>9.369</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>9.631</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.215</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>11.804</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>12.294</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>12.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>12.489</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>12.751</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/I0</td>
</tr>
<tr>
<td>13.201</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>13.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>14.198</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.782</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.212</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C72[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/I0</td>
</tr>
<tr>
<td>15.662</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C72[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/COUT</td>
</tr>
<tr>
<td>15.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C72[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.899</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C72[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.481</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/I0</td>
</tr>
<tr>
<td>16.931</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/COUT</td>
</tr>
<tr>
<td>16.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.971</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>16.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.011</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.248</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.896</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C72[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C72[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.583</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C72[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.881</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/I0</td>
</tr>
<tr>
<td>19.331</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>19.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.568</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>20.778</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/I0</td>
</tr>
<tr>
<td>21.228</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>21.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.465</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.989</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.439</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.676</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.062</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/I0</td>
</tr>
<tr>
<td>23.646</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.336</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/I0</td>
</tr>
<tr>
<td>24.920</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.554</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C68[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/I0</td>
</tr>
<tr>
<td>26.004</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C68[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/COUT</td>
</tr>
<tr>
<td>26.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C68[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>26.241</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C68[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38143_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.921</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[3][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n122_s1/I1</td>
</tr>
<tr>
<td>27.338</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C62[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n122_s1/F</td>
</tr>
<tr>
<td>27.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.149</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C62[3][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_22_s0/CLK</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C62[3][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.128, 52.070%; route: 11.778, 46.716%; tC2Q: 0.306, 1.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.307%; route: 1.562, 72.693%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.814</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11111_s5/I1</td>
</tr>
<tr>
<td>21.120</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C38[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11111_s5/F</td>
</tr>
<tr>
<td>23.695</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 18.721%; route: 7.032, 66.152%; tC2Q: 1.608, 15.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C71[3][B]</td>
<td>FIR_Lowpass/data_tmp[6]_6_s0/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C71[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[6]_6_s0/Q</td>
</tr>
<tr>
<td>3.606</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/I0</td>
</tr>
<tr>
<td>4.056</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_6_s/COUT</td>
</tr>
<tr>
<td>4.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C58[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/CIN</td>
</tr>
<tr>
<td>4.096</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C58[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_7_s/COUT</td>
</tr>
<tr>
<td>4.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/CIN</td>
</tr>
<tr>
<td>4.136</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_8_s/COUT</td>
</tr>
<tr>
<td>4.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_9_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/CIN</td>
</tr>
<tr>
<td>4.216</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_10_s/COUT</td>
</tr>
<tr>
<td>4.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C58[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C58[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_11_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_12_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/CIN</td>
</tr>
<tr>
<td>4.336</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_13_s/COUT</td>
</tr>
<tr>
<td>4.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_14_s/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[3][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/I2</td>
</tr>
<tr>
<td>5.355</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R2C54[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_in_15_s0/F</td>
</tr>
<tr>
<td>5.491</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/I0</td>
</tr>
<tr>
<td>5.941</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>6.230</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/I0</td>
</tr>
<tr>
<td>6.442</td>
<td>0.212</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C53[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38174_DOUT_15_s1/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/I0</td>
</tr>
<tr>
<td>7.154</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C53[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>7.443</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s0/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C53[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38176_DOUT_15_s0/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C53[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_12_s/I0</td>
</tr>
<tr>
<td>8.363</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C53[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38179_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>8.641</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C52[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_11_s/I0</td>
</tr>
<tr>
<td>9.225</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C52[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38180_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>9.639</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C52[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_9_s/I0</td>
</tr>
<tr>
<td>10.223</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38182_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>10.377</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C52[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_8_s/I0</td>
</tr>
<tr>
<td>10.961</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C52[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38183_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>11.223</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C52[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_7_s/I0</td>
</tr>
<tr>
<td>11.807</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C52[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38184_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>12.193</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C52[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_6_s/I0</td>
</tr>
<tr>
<td>12.643</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C52[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>12.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C52[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>12.880</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C52[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38185_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>13.709</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C51[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_6_s/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C51[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>14.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C51[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>14.396</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C51[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38186_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>15.309</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C57[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_6_s/I0</td>
</tr>
<tr>
<td>15.759</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C57[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>15.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C57[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>15.954</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C57[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38187_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>16.558</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C60[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_6_s/I0</td>
</tr>
<tr>
<td>17.008</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C60[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>17.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C60[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>17.245</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38188_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>18.221</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C52[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_6_s/I0</td>
</tr>
<tr>
<td>18.805</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C52[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38189_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>19.083</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C51[2][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_5_s/I0</td>
</tr>
<tr>
<td>19.667</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C51[2][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38190_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>21.069</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C72[2][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.653</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C72[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38191_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>22.635</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C54[1][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_3_s/I0</td>
</tr>
<tr>
<td>23.219</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C54[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38192_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.373</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C54[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_2_s/I0</td>
</tr>
<tr>
<td>23.957</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C54[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38193_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.363</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C56[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_1_s/I0</td>
</tr>
<tr>
<td>24.813</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>24.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C56[1][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>25.008</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C56[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38194_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>25.458</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C55[0][B]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_1_s/I0</td>
</tr>
<tr>
<td>26.042</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C55[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/mult_38195_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>26.196</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C55[0][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n61_s/I0</td>
</tr>
<tr>
<td>26.780</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C55[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n61_s/SUM</td>
</tr>
<tr>
<td>26.782</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n121_s2/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C55[3][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/n121_s2/F</td>
</tr>
<tr>
<td>27.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C55[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C55[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_23_s0/CLK</td>
</tr>
<tr>
<td>22.100</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C55[3][A]</td>
<td>FIR_Lowpass/fir_base[6].fir_inst_NORMAL/data_mult_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.015, 52.252%; route: 11.587, 46.519%; tC2Q: 0.306, 1.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C68[3][A]</td>
<td>FIR_Lowpass/data_tmp[3]_0_s0/CLK</td>
</tr>
<tr>
<td>2.432</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C68[3][A]</td>
<td style=" font-weight:bold;">FIR_Lowpass/data_tmp[3]_0_s0/Q</td>
</tr>
<tr>
<td>3.358</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/I0</td>
</tr>
<tr>
<td>3.808</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_0_s/COUT</td>
</tr>
<tr>
<td>3.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/CIN</td>
</tr>
<tr>
<td>3.848</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_1_s/COUT</td>
</tr>
<tr>
<td>3.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/CIN</td>
</tr>
<tr>
<td>4.043</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R7C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_in_2_s/SUM</td>
</tr>
<tr>
<td>5.383</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/I0</td>
</tr>
<tr>
<td>5.833</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>5.873</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>5.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.110</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38123_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>6.496</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/I0</td>
</tr>
<tr>
<td>6.946</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C59[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>6.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C59[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>6.986</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C59[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>6.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C59[2][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>7.181</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C59[2][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38124_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>7.611</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C59[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/I0</td>
</tr>
<tr>
<td>8.061</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C59[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n78_s/COUT</td>
</tr>
<tr>
<td>8.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>8.298</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38128_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>8.684</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/I0</td>
</tr>
<tr>
<td>9.134</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n77_s/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>9.174</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>9.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C56[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>9.369</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38129_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>9.631</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/I0</td>
</tr>
<tr>
<td>10.215</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38130_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>10.621</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C56[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C56[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n75_s/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C56[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>11.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C56[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38131_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>11.804</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/I0</td>
</tr>
<tr>
<td>12.254</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n74_s/COUT</td>
</tr>
<tr>
<td>12.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>12.294</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>12.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>12.489</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38132_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>12.751</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C60[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/I0</td>
</tr>
<tr>
<td>13.201</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C60[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>13.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C60[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C60[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38133_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>14.198</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/I0</td>
</tr>
<tr>
<td>14.782</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38134_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>15.212</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C72[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/I0</td>
</tr>
<tr>
<td>15.662</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C72[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n71_s/COUT</td>
</tr>
<tr>
<td>15.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C72[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>15.899</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C72[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38135_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>16.481</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/I0</td>
</tr>
<tr>
<td>16.931</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n70_s/COUT</td>
</tr>
<tr>
<td>16.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>16.971</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>16.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.011</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C73[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.248</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C73[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38136_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>17.896</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C72[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/I0</td>
</tr>
<tr>
<td>18.346</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C72[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>18.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C72[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>18.583</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C72[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38137_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>18.881</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C73[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/I0</td>
</tr>
<tr>
<td>19.331</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C73[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>19.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C73[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>19.568</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C73[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38138_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>20.778</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C62[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/I0</td>
</tr>
<tr>
<td>21.228</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C62[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>21.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C62[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>21.465</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C62[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38139_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>21.989</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/I0</td>
</tr>
<tr>
<td>22.439</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>22.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C62[1][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>22.676</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C62[1][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38140_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>23.062</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C62[1][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/I0</td>
</tr>
<tr>
<td>23.646</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C62[1][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38141_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>24.336</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C59[0][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/I0</td>
</tr>
<tr>
<td>24.920</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C59[0][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/mult_38142_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>25.554</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C68[0][A]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/I0</td>
</tr>
<tr>
<td>26.138</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C68[0][A]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n63_s/SUM</td>
</tr>
<tr>
<td>26.664</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[3][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n123_s2/I0</td>
</tr>
<tr>
<td>26.996</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C62[3][B]</td>
<td style=" background: #97FFFF;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/n123_s2/F</td>
</tr>
<tr>
<td>26.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[3][B]</td>
<td style=" font-weight:bold;">FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[3][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_21_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C62[3][B]</td>
<td>FIR_Lowpass/fir_base[3].fir_inst_NORMAL/data_mult_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>38</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.940, 52.031%; route: 11.624, 46.739%; tC2Q: 0.306, 1.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.420</td>
<td>2.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.218%; route: 6.757, 65.254%; tC2Q: 1.608, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.420</td>
<td>2.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.218%; route: 6.757, 65.254%; tC2Q: 1.608, 15.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>15.515</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>dac_data_4_s/I0</td>
</tr>
<tr>
<td>15.965</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">dac_data_4_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>dac_data_5_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">dac_data_5_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>dac_data_6_s/CIN</td>
</tr>
<tr>
<td>16.045</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">dac_data_6_s/COUT</td>
</tr>
<tr>
<td>16.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>dac_data_7_s/CIN</td>
</tr>
<tr>
<td>16.085</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">dac_data_7_s/COUT</td>
</tr>
<tr>
<td>16.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>dac_data_8_s/CIN</td>
</tr>
<tr>
<td>16.125</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">dac_data_8_s/COUT</td>
</tr>
<tr>
<td>16.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>dac_data_9_s/CIN</td>
</tr>
<tr>
<td>16.165</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">dac_data_9_s/COUT</td>
</tr>
<tr>
<td>16.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>dac_data_10_s/CIN</td>
</tr>
<tr>
<td>16.402</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">dac_data_10_s/SUM</td>
</tr>
<tr>
<td>16.944</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[3][A]</td>
<td>my_echo_u1/echo_data1_Z_10_s/I0</td>
</tr>
<tr>
<td>17.342</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[3][A]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_10_s/F</td>
</tr>
<tr>
<td>18.080</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>reverb_u1/reverb_data_10_s/I0</td>
</tr>
<tr>
<td>18.501</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_10_s/F</td>
</tr>
<tr>
<td>20.120</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11116_s2/I1</td>
</tr>
<tr>
<td>20.541</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C36[1][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11116_s2/F</td>
</tr>
<tr>
<td>20.819</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11116_s5/I1</td>
</tr>
<tr>
<td>21.125</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C36[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11116_s5/F</td>
</tr>
<tr>
<td>23.379</td>
<td>2.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.433, 23.589%; route: 6.273, 60.820%; tC2Q: 1.608, 15.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.318</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.409%; route: 6.655, 64.908%; tC2Q: 1.608, 15.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[4]</td>
</tr>
<tr>
<td>15.515</td>
<td>0.842</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>dac_data_4_s/I0</td>
</tr>
<tr>
<td>15.965</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">dac_data_4_s/COUT</td>
</tr>
<tr>
<td>15.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>dac_data_5_s/CIN</td>
</tr>
<tr>
<td>16.005</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">dac_data_5_s/COUT</td>
</tr>
<tr>
<td>16.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>dac_data_6_s/CIN</td>
</tr>
<tr>
<td>16.045</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">dac_data_6_s/COUT</td>
</tr>
<tr>
<td>16.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>dac_data_7_s/CIN</td>
</tr>
<tr>
<td>16.085</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">dac_data_7_s/COUT</td>
</tr>
<tr>
<td>16.085</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>dac_data_8_s/CIN</td>
</tr>
<tr>
<td>16.125</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">dac_data_8_s/COUT</td>
</tr>
<tr>
<td>16.125</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>dac_data_9_s/CIN</td>
</tr>
<tr>
<td>16.165</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">dac_data_9_s/COUT</td>
</tr>
<tr>
<td>16.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>dac_data_10_s/CIN</td>
</tr>
<tr>
<td>16.205</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">dac_data_10_s/COUT</td>
</tr>
<tr>
<td>16.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>dac_data_11_s/CIN</td>
</tr>
<tr>
<td>16.245</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">dac_data_11_s/COUT</td>
</tr>
<tr>
<td>16.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[1][B]</td>
<td>dac_data_12_s/CIN</td>
</tr>
<tr>
<td>16.486</td>
<td>0.241</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C28[1][B]</td>
<td style=" background: #97FFFF;">dac_data_12_s/SUM</td>
</tr>
<tr>
<td>17.014</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>my_echo_u1/echo_data1_Z_12_s/I0</td>
</tr>
<tr>
<td>17.383</td>
<td>0.369</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_12_s/F</td>
</tr>
<tr>
<td>18.125</td>
<td>0.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>reverb_u1/reverb_data_12_s/I0</td>
</tr>
<tr>
<td>18.546</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_12_s/F</td>
</tr>
<tr>
<td>20.129</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37[1][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11114_s2/I1</td>
</tr>
<tr>
<td>20.498</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C37[1][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11114_s2/F</td>
</tr>
<tr>
<td>20.760</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11114_s5/I1</td>
</tr>
<tr>
<td>20.948</td>
<td>0.188</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11114_s5/F</td>
</tr>
<tr>
<td>23.299</td>
<td>2.351</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.318, 22.650%; route: 6.308, 61.638%; tC2Q: 1.608, 15.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.786</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C35[3][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/I1</td>
</tr>
<tr>
<td>21.092</td>
<td>0.306</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C35[3][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s11/F</td>
</tr>
<tr>
<td>23.293</td>
<td>2.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 19.456%; route: 6.630, 64.822%; tC2Q: 1.608, 15.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>13.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.673</td>
<td>1.608</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[13]</td>
</tr>
<tr>
<td>16.034</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C28[2][A]</td>
<td>dac_data_13_s/I0</td>
</tr>
<tr>
<td>16.484</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C28[2][A]</td>
<td style=" background: #97FFFF;">dac_data_13_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[2][B]</td>
<td>dac_data_14_s/CIN</td>
</tr>
<tr>
<td>16.524</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C28[2][B]</td>
<td style=" background: #97FFFF;">dac_data_14_s/COUT</td>
</tr>
<tr>
<td>16.524</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C29[0][A]</td>
<td>dac_data_15_s/CIN</td>
</tr>
<tr>
<td>16.719</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">dac_data_15_s/SUM</td>
</tr>
<tr>
<td>17.183</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>my_echo_u1/echo_data1_Z_15_s/I1</td>
</tr>
<tr>
<td>17.552</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">my_echo_u1/echo_data1_Z_15_s/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>reverb_u1/reverb_data_15_s/I0</td>
</tr>
<tr>
<td>18.564</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">reverb_u1/reverb_data_15_s/F</td>
</tr>
<tr>
<td>20.275</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/I1</td>
</tr>
<tr>
<td>20.507</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R31C36[3][A]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11108_s6/F</td>
</tr>
<tr>
<td>20.633</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/n11109_s5/I1</td>
</tr>
<tr>
<td>20.895</td>
<td>0.262</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C36[0][B]</td>
<td style=" background: #97FFFF;">my_eq_u1/EQ_u0/Equalizer_inst/n11109_s5/F</td>
</tr>
<tr>
<td>23.276</td>
<td>2.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td style=" font-weight:bold;">my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/A[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1/CLK[0]</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
<tr>
<td>18.637</td>
<td>-3.461</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[0]</td>
<td>my_eq_u1/EQ_u0/Equalizer_inst/dsp_Multiplier_x/mult_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.932</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.065, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.946, 19.058%; route: 6.657, 65.194%; tC2Q: 1.608, 15.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>n131_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cnt1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>20.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">n131_s2/I0</td>
</tr>
<tr>
<td>20.261</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n131_s2/F</td>
</tr>
<tr>
<td>20.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">cnt1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.298</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/CLK</td>
</tr>
<tr>
<td>21.333</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cnt1_s1</td>
</tr>
<tr>
<td>21.358</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 97.701%; route: 0.000, 0.000%; tC2Q: 0.006, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.741%; route: 0.718, 55.259%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>167</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.305</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.501%; route: 0.725, 55.499%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>fifo_datain_14_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">fifo_datain_14_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 64.268%; tC2Q: 0.144, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>fifo_datain_15_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">fifo_datain_15_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 67.494%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>fifo_datain_13_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">fifo_datain_13_s0/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>0.299</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.299, 67.494%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>fifo_datain_3_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">fifo_datain_3_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.334, 69.874%; tC2Q: 0.144, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>fifo_datain_2_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">fifo_datain_2_s0/Q</td>
</tr>
<tr>
<td>1.759</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.334, 69.874%; tC2Q: 0.144, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>fifo_datain_11_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">fifo_datain_11_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 70.791%; tC2Q: 0.144, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>fifo_datain_7_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">fifo_datain_7_s0/Q</td>
</tr>
<tr>
<td>1.783</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 70.791%; tC2Q: 0.144, 29.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>fifo_datain_0_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">fifo_datain_0_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 73.034%; tC2Q: 0.144, 26.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>fifo_datain_10_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">fifo_datain_10_s0/Q</td>
</tr>
<tr>
<td>1.817</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 72.727%; tC2Q: 0.144, 27.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>fifo_datain_8_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">fifo_datain_8_s0/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 72.983%; tC2Q: 0.144, 27.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.810</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>1.733</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.673, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.454</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.814</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.704</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>1.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.801</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.656</td>
<td>1.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.691</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>1.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.656, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.454</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.814</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.704</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>1.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.669, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>fifo_datain_5_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" font-weight:bold;">fifo_datain_5_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 74.007%; tC2Q: 0.144, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>fifo_datain_1_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">fifo_datain_1_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 74.007%; tC2Q: 0.144, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>fifo_datain_6_s0/CLK</td>
</tr>
<tr>
<td>1.434</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" font-weight:bold;">fifo_datain_6_s0/Q</td>
</tr>
<tr>
<td>1.858</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 74.648%; tC2Q: 0.144, 25.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.441</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.585</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>1.708</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.441, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.660, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>fifo_datain_12_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">fifo_datain_12_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.444, 75.510%; tC2Q: 0.144, 24.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>fifo_datain_4_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td style=" font-weight:bold;">fifo_datain_4_s0/Q</td>
</tr>
<tr>
<td>1.880</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.455, 75.960%; tC2Q: 0.144, 24.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_datain_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>9873</td>
<td>IOB29[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>fifo_datain_9_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">fifo_datain_9_s0/Q</td>
</tr>
<tr>
<td>1.892</td>
<td>0.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.709</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.746</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.459, 76.119%; tC2Q: 0.144, 23.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.674, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.594</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C16[3][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.914</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.700</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n372_7:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cnt1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>47</td>
<td>R5C18[1][B]</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.594</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.914</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R5C10[2][B]</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.700</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>1.713</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.351</td>
<td>3.351</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.674</td>
<td>1.674</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.395</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n372_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>11.455</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>3.431</td>
<td>3.431</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>6.912</td>
<td>1.912</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.766</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.628</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>n372_7</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>3.065</td>
<td>3.065</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>n372_7</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>n372_s3/F</td>
</tr>
<tr>
<td>6.694</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.353</td>
<td>3.353</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.353</td>
<td>3.353</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wptr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.353</td>
<td>3.353</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.673</td>
<td>1.673</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.345</td>
<td>3.345</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.669</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.345</td>
<td>3.345</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.669</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cnt1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>8.345</td>
<td>3.345</td>
<td>tNET</td>
<td>FF</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cnt1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cnt1_s1/Q</td>
</tr>
<tr>
<td>11.669</td>
<td>1.669</td>
<td>tNET</td>
<td>RR</td>
<td>sd2fifo_u1/fifo_inst/Equal.wq2_rptr_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>9873</td>
<td>sys_clk_d</td>
<td>-7.376</td>
<td>1.588</td>
</tr>
<tr>
<td>779</td>
<td>gainwe</td>
<td>7.199</td>
<td>5.559</td>
</tr>
<tr>
<td>603</td>
<td>cnt_mul[0]</td>
<td>7.354</td>
<td>2.415</td>
</tr>
<tr>
<td>603</td>
<td>cnt_mul[0]</td>
<td>6.126</td>
<td>2.343</td>
</tr>
<tr>
<td>603</td>
<td>cnt_mul[0]</td>
<td>5.251</td>
<td>2.767</td>
</tr>
<tr>
<td>603</td>
<td>cnt_mul[0]</td>
<td>5.561</td>
<td>2.613</td>
</tr>
<tr>
<td>300</td>
<td>n11151_2</td>
<td>0.071</td>
<td>2.207</td>
</tr>
<tr>
<td>300</td>
<td>n11151_2</td>
<td>-1.261</td>
<td>2.390</td>
</tr>
<tr>
<td>300</td>
<td>n11151_2</td>
<td>2.594</td>
<td>2.188</td>
</tr>
<tr>
<td>300</td>
<td>n11151_2</td>
<td>0.750</td>
<td>2.695</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C87</td>
<td>95.83%</td>
</tr>
<tr>
<td>R20C58</td>
<td>93.06%</td>
</tr>
<tr>
<td>R27C58</td>
<td>93.06%</td>
</tr>
<tr>
<td>R15C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C67</td>
<td>91.67%</td>
</tr>
<tr>
<td>R22C69</td>
<td>91.67%</td>
</tr>
<tr>
<td>R32C54</td>
<td>91.67%</td>
</tr>
<tr>
<td>R28C65</td>
<td>91.67%</td>
</tr>
<tr>
<td>R28C71</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C16</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
