// Seed: 2893947891
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri0 id_3
);
  nor primCall (id_3, id_1, id_0);
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  integer id_3 = -1, id_4;
  initial id_3 = -1;
endmodule
module module_3 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  module_2 modCall_1 (
      id_5,
      id_6
  );
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_3 = id_6 == id_5;
  wire id_9, id_10;
  wire [-1 : id_2] id_11;
endmodule
