<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1819" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1819{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1819{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1819{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1819{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1819{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_1819{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_1819{left:70px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_1819{left:70px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1819{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ta_1819{left:70px;bottom:982px;}
#tb_1819{left:96px;bottom:985px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_1819{left:70px;bottom:959px;}
#td_1819{left:96px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#te_1819{left:96px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tf_1819{left:70px;bottom:919px;}
#tg_1819{left:96px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#th_1819{left:96px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1819{left:96px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tj_1819{left:96px;bottom:872px;letter-spacing:-0.27px;word-spacing:-0.29px;}
#tk_1819{left:70px;bottom:846px;}
#tl_1819{left:96px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tm_1819{left:96px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_1819{left:96px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#to_1819{left:96px;bottom:799px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#tp_1819{left:70px;bottom:773px;}
#tq_1819{left:96px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_1819{left:70px;bottom:750px;}
#ts_1819{left:96px;bottom:753px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_1819{left:70px;bottom:727px;}
#tu_1819{left:96px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_1819{left:70px;bottom:704px;}
#tw_1819{left:96px;bottom:707px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tx_1819{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#ty_1819{left:96px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_1819{left:70px;bottom:647px;}
#t10_1819{left:96px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_1819{left:96px;bottom:634px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t12_1819{left:96px;bottom:617px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t13_1819{left:70px;bottom:579px;letter-spacing:0.13px;}
#t14_1819{left:70px;bottom:554px;letter-spacing:-0.12px;}
#t15_1819{left:70px;bottom:536px;letter-spacing:-0.12px;}
#t16_1819{left:70px;bottom:518px;letter-spacing:-0.12px;}
#t17_1819{left:70px;bottom:499px;letter-spacing:-0.11px;}
#t18_1819{left:70px;bottom:481px;letter-spacing:-0.11px;}
#t19_1819{left:70px;bottom:463px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_1819{left:70px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_1819{left:70px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_1819{left:70px;bottom:389px;letter-spacing:-0.1px;}
#t1d_1819{left:91px;bottom:371px;letter-spacing:-0.09px;}
#t1e_1819{left:91px;bottom:353px;letter-spacing:-0.13px;}
#t1f_1819{left:118px;bottom:334px;letter-spacing:-0.11px;}
#t1g_1819{left:91px;bottom:316px;letter-spacing:-0.12px;}
#t1h_1819{left:118px;bottom:298px;letter-spacing:-0.11px;}
#t1i_1819{left:91px;bottom:279px;letter-spacing:-0.07px;}
#t1j_1819{left:70px;bottom:261px;letter-spacing:-0.16px;}
#t1k_1819{left:70px;bottom:243px;letter-spacing:-0.1px;}
#t1l_1819{left:91px;bottom:224px;letter-spacing:-0.09px;}
#t1m_1819{left:91px;bottom:206px;letter-spacing:-0.13px;}
#t1n_1819{left:91px;bottom:188px;letter-spacing:-0.13px;}
#t1o_1819{left:118px;bottom:169px;letter-spacing:-0.11px;}
#t1p_1819{left:91px;bottom:151px;letter-spacing:-0.07px;}
#t1q_1819{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1r_1819{left:70px;bottom:114px;letter-spacing:-0.16px;}

.s1_1819{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1819{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1819{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_1819{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s5_1819{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1819{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1819{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1819" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1819Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1819" style="-webkit-user-select: none;"><object width="935" height="1210" data="1819/1819.svg" type="image/svg+xml" id="pdf1819" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1819" class="t s1_1819">VGATHERDPS/VGATHERQPS—Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices </span>
<span id="t2_1819" class="t s2_1819">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1819" class="t s1_1819">Vol. 2C </span><span id="t4_1819" class="t s1_1819">5-343 </span>
<span id="t5_1819" class="t s3_1819">VEX.128 version: For dword indices, the instruction will gather four single-precision floating-point values. For </span>
<span id="t6_1819" class="t s3_1819">qword indices, the instruction will gather two values and zero the upper 64 bits of the destination. </span>
<span id="t7_1819" class="t s3_1819">VEX.256 version: For dword indices, the instruction will gather eight single-precision floating-point values. For </span>
<span id="t8_1819" class="t s3_1819">qword indices, the instruction will gather four values and zero the upper 128 bits of the destination. </span>
<span id="t9_1819" class="t s3_1819">Note that: </span>
<span id="ta_1819" class="t s4_1819">• </span><span id="tb_1819" class="t s3_1819">If any pair of the index, mask, or destination registers are the same, this instruction results a UD fault. </span>
<span id="tc_1819" class="t s4_1819">• </span><span id="td_1819" class="t s3_1819">The values may be read from memory in any order. Memory ordering with other instructions follows the Intel- </span>
<span id="te_1819" class="t s3_1819">64 memory-ordering model. </span>
<span id="tf_1819" class="t s4_1819">• </span><span id="tg_1819" class="t s3_1819">Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all </span>
<span id="th_1819" class="t s3_1819">elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer </span>
<span id="ti_1819" class="t s3_1819">to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the </span>
<span id="tj_1819" class="t s3_1819">conventional order. </span>
<span id="tk_1819" class="t s4_1819">• </span><span id="tl_1819" class="t s3_1819">Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to </span>
<span id="tm_1819" class="t s3_1819">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </span>
<span id="tn_1819" class="t s3_1819">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="to_1819" class="t s3_1819">left of the faulting one will be gathered. </span>
<span id="tp_1819" class="t s4_1819">• </span><span id="tq_1819" class="t s3_1819">This instruction does not perform AC checks, and so will never deliver an AC fault. </span>
<span id="tr_1819" class="t s4_1819">• </span><span id="ts_1819" class="t s3_1819">This instruction will cause a #UD if the address size attribute is 16-bit. </span>
<span id="tt_1819" class="t s4_1819">• </span><span id="tu_1819" class="t s3_1819">This instruction will cause a #UD if the memory operand is encoded without the SIB byte. </span>
<span id="tv_1819" class="t s4_1819">• </span><span id="tw_1819" class="t s3_1819">This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does </span>
<span id="tx_1819" class="t s3_1819">is implementation specific, and some implementations may use loads larger than the data element size or load </span>
<span id="ty_1819" class="t s3_1819">elements an indeterminate number of times. </span>
<span id="tz_1819" class="t s4_1819">• </span><span id="t10_1819" class="t s3_1819">The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32- </span>
<span id="t11_1819" class="t s3_1819">bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address </span>
<span id="t12_1819" class="t s3_1819">bits are ignored. </span>
<span id="t13_1819" class="t s5_1819">Operation </span>
<span id="t14_1819" class="t s6_1819">DEST := SRC1; </span>
<span id="t15_1819" class="t s6_1819">BASE_ADDR: base register encoded in VSIB addressing; </span>
<span id="t16_1819" class="t s6_1819">VINDEX: the vector index register encoded by VSIB addressing; </span>
<span id="t17_1819" class="t s6_1819">SCALE: scale factor encoded by SIB:[7:6]; </span>
<span id="t18_1819" class="t s6_1819">DISP: optional 1, 4 byte displacement; </span>
<span id="t19_1819" class="t s6_1819">MASK := SRC3; </span>
<span id="t1a_1819" class="t s7_1819">VGATHERDPS (VEX.128 version) </span>
<span id="t1b_1819" class="t s6_1819">MASK[MAXVL-1:128] := 0; </span>
<span id="t1c_1819" class="t s6_1819">FOR j := 0 to 3 </span>
<span id="t1d_1819" class="t s6_1819">i := j * 32; </span>
<span id="t1e_1819" class="t s6_1819">IF MASK[31+i] THEN </span>
<span id="t1f_1819" class="t s6_1819">MASK[i +31:i] := FFFFFFFFH; // extend from most significant bit </span>
<span id="t1g_1819" class="t s6_1819">ELSE </span>
<span id="t1h_1819" class="t s6_1819">MASK[i +31:i] := 0; </span>
<span id="t1i_1819" class="t s6_1819">FI; </span>
<span id="t1j_1819" class="t s6_1819">ENDFOR </span>
<span id="t1k_1819" class="t s6_1819">FOR j := 0 to 3 </span>
<span id="t1l_1819" class="t s6_1819">i := j * 32; </span>
<span id="t1m_1819" class="t s6_1819">DATA_ADDR := BASE_ADDR + (SignExtend(VINDEX[i+31:i])*SCALE + DISP; </span>
<span id="t1n_1819" class="t s6_1819">IF MASK[31+i] THEN </span>
<span id="t1o_1819" class="t s6_1819">DEST[i +31:i] := FETCH_32BITS(DATA_ADDR); // a fault exits the instruction </span>
<span id="t1p_1819" class="t s6_1819">FI; </span>
<span id="t1q_1819" class="t s6_1819">MASK[i +31:i] := 0; </span>
<span id="t1r_1819" class="t s6_1819">ENDFOR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
