// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of target_roll_V
//        bit 15~0 - target_roll_V[15:0] (Read/Write)
//        others   - reserved
// 0x14 : reserved
// 0x18 : Data signal of current_roll_V
//        bit 15~0 - current_roll_V[15:0] (Read/Write)
//        others   - reserved
// 0x1c : reserved
// 0x20 : Data signal of Kp_roll_V
//        bit 15~0 - Kp_roll_V[15:0] (Read/Write)
//        others   - reserved
// 0x24 : reserved
// 0x28 : Data signal of Ki_roll_V
//        bit 15~0 - Ki_roll_V[15:0] (Read/Write)
//        others   - reserved
// 0x2c : reserved
// 0x30 : Data signal of Kd_roll_V
//        bit 15~0 - Kd_roll_V[15:0] (Read/Write)
//        others   - reserved
// 0x34 : reserved
// 0x38 : Data signal of target_pitch_V
//        bit 15~0 - target_pitch_V[15:0] (Read/Write)
//        others   - reserved
// 0x3c : reserved
// 0x40 : Data signal of current_pitch_V
//        bit 15~0 - current_pitch_V[15:0] (Read/Write)
//        others   - reserved
// 0x44 : reserved
// 0x48 : Data signal of Kp_pitch_V
//        bit 15~0 - Kp_pitch_V[15:0] (Read/Write)
//        others   - reserved
// 0x4c : reserved
// 0x50 : Data signal of Ki_pitch_V
//        bit 15~0 - Ki_pitch_V[15:0] (Read/Write)
//        others   - reserved
// 0x54 : reserved
// 0x58 : Data signal of Kd_pitch_V
//        bit 15~0 - Kd_pitch_V[15:0] (Read/Write)
//        others   - reserved
// 0x5c : reserved
// 0x60 : Data signal of target_yaw_V
//        bit 15~0 - target_yaw_V[15:0] (Read/Write)
//        others   - reserved
// 0x64 : reserved
// 0x68 : Data signal of current_yaw_V
//        bit 15~0 - current_yaw_V[15:0] (Read/Write)
//        others   - reserved
// 0x6c : reserved
// 0x70 : Data signal of Kp_yaw_V
//        bit 15~0 - Kp_yaw_V[15:0] (Read/Write)
//        others   - reserved
// 0x74 : reserved
// 0x78 : Data signal of Ki_yaw_V
//        bit 15~0 - Ki_yaw_V[15:0] (Read/Write)
//        others   - reserved
// 0x7c : reserved
// 0x80 : Data signal of Kd_yaw_V
//        bit 15~0 - Kd_yaw_V[15:0] (Read/Write)
//        others   - reserved
// 0x84 : reserved
// 0x88 : Data signal of dt_V
//        bit 15~0 - dt_V[15:0] (Read/Write)
//        others   - reserved
// 0x8c : reserved
// 0x90 : Data signal of rollX_V
//        bit 15~0 - rollX_V[15:0] (Read)
//        others   - reserved
// 0x94 : Control signal of rollX_V
//        bit 0  - rollX_V_ap_vld (Read/COR)
//        others - reserved
// 0x98 : Data signal of pitchY_V
//        bit 15~0 - pitchY_V[15:0] (Read)
//        others   - reserved
// 0x9c : Control signal of pitchY_V
//        bit 0  - pitchY_V_ap_vld (Read/COR)
//        others - reserved
// 0xa0 : Data signal of yawZ_V
//        bit 15~0 - yawZ_V[15:0] (Read)
//        others   - reserved
// 0xa4 : Control signal of yawZ_V
//        bit 0  - yawZ_V_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XPIDFIXED_CTRL_ADDR_AP_CTRL              0x00
#define XPIDFIXED_CTRL_ADDR_GIE                  0x04
#define XPIDFIXED_CTRL_ADDR_IER                  0x08
#define XPIDFIXED_CTRL_ADDR_ISR                  0x0c
#define XPIDFIXED_CTRL_ADDR_TARGET_ROLL_V_DATA   0x10
#define XPIDFIXED_CTRL_BITS_TARGET_ROLL_V_DATA   16
#define XPIDFIXED_CTRL_ADDR_CURRENT_ROLL_V_DATA  0x18
#define XPIDFIXED_CTRL_BITS_CURRENT_ROLL_V_DATA  16
#define XPIDFIXED_CTRL_ADDR_KP_ROLL_V_DATA       0x20
#define XPIDFIXED_CTRL_BITS_KP_ROLL_V_DATA       16
#define XPIDFIXED_CTRL_ADDR_KI_ROLL_V_DATA       0x28
#define XPIDFIXED_CTRL_BITS_KI_ROLL_V_DATA       16
#define XPIDFIXED_CTRL_ADDR_KD_ROLL_V_DATA       0x30
#define XPIDFIXED_CTRL_BITS_KD_ROLL_V_DATA       16
#define XPIDFIXED_CTRL_ADDR_TARGET_PITCH_V_DATA  0x38
#define XPIDFIXED_CTRL_BITS_TARGET_PITCH_V_DATA  16
#define XPIDFIXED_CTRL_ADDR_CURRENT_PITCH_V_DATA 0x40
#define XPIDFIXED_CTRL_BITS_CURRENT_PITCH_V_DATA 16
#define XPIDFIXED_CTRL_ADDR_KP_PITCH_V_DATA      0x48
#define XPIDFIXED_CTRL_BITS_KP_PITCH_V_DATA      16
#define XPIDFIXED_CTRL_ADDR_KI_PITCH_V_DATA      0x50
#define XPIDFIXED_CTRL_BITS_KI_PITCH_V_DATA      16
#define XPIDFIXED_CTRL_ADDR_KD_PITCH_V_DATA      0x58
#define XPIDFIXED_CTRL_BITS_KD_PITCH_V_DATA      16
#define XPIDFIXED_CTRL_ADDR_TARGET_YAW_V_DATA    0x60
#define XPIDFIXED_CTRL_BITS_TARGET_YAW_V_DATA    16
#define XPIDFIXED_CTRL_ADDR_CURRENT_YAW_V_DATA   0x68
#define XPIDFIXED_CTRL_BITS_CURRENT_YAW_V_DATA   16
#define XPIDFIXED_CTRL_ADDR_KP_YAW_V_DATA        0x70
#define XPIDFIXED_CTRL_BITS_KP_YAW_V_DATA        16
#define XPIDFIXED_CTRL_ADDR_KI_YAW_V_DATA        0x78
#define XPIDFIXED_CTRL_BITS_KI_YAW_V_DATA        16
#define XPIDFIXED_CTRL_ADDR_KD_YAW_V_DATA        0x80
#define XPIDFIXED_CTRL_BITS_KD_YAW_V_DATA        16
#define XPIDFIXED_CTRL_ADDR_DT_V_DATA            0x88
#define XPIDFIXED_CTRL_BITS_DT_V_DATA            16
#define XPIDFIXED_CTRL_ADDR_ROLLX_V_DATA         0x90
#define XPIDFIXED_CTRL_BITS_ROLLX_V_DATA         16
#define XPIDFIXED_CTRL_ADDR_ROLLX_V_CTRL         0x94
#define XPIDFIXED_CTRL_ADDR_PITCHY_V_DATA        0x98
#define XPIDFIXED_CTRL_BITS_PITCHY_V_DATA        16
#define XPIDFIXED_CTRL_ADDR_PITCHY_V_CTRL        0x9c
#define XPIDFIXED_CTRL_ADDR_YAWZ_V_DATA          0xa0
#define XPIDFIXED_CTRL_BITS_YAWZ_V_DATA          16
#define XPIDFIXED_CTRL_ADDR_YAWZ_V_CTRL          0xa4

