==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1996 ; free virtual = 10409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1996 ; free virtual = 10409
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.984 ; gain = 0.383 ; free physical = 1979 ; free virtual = 10394
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1974 ; free virtual = 10390
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1953 ; free virtual = 10369
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1936 ; free virtual = 10353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.28 seconds; current allocated memory: 104.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (45.837ns) exceeds the target (target clock period: 50ns, clock uncertainty: 6.25ns, effective delay budget: 43.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 105.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 105.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 105.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 105.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div11_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div11_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 106.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div11/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div11' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.481 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1923 ; free virtual = 10344
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div11.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div11.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1912 ; free virtual = 10393
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1912 ; free virtual = 10393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.988 ; gain = 0.383 ; free physical = 1899 ; free virtual = 10380
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1893 ; free virtual = 10375
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1868 ; free virtual = 10350
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1850 ; free virtual = 10332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.85 seconds; current allocated memory: 104.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (45.837ns) exceeds the target (target clock period: 50ns, clock uncertainty: 6.25ns, effective delay budget: 43.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 105.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 105.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 105.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 105.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div11_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div11_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 106.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_64_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 108.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div11/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div11' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 110.500 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2095 ; free virtual = 10584
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div11.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div11.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2182 ; free virtual = 10676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2182 ; free virtual = 10676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 372.984 ; gain = 0.383 ; free physical = 2166 ; free virtual = 10662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 2162 ; free virtual = 10659
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 2137 ; free virtual = 10634
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 2119 ; free virtual = 10617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 104.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (87.507ns) exceeds the target (target clock period: 100ns, clock uncertainty: 12.5ns, effective delay budget: 87.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 150ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2069 ; free virtual = 10594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2069 ; free virtual = 10594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 372.988 ; gain = 0.383 ; free physical = 2054 ; free virtual = 10580
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2050 ; free virtual = 10577
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2024 ; free virtual = 10552
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2006 ; free virtual = 10534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 104.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (133.344ns) exceeds the target (target clock period: 150ns, clock uncertainty: 18.75ns, effective delay budget: 131.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 137ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2053 ; free virtual = 10587
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2053 ; free virtual = 10587
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.988 ; gain = 0.383 ; free physical = 2037 ; free virtual = 10572
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2033 ; free virtual = 10569
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 2008 ; free virtual = 10544
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1990 ; free virtual = 10527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.62 seconds; current allocated memory: 104.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (120.843ns) exceeds the target (target clock period: 137ns, clock uncertainty: 17.125ns, effective delay budget: 119.875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_3', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 147ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1998 ; free virtual = 10559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1998 ; free virtual = 10559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.984 ; gain = 0.383 ; free physical = 1983 ; free virtual = 10547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1978 ; free virtual = 10542
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1952 ; free virtual = 10517
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.922 ; gain = 128.320 ; free physical = 1934 ; free virtual = 10500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.63 seconds; current allocated memory: 104.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (129.177ns) exceeds the target (target clock period: 147ns, clock uncertainty: 18.375ns, effective delay budget: 128.625ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_1', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 150ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1758 ; free virtual = 10322
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1758 ; free virtual = 10322
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.988 ; gain = 0.383 ; free physical = 1743 ; free virtual = 10307
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6377) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6376: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1746 ; free virtual = 10311
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6373) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6355) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6356) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6357) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6358) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6359) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6360) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6389) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1722 ; free virtual = 10288
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 500.926 ; gain = 128.320 ; free physical = 1704 ; free virtual = 10270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.73 seconds; current allocated memory: 104.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 104.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (133.344ns) exceeds the target (target clock period: 150ns, clock uncertainty: 18.75ns, effective delay budget: 131.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6377) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7201:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7267:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7346:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7401:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7477:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7556:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7632:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7708:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7787:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2008 ; free virtual = 12114
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 2008 ; free virtual = 12114
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1983 ; free virtual = 12092
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6520) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6534) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6519: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1963 ; free virtual = 12075
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6516) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6534) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1867 ; free virtual = 11984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1840 ; free virtual = 11957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.63 seconds; current allocated memory: 132.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1923 ; free virtual = 12030
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1923 ; free virtual = 12030
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1896 ; free virtual = 12007
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6520) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6534) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6519: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1880 ; free virtual = 11993
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6516) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6497) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6534) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1822 ; free virtual = 11937
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1800 ; free virtual = 11915
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.33 seconds; current allocated memory: 132.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (66.672ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_1', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_2', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6520) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1322 ; free virtual = 9962
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1322 ; free virtual = 9962
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1315 ; free virtual = 9954
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6521) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6520: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1299 ; free virtual = 9937
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6517) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1250 ; free virtual = 9893
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1293 ; free virtual = 9936
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.93 seconds; current allocated memory: 188.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 188.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (54.171ns) exceeds the target (target clock period: 60ns, clock uncertainty: 7.5ns, effective delay budget: 52.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_6', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 70ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 90ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7864:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1322 ; free virtual = 9948
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1322 ; free virtual = 9948
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1312 ; free virtual = 9942
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6521) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6520: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 629.402 ; gain = 256.793 ; free physical = 1295 ; free virtual = 9927
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6517) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 629.402 ; gain = 256.793 ; free physical = 1280 ; free virtual = 9914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 629.402 ; gain = 256.793 ; free physical = 1271 ; free virtual = 9905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.53 seconds; current allocated memory: 241.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 241.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (79.173ns) exceeds the target (target clock period: 90ns, clock uncertainty: 11.25ns, effective delay budget: 78.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_12', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 120ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 70ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1333 ; free virtual = 9974
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1333 ; free virtual = 9974
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1309 ; free virtual = 9951
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6521) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6520: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1280 ; free virtual = 9923
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6517) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1209 ; free virtual = 9854
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1250 ; free virtual = 9895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.72 seconds; current allocated memory: 132.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (62.505ns) exceeds the target (target clock period: 70ns, clock uncertainty: 8.75ns, effective delay budget: 61.25ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_2', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_3', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_4', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_5', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_6', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_7', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_8', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_9', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_s', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_10', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 90ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1150 ; free virtual = 9789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1149 ; free virtual = 9788
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1125 ; free virtual = 9767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6521) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6520: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1103 ; free virtual = 9746
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6517) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.387 ; gain = 128.781 ; free physical = 1055 ; free virtual = 9701
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1068 ; free virtual = 9714
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.64 seconds; current allocated memory: 132.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 132.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (79.173ns) exceeds the target (target clock period: 90ns, clock uncertainty: 11.25ns, effective delay budget: 78.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_12', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1218 ; free virtual = 9857
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1218 ; free virtual = 9857
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1163 ; free virtual = 9805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_64_div11' (test.cpp:6521) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6520: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1146 ; free virtual = 9788
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6517) in function 'int_64_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div11' into 'operator_long_div11' (test.cpp:6535) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.391 ; gain = 128.781 ; free physical = 1128 ; free virtual = 9773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 1109 ; free virtual = 9754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div11/in' to 'operator_long_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.39 seconds; current allocated memory: 132.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 132.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_64_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (87.507ns) exceeds the target (target clock period: 100ns, clock uncertainty: 12.5ns, effective delay budget: 87.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_10', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_11', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_12', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_13', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_14', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_15', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_16', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_17', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_18', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_19', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_20', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_21', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_22', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_23', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_24', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_25', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_26', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_27', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_28', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_29', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
	'call' operation ('call_ret_30', test.cpp:6521) to 'lut_div11_chunk' (4.17 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 110ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 120ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

