<def f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='208' ll='229'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='270'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='353' c='_ZN4llvm12IRTranslator17emitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='356' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1002' c='_ZN4llvm12IRTranslator17emitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1052' c='_ZN4llvm12IRTranslator15emitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityENS_8RegisterERNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1121' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<size>192</size>
<mbr r='llvm::SwitchCG::BitTestBlock::First' o='0' t='llvm::APInt'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Range' o='128' t='llvm::APInt'/>
<mbr r='llvm::SwitchCG::BitTestBlock::SValue' o='256' t='const llvm::Value *'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Reg' o='320' t='unsigned int'/>
<mbr r='llvm::SwitchCG::BitTestBlock::RegVT' o='352' t='llvm::MVT'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Emitted' o='360' t='bool'/>
<mbr r='llvm::SwitchCG::BitTestBlock::ContiguousRange' o='368' t='bool'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Parent' o='384' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Default' o='448' t='llvm::MachineBasicBlock *'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Cases' o='512' t='llvm::SwitchCG::BitTestInfo'/>
<mbr r='llvm::SwitchCG::BitTestBlock::Prob' o='1408' t='llvm::BranchProbability'/>
<mbr r='llvm::SwitchCG::BitTestBlock::DefaultProb' o='1440' t='llvm::BranchProbability'/>
<mbr r='llvm::SwitchCG::BitTestBlock::OmitRangeCheck' o='1472' t='bool'/>
<fun r='_ZN4llvm8SwitchCG12BitTestBlockC1ENS_5APIntES2_PKNS_5ValueEjNS_3MVTEbbPNS_17MachineBasicBlockES8_NS_11SmallVectorINS0_11BitTestCaseELj3EEENS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='664' c='_ZN4llvm19SelectionDAGBuilder18visitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h' l='666' c='_ZN4llvm19SelectionDAGBuilder16visitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityEjRNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2654' c='_ZN4llvm19SelectionDAGBuilder18visitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2716' c='_ZN4llvm19SelectionDAGBuilder16visitBitTestCaseERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockENS_17BranchProbabilityEjRNS1_11BitTestCaseES5_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10440' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<size>192</size>
