INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/COD/0_ALU/Lab0/Lab0.srcs/sources_1/new/Lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/COD/0_ALU/Lab0/Lab0.srcs/sim_1/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
