/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [11:0] _04_;
  wire [6:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [27:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [7:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire [12:0] celloutsig_0_67z;
  wire celloutsig_0_69z;
  wire [30:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_71z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_21z[5] ? celloutsig_0_6z[22] : celloutsig_0_22z);
  assign celloutsig_0_39z = !(celloutsig_0_7z ? celloutsig_0_19z[11] : celloutsig_0_28z[4]);
  assign celloutsig_0_48z = !(celloutsig_0_47z ? celloutsig_0_28z[3] : celloutsig_0_31z);
  assign celloutsig_0_77z = !(celloutsig_0_62z ? celloutsig_0_69z : celloutsig_0_54z);
  assign celloutsig_1_17z = !(celloutsig_1_5z ? celloutsig_1_13z : celloutsig_1_16z);
  assign celloutsig_0_12z = !(celloutsig_0_4z ? _00_ : celloutsig_0_1z[0]);
  assign celloutsig_0_29z = !(celloutsig_0_17z ? celloutsig_0_21z[1] : celloutsig_0_5z);
  assign celloutsig_0_53z = ~(celloutsig_0_24z[2] | celloutsig_0_33z);
  assign celloutsig_0_11z = ~(celloutsig_0_0z[0] | celloutsig_0_1z[2]);
  assign celloutsig_0_58z = ~((celloutsig_0_45z[0] | celloutsig_0_10z[3]) & celloutsig_0_4z);
  assign celloutsig_0_63z = ~((celloutsig_0_44z[0] | _01_) & celloutsig_0_0z[3]);
  assign celloutsig_1_1z = ~((in_data[109] | in_data[169]) & in_data[110]);
  assign celloutsig_0_33z = ~((_01_ | celloutsig_0_12z) & (celloutsig_0_0z[3] | celloutsig_0_26z));
  assign celloutsig_0_41z = ~((celloutsig_0_14z[2] | celloutsig_0_33z) & (celloutsig_0_29z | celloutsig_0_22z));
  assign celloutsig_0_5z = ~((in_data[17] | celloutsig_0_1z[1]) & (in_data[48] | celloutsig_0_2z[7]));
  assign celloutsig_0_22z = ~((in_data[45] | celloutsig_0_19z[22]) & (celloutsig_0_15z | in_data[79]));
  assign celloutsig_0_47z = celloutsig_0_45z[1] | ~(_02_);
  assign celloutsig_1_16z = celloutsig_1_0z | ~(in_data[147]);
  assign celloutsig_0_20z = celloutsig_0_19z[26] | ~(in_data[9]);
  assign celloutsig_0_32z = ~(celloutsig_0_18z ^ celloutsig_0_8z[2]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[19] ^ celloutsig_1_6z[1]);
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _27_ <= 7'h00;
    else _27_ <= celloutsig_0_0z[6:0];
  assign { _01_, _03_[5:4], _00_, _03_[2:0] } = _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _04_ <= 12'h000;
    else _04_ <= { celloutsig_0_19z[10:8], celloutsig_0_22z, _01_, _03_[5:4], _00_, _03_[2:0], celloutsig_0_20z };
  reg [6:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _29_ <= 7'h00;
    else _29_ <= { celloutsig_0_16z[5], celloutsig_0_16z };
  assign { _05_[6:3], _02_, _05_[1:0] } = _29_;
  assign celloutsig_1_18z = { celloutsig_1_12z[7:1], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_9z } & { celloutsig_1_3z[13:4], celloutsig_1_17z };
  assign celloutsig_0_0z = in_data[23:16] / { 1'h1, in_data[8:2] };
  assign celloutsig_0_42z = { celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_20z } / { 1'h1, celloutsig_0_27z, celloutsig_0_41z };
  assign celloutsig_0_45z = celloutsig_0_16z[3:1] / { 1'h1, celloutsig_0_8z[4], celloutsig_0_29z };
  assign celloutsig_0_56z = { celloutsig_0_42z[1], _01_, _03_[5:4], _00_, _03_[2:0] } / { 1'h1, in_data[89:84], celloutsig_0_41z };
  assign celloutsig_0_59z = celloutsig_0_44z[6:1] / { 1'h1, celloutsig_0_48z, celloutsig_0_53z, celloutsig_0_15z, celloutsig_0_48z, celloutsig_0_33z };
  assign celloutsig_1_6z = in_data[112:110] / { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[48], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, _03_[4], _00_, _03_[2:1], celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_3z[14:7] / { 1'h1, in_data[132:128], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[7:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[52:50] / { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_21z = { celloutsig_0_2z[6:1], celloutsig_0_12z } / { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1], celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = in_data[88] & ~(celloutsig_0_10z[3]);
  assign celloutsig_0_37z = - { in_data[79:74], celloutsig_0_4z };
  assign celloutsig_0_44z = - { _05_[6:3], _02_, _05_[1:0], celloutsig_0_41z };
  assign celloutsig_0_46z = - celloutsig_0_2z[7:1];
  assign celloutsig_0_14z = - celloutsig_0_10z[7:2];
  assign celloutsig_0_19z = - { celloutsig_0_10z[6:0], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_54z = { celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_41z } !== { celloutsig_0_45z[0], _05_[6:3], _02_, _05_[1:0], celloutsig_0_27z, celloutsig_0_52z };
  assign celloutsig_0_55z = celloutsig_0_28z[4:0] !== celloutsig_0_46z[6:2];
  assign celloutsig_0_65z = { celloutsig_0_46z[4:0], celloutsig_0_62z, celloutsig_0_58z } !== { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_62z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_79z = { celloutsig_0_65z, celloutsig_0_25z, celloutsig_0_77z, celloutsig_0_31z } !== celloutsig_0_8z[4:1];
  assign celloutsig_0_18z = { in_data[80:79], celloutsig_0_15z } !== celloutsig_0_16z[5:3];
  assign celloutsig_0_26z = { celloutsig_0_19z[26:6], _04_ } !== { celloutsig_0_10z[3:2], celloutsig_0_6z };
  assign celloutsig_0_4z = | celloutsig_0_2z[6:2];
  assign celloutsig_1_9z = | { in_data[169:168], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_35z = | { celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_24z[1], celloutsig_0_15z, celloutsig_0_8z, in_data[94:93] };
  assign celloutsig_0_52z = | { celloutsig_0_45z[1:0], celloutsig_0_5z };
  assign celloutsig_0_69z = | { celloutsig_0_67z[8:1], celloutsig_0_63z, celloutsig_0_44z };
  assign celloutsig_0_7z = | { celloutsig_0_4z, _03_[5:4] };
  assign celloutsig_1_0z = | in_data[180:173];
  assign celloutsig_1_5z = | { celloutsig_1_3z[15:0], in_data[180:173] };
  assign celloutsig_0_13z = | { _01_, _00_, _03_[5:4], _03_[2:0] };
  assign celloutsig_0_25z = | { celloutsig_0_8z, in_data[94:93] };
  assign celloutsig_0_62z = ~^ { _03_[5:4], _00_, celloutsig_0_45z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_32z };
  assign celloutsig_0_78z = ~^ { celloutsig_0_71z[7:2], celloutsig_0_37z, celloutsig_0_65z, celloutsig_0_42z };
  assign celloutsig_0_9z = ~^ celloutsig_0_0z;
  assign celloutsig_0_17z = ~^ { celloutsig_0_14z[4], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_27z = ~^ { _01_, _03_[5:4], _00_, _03_[2:1], celloutsig_0_18z };
  assign celloutsig_1_13z = ^ { celloutsig_1_3z[8:7], celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[11:9], celloutsig_1_0z } >> { celloutsig_1_4z[13:12], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_1z[1:0], celloutsig_0_4z } >> celloutsig_0_1z;
  assign celloutsig_0_28z = celloutsig_0_6z[29:24] >> { celloutsig_0_10z[5:2], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_6z = { celloutsig_0_0z[7:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z } << { celloutsig_0_1z[2], _01_, _03_[5:4], _00_, _03_[2:0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_67z = { celloutsig_0_56z[7:2], _01_, _03_[5:4], _00_, _03_[2:0] } - { in_data[89:83], celloutsig_0_59z };
  assign celloutsig_0_71z = { celloutsig_0_19z[25:23], celloutsig_0_39z, celloutsig_0_5z, _01_, _03_[5:4], _00_, _03_[2:0], celloutsig_0_55z } - { celloutsig_0_19z[24:14], celloutsig_0_35z, celloutsig_0_34z };
  assign celloutsig_1_3z = { in_data[145:132], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } - { in_data[174:160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[17:5], celloutsig_1_1z } - { in_data[135:124], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z[7:3], celloutsig_0_11z } - { _03_[1:0], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_14z[0]) | (celloutsig_0_5z & celloutsig_0_11z));
  assign { _03_[6], _03_[3] } = { _01_, _00_ };
  assign _05_[2] = _02_;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_78z, celloutsig_0_79z };
endmodule
