// Seed: 1210666116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  uwire id_3;
  always_latch id_1 <= id_0;
  uwire id_4;
  assign id_1 = 1;
  assign id_1 = $realtime;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3#(
        .id_4 (1),
        .id_5 (1),
        .id_6 (-1),
        .id_7 (id_8),
        .id_9 (id_10),
        .id_11(1),
        .id_12("")
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri id_30 = -1, id_31;
  assign id_3 = id_25;
  id_32 :
  assert property (@(id_32) 1)
    `define pp_33 0
  module_0 modCall_1 (
      id_24,
      id_29,
      id_21,
      id_24
  );
endmodule
