<stg><name>huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_dhtbl_ml_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_dhtbl_ml = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln632 = store i32 1, i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln628 = store i32 0, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln632 = store i5 1, i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body32:0 %l = load i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body32:3 %icmp_ln664 = icmp_eq  i5 %l, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln664"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body32:4 %br_ln664 = br i1 %icmp_ln664, void %for.body32.split, void %for.end55.exitStub

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.body32.split:1 %zext_ln664 = zext i5 %l

]]></Node>
<StgValue><ssdm name="zext_ln664"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:2 %p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:3 %p_jinfo_ac_dhuff_tbl_mincode_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_mincode, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:4 %p_jinfo_ac_dhuff_tbl_valptr_addr = getelementptr i11 %p_jinfo_ac_dhuff_tbl_valptr, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.split:10 %p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln664

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.body32.split:11 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc53:0 %add_ln664 = add i5 %l, i5 1

]]></Node>
<StgValue><ssdm name="add_ln664"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53:1 %store_ln632 = store i5 %add_ln664, i5 %p_dhtbl_ml_1

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc53:2 %br_ln664 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln664"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body32:1 %p_dhtbl_ml_2 = load i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
for.body32:2 %trunc_ln664 = trunc i32 %p_dhtbl_ml_2

]]></Node>
<StgValue><ssdm name="trunc_ln664"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body32.split:0 %p_load = load i32 %p

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32">
<![CDATA[
for.body32.split:5 %trunc_ln664_1 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln664_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
for.body32.split:6 %trunc_ln664_2 = trunc i32 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln664_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body32.split:7 %specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln628"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body32.split:8 %speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln628"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body32.split:9 %specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln664"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
for.body32.split:11 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.body32.split:12 %zext_ln665 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln665"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
for.body32.split:13 %zext_ln665_1 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln665_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body32.split:14 %icmp_ln665 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body32.split:15 %br_ln665 = br i1 %icmp_ln665, void %if.else, void %if.then36

]]></Node>
<StgValue><ssdm name="br_ln665"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="11" op_1_bw="7">
<![CDATA[
if.else:0 %store_ln668 = store i11 %trunc_ln664_2, i7 %p_jinfo_ac_dhuff_tbl_valptr_addr

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
if.else:1 %zext_ln669 = zext i32 %p_load

]]></Node>
<StgValue><ssdm name="zext_ln669"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln669

]]></Node>
<StgValue><ssdm name="huffcode_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
if.else:3 %huffcode_load = load i9 %huffcode_addr

]]></Node>
<StgValue><ssdm name="huffcode_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.else:6 %add_ln670 = add i9 %trunc_ln664_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln670"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.else:7 %p_1 = add i9 %add_ln670, i9 %zext_ln665_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
if.else:8 %zext_ln671 = zext i9 %p_1

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:9 %huffcode_addr_1 = getelementptr i32 %huffcode, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="huffcode_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.else:10 %huffcode_load_1 = load i9 %huffcode_addr_1

]]></Node>
<StgValue><ssdm name="huffcode_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:12 %p_2 = add i32 %zext_ln665, i32 %p_load

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
if.else:13 %l_cast7 = zext i5 %l

]]></Node>
<StgValue><ssdm name="l_cast7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:14 %store_ln632 = store i32 %l_cast7, i32 %p_dhtbl_ml

]]></Node>
<StgValue><ssdm name="store_ln632"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:15 %store_ln628 = store i32 %p_2, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.then36:0 %store_ln666 = store i32 4294967295, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="store_ln666"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="0"/>
<literal name="icmp_ln665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then36:1 %br_ln667 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln667"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end55.exitStub:0 %write_ln664 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %p_dhtbl_ml_out, i7 %trunc_ln664

]]></Node>
<StgValue><ssdm name="write_ln664"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln664" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end55.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
if.else:3 %huffcode_load = load i9 %huffcode_addr

]]></Node>
<StgValue><ssdm name="huffcode_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
if.else:4 %trunc_ln669 = trunc i32 %huffcode_load

]]></Node>
<StgValue><ssdm name="trunc_ln669"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="11" op_1_bw="7">
<![CDATA[
if.else:5 %store_ln669 = store i11 %trunc_ln669, i7 %p_jinfo_ac_dhuff_tbl_mincode_addr

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
if.else:10 %huffcode_load_1 = load i9 %huffcode_addr_1

]]></Node>
<StgValue><ssdm name="huffcode_load_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.else:11 %store_ln671 = store i32 %huffcode_load_1, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.else:16 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
