#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x16acdc0 .scope module, "paralleltoserialWrapper" "paralleltoserialWrapper" 2 3;
 .timescale 0 0;
P_0x16b48b8 .param/l "WIDTH" 2 3, +C4<01000>;
L_0x16dd690 .functor AND 1, C4<z>, L_0x16ddfb0, C4<1>, C4<1>;
v0x16d9b90_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x16d9c60_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x16d9ce0_0 .net "Reset", 0 0, C4<z>; 0 drivers
v0x16d9db0_0 .net *"_s12", 0 0, L_0x16de190; 1 drivers
v0x16d9e30_0 .net *"_s14", 0 0, C4<1>; 1 drivers
v0x16d9eb0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x16d9f50_0 .net *"_s4", 0 0, L_0x16ddec0; 1 drivers
v0x16d9ff0_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x16da0e0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x16da180_0 .net "clock", 0 0, C4<z>; 0 drivers
v0x16da260_0 .net "complete", 0 0, L_0x16de300; 1 drivers
v0x16da2e0_0 .net "countValue", 7 0, v0x16d5990_0; 1 drivers
v0x16da3d0_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x16da450_0 .net "framesize", 7 0, C4<zzzzzzzz>; 0 drivers
v0x16da550_0 .net "go", 0 0, L_0x16ddfb0; 1 drivers
v0x16da5d0_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x16da4d0_0 .net "load_send", 0 0, C4<z>; 0 drivers
v0x16da710_0 .net "parallel", 7 0, C4<zzzzzzzz>; 0 drivers
v0x16da830_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x16da8b0_0 .net "serial", 0 0, L_0x16ddcb0; 1 drivers
L_0x16ddec0 .cmp/eq 8, C4<zzzzzzzz>, v0x16d5990_0;
L_0x16ddfb0 .functor MUXZ 1, C4<0>, C4<1>, L_0x16ddec0, C4<>;
L_0x16de190 .cmp/eq 8, C4<zzzzzzzz>, v0x16d5990_0;
L_0x16de300 .functor MUXZ 1, C4<0>, C4<1>, L_0x16de190, C4<>;
S_0x16d5ae0 .scope module, "pts" "Paralleltoserial" 2 15, 3 2, S_0x16acdc0;
 .timescale 0 0;
P_0x16d5bd8 .param/l "WIDTH" 3 2, +C4<01000>;
v0x16d95c0_0 .alias "Clock", 0 0, v0x16d9b90_0;
v0x16d9690_0 .net "Enable", 0 0, L_0x16dd690; 1 drivers
v0x16d9740_0 .alias "Reset", 0 0, v0x16d9ce0_0;
RS_0x7f7f9d1d9a38/0/0 .resolv tri, L_0x16da790, L_0x16daef0, L_0x16db500, L_0x16dbb90;
RS_0x7f7f9d1d9a38/0/4 .resolv tri, L_0x16dc210, L_0x16dc7b0, L_0x16dcdc0, L_0x16dd550;
RS_0x7f7f9d1d9a38 .resolv tri, RS_0x7f7f9d1d9a38/0/0, RS_0x7f7f9d1d9a38/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x16d97f0_0 .net8 "ffdinputBus", 7 0, RS_0x7f7f9d1d9a38; 8 drivers
v0x16d98d0_0 .net "ffdqBus", 7 0, v0x16d9470_0; 1 drivers
v0x16d9980_0 .net "load_send", 0 0, C4<z>; 0 drivers
v0x16d9a40_0 .alias "parallel", 7 0, v0x16da710_0;
v0x16d9ac0_0 .alias "serial", 0 0, v0x16da8b0_0;
L_0x16da790 .part/pv L_0x16dada0, 0, 1, 8;
L_0x16da9e0 .part C4<zzzzzzzz>, 0, 1;
L_0x16daef0 .part/pv L_0x16db3b0, 1, 1, 8;
L_0x16daf90 .part C4<zzzzzzzz>, 1, 1;
L_0x16db1d0 .part v0x16d9470_0, 0, 1;
L_0x16db500 .part/pv L_0x16dba40, 2, 1, 8;
L_0x16db670 .part C4<zzzzzzzz>, 2, 1;
L_0x16db8a0 .part v0x16d9470_0, 1, 1;
L_0x16dbb90 .part/pv L_0x16db320, 3, 1, 8;
L_0x16dbc30 .part C4<zzzzzzzz>, 3, 1;
L_0x16dbe80 .part v0x16d9470_0, 2, 1;
L_0x16dc210 .part/pv L_0x16dc660, 4, 1, 8;
L_0x16dc2b0 .part C4<zzzzzzzz>, 4, 1;
L_0x16dc490 .part v0x16d9470_0, 3, 1;
L_0x16dc7b0 .part/pv L_0x16dcc70, 5, 1, 8;
L_0x16dc850 .part C4<zzzzzzzz>, 5, 1;
L_0x16dcb20 .part v0x16d9470_0, 4, 1;
L_0x16dcdc0 .part/pv L_0x16dd400, 6, 1, 8;
L_0x16dd010 .part C4<zzzzzzzz>, 6, 1;
L_0x16dd260 .part v0x16d9470_0, 5, 1;
L_0x16dd550 .part/pv L_0x16dc060, 7, 1, 8;
L_0x16dd5f0 .part C4<zzzzzzzz>, 7, 1;
L_0x16dd850 .part v0x16d9470_0, 6, 1;
L_0x16ddcb0 .part v0x16d9470_0, 7, 1;
S_0x16d90a0 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 3 14, 4 1, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d9198 .param/l "SIZE" 4 1, +C4<01000>;
v0x16d9270_0 .alias "Clock", 0 0, v0x16d9b90_0;
v0x16d9330_0 .alias "D", 7 0, v0x16d97f0_0;
v0x16d93d0_0 .alias "Enable", 0 0, v0x16d9690_0;
v0x16d9470_0 .var "Q", 7 0;
v0x16d9520_0 .alias "Reset", 0 0, v0x16d9ce0_0;
E_0x16d6170 .event posedge, v0x16d9270_0;
S_0x16d8a20 .scope generate, "PTS[0]" "PTS[0]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d8b18 .param/l "i" 3 18, +C4<00>;
S_0x16d8bd0 .scope generate, "genblk2" "genblk2" 3 20, 3 20, S_0x16d8a20;
 .timescale 0 0;
L_0x16da200 .functor AND 1, L_0x16da9e0, L_0x16dab00, C4<1>, C4<1>;
L_0x16daca0 .functor AND 1, C4<z>, C4<1>, C4<1>, C4<1>;
L_0x16dada0 .functor OR 1, L_0x16da200, L_0x16daca0, C4<0>, C4<0>;
v0x16d8cc0_0 .net *"_s0", 0 0, L_0x16da9e0; 1 drivers
v0x16d8d60_0 .net *"_s2", 0 0, L_0x16dab00; 1 drivers
v0x16d8e00_0 .net *"_s3", 0 0, L_0x16da200; 1 drivers
v0x16d8ea0_0 .net *"_s5", 0 0, C4<1>; 1 drivers
v0x16d8f20_0 .net *"_s7", 0 0, L_0x16daca0; 1 drivers
v0x16d8fc0_0 .net *"_s9", 0 0, L_0x16dada0; 1 drivers
L_0x16dab00 .reduce/nor C4<z>;
S_0x16d83a0 .scope generate, "PTS[1]" "PTS[1]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d8498 .param/l "i" 3 18, +C4<01>;
S_0x16d8550 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d83a0;
 .timescale 0 0;
L_0x16db0d0 .functor AND 1, L_0x16daf90, L_0x16db030, C4<1>, C4<1>;
L_0x16db2c0 .functor AND 1, C4<z>, L_0x16db1d0, C4<1>, C4<1>;
L_0x16db3b0 .functor OR 1, L_0x16db0d0, L_0x16db2c0, C4<0>, C4<0>;
v0x16d8640_0 .net *"_s0", 0 0, L_0x16daf90; 1 drivers
v0x16d86e0_0 .net *"_s2", 0 0, L_0x16db030; 1 drivers
v0x16d8780_0 .net *"_s3", 0 0, L_0x16db0d0; 1 drivers
v0x16d8820_0 .net *"_s5", 0 0, L_0x16db1d0; 1 drivers
v0x16d88a0_0 .net *"_s6", 0 0, L_0x16db2c0; 1 drivers
v0x16d8940_0 .net *"_s8", 0 0, L_0x16db3b0; 1 drivers
L_0x16db030 .reduce/nor C4<z>;
S_0x16d7d20 .scope generate, "PTS[2]" "PTS[2]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d7e18 .param/l "i" 3 18, +C4<010>;
S_0x16d7ed0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d7d20;
 .timescale 0 0;
L_0x16db840 .functor AND 1, L_0x16db670, L_0x16db7a0, C4<1>, C4<1>;
L_0x16db990 .functor AND 1, C4<z>, L_0x16db8a0, C4<1>, C4<1>;
L_0x16dba40 .functor OR 1, L_0x16db840, L_0x16db990, C4<0>, C4<0>;
v0x16d7fc0_0 .net *"_s0", 0 0, L_0x16db670; 1 drivers
v0x16d8060_0 .net *"_s2", 0 0, L_0x16db7a0; 1 drivers
v0x16d8100_0 .net *"_s3", 0 0, L_0x16db840; 1 drivers
v0x16d81a0_0 .net *"_s5", 0 0, L_0x16db8a0; 1 drivers
v0x16d8220_0 .net *"_s6", 0 0, L_0x16db990; 1 drivers
v0x16d82c0_0 .net *"_s8", 0 0, L_0x16dba40; 1 drivers
L_0x16db7a0 .reduce/nor C4<z>;
S_0x16d76a0 .scope generate, "PTS[3]" "PTS[3]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d7798 .param/l "i" 3 18, +C4<011>;
S_0x16d7850 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d76a0;
 .timescale 0 0;
L_0x16dbdd0 .functor AND 1, L_0x16dbc30, L_0x16dbd30, C4<1>, C4<1>;
L_0x16dbfb0 .functor AND 1, C4<z>, L_0x16dbe80, C4<1>, C4<1>;
L_0x16db320 .functor OR 1, L_0x16dbdd0, L_0x16dbfb0, C4<0>, C4<0>;
v0x16d7940_0 .net *"_s0", 0 0, L_0x16dbc30; 1 drivers
v0x16d79e0_0 .net *"_s2", 0 0, L_0x16dbd30; 1 drivers
v0x16d7a80_0 .net *"_s3", 0 0, L_0x16dbdd0; 1 drivers
v0x16d7b20_0 .net *"_s5", 0 0, L_0x16dbe80; 1 drivers
v0x16d7ba0_0 .net *"_s6", 0 0, L_0x16dbfb0; 1 drivers
v0x16d7c40_0 .net *"_s8", 0 0, L_0x16db320; 1 drivers
L_0x16dbd30 .reduce/nor C4<z>;
S_0x16d7020 .scope generate, "PTS[4]" "PTS[4]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d7118 .param/l "i" 3 18, +C4<0100>;
S_0x16d71d0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d7020;
 .timescale 0 0;
L_0x16dbcd0 .functor AND 1, L_0x16dc2b0, L_0x16dc350, C4<1>, C4<1>;
L_0x16dc5b0 .functor AND 1, C4<z>, L_0x16dc490, C4<1>, C4<1>;
L_0x16dc660 .functor OR 1, L_0x16dbcd0, L_0x16dc5b0, C4<0>, C4<0>;
v0x16d72c0_0 .net *"_s0", 0 0, L_0x16dc2b0; 1 drivers
v0x16d7360_0 .net *"_s2", 0 0, L_0x16dc350; 1 drivers
v0x16d7400_0 .net *"_s3", 0 0, L_0x16dbcd0; 1 drivers
v0x16d74a0_0 .net *"_s5", 0 0, L_0x16dc490; 1 drivers
v0x16d7520_0 .net *"_s6", 0 0, L_0x16dc5b0; 1 drivers
v0x16d75c0_0 .net *"_s8", 0 0, L_0x16dc660; 1 drivers
L_0x16dc350 .reduce/nor C4<z>;
S_0x16d69a0 .scope generate, "PTS[5]" "PTS[5]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d6a98 .param/l "i" 3 18, +C4<0101>;
S_0x16d6b50 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d69a0;
 .timescale 0 0;
L_0x16dca20 .functor AND 1, L_0x16dc850, L_0x16dc980, C4<1>, C4<1>;
L_0x16dcbc0 .functor AND 1, C4<z>, L_0x16dcb20, C4<1>, C4<1>;
L_0x16dcc70 .functor OR 1, L_0x16dca20, L_0x16dcbc0, C4<0>, C4<0>;
v0x16d6c40_0 .net *"_s0", 0 0, L_0x16dc850; 1 drivers
v0x16d6ce0_0 .net *"_s2", 0 0, L_0x16dc980; 1 drivers
v0x16d6d80_0 .net *"_s3", 0 0, L_0x16dca20; 1 drivers
v0x16d6e20_0 .net *"_s5", 0 0, L_0x16dcb20; 1 drivers
v0x16d6ea0_0 .net *"_s6", 0 0, L_0x16dcbc0; 1 drivers
v0x16d6f40_0 .net *"_s8", 0 0, L_0x16dcc70; 1 drivers
L_0x16dc980 .reduce/nor C4<z>;
S_0x16d6320 .scope generate, "PTS[6]" "PTS[6]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d6418 .param/l "i" 3 18, +C4<0110>;
S_0x16d64d0 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d6320;
 .timescale 0 0;
L_0x16db5a0 .functor AND 1, L_0x16dd010, L_0x16dd1c0, C4<1>, C4<1>;
L_0x16dcf70 .functor AND 1, C4<z>, L_0x16dd260, C4<1>, C4<1>;
L_0x16dd400 .functor OR 1, L_0x16db5a0, L_0x16dcf70, C4<0>, C4<0>;
v0x16d65c0_0 .net *"_s0", 0 0, L_0x16dd010; 1 drivers
v0x16d6660_0 .net *"_s2", 0 0, L_0x16dd1c0; 1 drivers
v0x16d6700_0 .net *"_s3", 0 0, L_0x16db5a0; 1 drivers
v0x16d67a0_0 .net *"_s5", 0 0, L_0x16dd260; 1 drivers
v0x16d6820_0 .net *"_s6", 0 0, L_0x16dcf70; 1 drivers
v0x16d68c0_0 .net *"_s8", 0 0, L_0x16dd400; 1 drivers
L_0x16dd1c0 .reduce/nor C4<z>;
S_0x16d5c90 .scope generate, "PTS[7]" "PTS[7]" 3 18, 3 18, S_0x16d5ae0;
 .timescale 0 0;
P_0x16d5d88 .param/l "i" 3 18, +C4<0111>;
S_0x16d5e20 .scope generate, "genblk3" "genblk3" 3 20, 3 20, S_0x16d5c90;
 .timescale 0 0;
L_0x16dd750 .functor AND 1, L_0x16dd5f0, L_0x16dd300, C4<1>, C4<1>;
L_0x16dbf20 .functor AND 1, C4<z>, L_0x16dd850, C4<1>, C4<1>;
L_0x16dc060 .functor OR 1, L_0x16dd750, L_0x16dbf20, C4<0>, C4<0>;
v0x16d5f10_0 .net *"_s0", 0 0, L_0x16dd5f0; 1 drivers
v0x16d5fb0_0 .net *"_s2", 0 0, L_0x16dd300; 1 drivers
v0x16d6050_0 .net *"_s3", 0 0, L_0x16dd750; 1 drivers
v0x16d60f0_0 .net *"_s5", 0 0, L_0x16dd850; 1 drivers
v0x16d61a0_0 .net *"_s6", 0 0, L_0x16dbf20; 1 drivers
v0x16d6240_0 .net *"_s8", 0 0, L_0x16dc060; 1 drivers
L_0x16dd300 .reduce/nor C4<z>;
S_0x16ac0c0 .scope module, "counter1" "UPCOUNTER_POSEDGE" 2 26, 5 1, S_0x16acdc0;
 .timescale 0 0;
P_0x16b4a68 .param/l "SIZE" 5 1, +C4<01000>;
v0x16ac850_0 .alias "Clock", 0 0, v0x16da180_0;
v0x16d5850_0 .alias "Enable", 0 0, v0x16da3d0_0;
v0x16d58f0_0 .alias "Initial", 7 0, v0x16da5d0_0;
v0x16d5990_0 .var "Q", 7 0;
v0x16d5a40_0 .alias "Reset", 0 0, v0x16da830_0;
E_0x16acd60 .event posedge, v0x16ac850_0;
    .scope S_0x16d90a0;
T_0 ;
    %wait E_0x16d6170;
    %load/v 8, v0x16d9520_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x16d9470_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x16d93d0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x16d9330_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x16d9470_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x16ac0c0;
T_1 ;
    %wait E_0x16acd60;
    %load/v 8, v0x16d5a40_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x16d58f0_0, 8;
    %set/v v0x16d5990_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x16d5850_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x16d5990_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x16d5990_0, 8, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "paralleltoserialwrapper.v";
    "./parallelToSerial.v";
    "./ffd.v";
    "./counter.v";
