Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 12 21:36:00 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BCD_Counter_timing_summary_routed.rpt -pb BCD_Counter_timing_summary_routed.pb -rpx BCD_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_Counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Digit_1/o_Out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Digit_2/o_Out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Digit_3/o_Out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Digit_4/o_Out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SVD_CLK/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.696        0.000                      0                  165        0.264        0.000                      0                  165        3.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.696        0.000                      0                  165        0.264        0.000                      0                  165        3.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.696ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.890ns (20.867%)  route 3.375ns (79.133%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 27.910 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          2.019     9.511    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     9.635 r  Digit_3/r_Count[24]_i_1__2/O
                         net (fo=1, routed)           0.000     9.635    Digit_3/r_Count[24]
    SLICE_X36Y68         FDCE                                         r  Digit_3/r_Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552    27.910    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X36Y68         FDCE                                         r  Digit_3/r_Count_reg[24]/C
                         clock pessimism              0.428    28.337    
                         clock uncertainty           -0.035    28.302    
    SLICE_X36Y68         FDCE (Setup_fdce_C_D)        0.029    28.331    Digit_3/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         28.331    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 18.696    

Slack (MET) :             18.741ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.890ns (21.076%)  route 3.333ns (78.924%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 27.837 - 23.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.657     5.291    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X32Y61         FDCE                                         r  SVD_CLK/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.518     5.809 r  SVD_CLK/r_Count_reg[13]/Q
                         net (fo=2, routed)           1.102     6.912    SVD_CLK/r_Count_reg_n_0_[13]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     7.036 r  SVD_CLK/r_Count[31]_i_10/O
                         net (fo=1, routed)           0.282     7.318    SVD_CLK/r_Count[31]_i_10_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.442 r  SVD_CLK/r_Count[31]_i_5/O
                         net (fo=32, routed)          1.948     9.390    SVD_CLK/r_Count[31]_i_5_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I3_O)        0.124     9.514 r  SVD_CLK/r_Count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.514    SVD_CLK/r_Count[24]
    SLICE_X33Y67         FDCE                                         r  SVD_CLK/r_Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.479    27.837    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  SVD_CLK/r_Count_reg[24]/C
                         clock pessimism              0.425    28.261    
                         clock uncertainty           -0.035    28.226    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)        0.029    28.255    SVD_CLK/r_Count_reg[24]
  -------------------------------------------------------------------
                         required time                         28.255    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                 18.741    

Slack (MET) :             18.796ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.091%)  route 3.330ns (78.909%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 27.837 - 23.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.657     5.291    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X32Y61         FDCE                                         r  SVD_CLK/r_Count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.518     5.809 r  SVD_CLK/r_Count_reg[13]/Q
                         net (fo=2, routed)           1.102     6.912    SVD_CLK/r_Count_reg_n_0_[13]
    SLICE_X32Y60         LUT4 (Prop_lut4_I1_O)        0.124     7.036 r  SVD_CLK/r_Count[31]_i_10/O
                         net (fo=1, routed)           0.282     7.318    SVD_CLK/r_Count[31]_i_10_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.442 r  SVD_CLK/r_Count[31]_i_5/O
                         net (fo=32, routed)          1.945     9.387    SVD_CLK/r_Count[31]_i_5_n_0
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.124     9.511 r  SVD_CLK/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.511    SVD_CLK/r_Count[27]
    SLICE_X32Y67         FDCE                                         r  SVD_CLK/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.479    27.837    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  SVD_CLK/r_Count_reg[27]/C
                         clock pessimism              0.425    28.261    
                         clock uncertainty           -0.035    28.226    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)        0.081    28.307    SVD_CLK/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.307    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 18.796    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 27.912 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          1.862     9.354    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  Digit_3/r_Count[29]_i_1__2/O
                         net (fo=1, routed)           0.000     9.478    Digit_3/r_Count[29]
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554    27.912    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[29]/C
                         clock pessimism              0.428    28.339    
                         clock uncertainty           -0.035    28.304    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.029    28.333    Digit_3/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         28.333    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.856ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.670%)  route 3.217ns (78.330%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 27.910 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          1.861     9.353    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     9.477 r  Digit_3/r_Count[25]_i_1__2/O
                         net (fo=1, routed)           0.000     9.477    Digit_3/r_Count[25]
    SLICE_X36Y68         FDCE                                         r  Digit_3/r_Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552    27.910    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X36Y68         FDCE                                         r  Digit_3/r_Count_reg[25]/C
                         clock pessimism              0.428    28.337    
                         clock uncertainty           -0.035    28.302    
    SLICE_X36Y68         FDCE (Setup_fdce_C_D)        0.031    28.333    Digit_3/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         28.333    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 18.856    

Slack (MET) :             18.857ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.890ns (21.665%)  route 3.218ns (78.335%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 27.912 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          1.862     9.354    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  Digit_3/r_Count[31]_i_1__2/O
                         net (fo=1, routed)           0.000     9.478    Digit_3/r_Count[31]
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554    27.912    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[31]/C
                         clock pessimism              0.428    28.339    
                         clock uncertainty           -0.035    28.304    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.031    28.335    Digit_3/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.335    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                 18.857    

Slack (MET) :             18.858ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.670%)  route 3.217ns (78.330%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 27.912 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          1.861     9.353    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X37Y67         LUT5 (Prop_lut5_I2_O)        0.124     9.477 r  Digit_3/r_Count[30]_i_1__2/O
                         net (fo=1, routed)           0.000     9.477    Digit_3/r_Count[30]
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554    27.912    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y67         FDCE                                         r  Digit_3/r_Count_reg[30]/C
                         clock pessimism              0.428    28.339    
                         clock uncertainty           -0.035    28.304    
    SLICE_X37Y67         FDCE (Setup_fdce_C_D)        0.031    28.335    Digit_3/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.335    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 18.858    

Slack (MET) :             18.870ns  (required time - arrival time)
  Source:                 Digit_2/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_2/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 2.399ns (58.583%)  route 1.696ns (41.417%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 27.910 - 23.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.735     5.369    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X42Y63         FDCE                                         r  Digit_2/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518     5.887 r  Digit_2/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.721     6.608    Digit_2/r_Count_reg_n_0_[1]
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.264 r  Digit_2/r_Count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.264    Digit_2/r_Count_reg[4]_i_2__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  Digit_2/r_Count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.378    Digit_2/r_Count_reg[8]_i_2__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  Digit_2/r_Count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.492    Digit_2/r_Count_reg[12]_i_2__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  Digit_2/r_Count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.606    Digit_2/r_Count_reg[16]_i_2__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  Digit_2/r_Count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    Digit_2/r_Count_reg[20]_i_2__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  Digit_2/r_Count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.834    Digit_2/r_Count_reg[24]_i_2__0_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  Digit_2/r_Count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.948    Digit_2/r_Count_reg[28]_i_2__0_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.187 r  Digit_2/r_Count_reg[31]_i_6__0/O[2]
                         net (fo=1, routed)           0.975     9.162    Digit_2/r_Count_reg[31]_i_6__0_n_5
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.302     9.464 r  Digit_2/r_Count[31]_i_1__1/O
                         net (fo=1, routed)           0.000     9.464    Digit_2/r_Count[31]
    SLICE_X40Y69         FDCE                                         r  Digit_2/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552    27.910    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X40Y69         FDCE                                         r  Digit_2/r_Count_reg[31]/C
                         clock pessimism              0.429    28.338    
                         clock uncertainty           -0.035    28.303    
    SLICE_X40Y69         FDCE (Setup_fdce_C_D)        0.031    28.334    Digit_2/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.334    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                 18.870    

Slack (MET) :             18.919ns  (required time - arrival time)
  Source:                 Digit_3/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.018%)  route 3.152ns (77.982%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 27.910 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.736     5.370    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.518     5.888 f  Digit_3/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.841    Digit_3/r_Count_reg_n_0_[4]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     6.965 r  Digit_3/r_Count[31]_i_9__2/O
                         net (fo=1, routed)           0.403     7.368    Digit_3/r_Count[31]_i_9__2_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.492 r  Digit_3/r_Count[31]_i_4__2/O
                         net (fo=32, routed)          1.796     9.288    Digit_3/r_Count[31]_i_4__2_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I2_O)        0.124     9.412 r  Digit_3/o_Out_i_1__2/O
                         net (fo=1, routed)           0.000     9.412    Digit_3/o_Out_i_1__2_n_0
    SLICE_X37Y68         FDCE                                         r  Digit_3/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.552    27.910    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  Digit_3/o_Out_reg/C
                         clock pessimism              0.428    28.337    
                         clock uncertainty           -0.035    28.302    
    SLICE_X37Y68         FDCE (Setup_fdce_C_D)        0.029    28.331    Digit_3/o_Out_reg
  -------------------------------------------------------------------
                         required time                         28.331    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 18.919    

Slack (MET) :             18.930ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 2.381ns (58.359%)  route 1.699ns (41.641%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 27.837 - 23.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.659     5.293    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X32Y58         FDCE                                         r  SVD_CLK/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.518     5.811 r  SVD_CLK/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.753     6.564    SVD_CLK/r_Count_reg_n_0_[1]
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.220 r  SVD_CLK/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    SVD_CLK/r_Count_reg[4]_i_2_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  SVD_CLK/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    SVD_CLK/r_Count_reg[8]_i_2_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  SVD_CLK/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    SVD_CLK/r_Count_reg[12]_i_2_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  SVD_CLK/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.562    SVD_CLK/r_Count_reg[16]_i_2_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  SVD_CLK/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    SVD_CLK/r_Count_reg[20]_i_2_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  SVD_CLK/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.790    SVD_CLK/r_Count_reg[24]_i_2_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 r  SVD_CLK/r_Count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.946     9.070    SVD_CLK/r_Count_reg[28]_i_2_n_6
    SLICE_X32Y67         LUT5 (Prop_lut5_I4_O)        0.303     9.373 r  SVD_CLK/r_Count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.373    SVD_CLK/r_Count[26]
    SLICE_X32Y67         FDCE                                         r  SVD_CLK/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.479    27.837    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
                         clock pessimism              0.425    28.261    
                         clock uncertainty           -0.035    28.226    
    SLICE_X32Y67         FDCE (Setup_fdce_C_D)        0.077    28.303    SVD_CLK/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.303    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 18.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digit_2/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_2/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.579     1.457    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  Digit_2/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     1.621 r  Digit_2/o_Out_reg/Q
                         net (fo=5, routed)           0.175     1.796    Digit_2/r_Digit_2_val_reg[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  Digit_2/o_Out_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    Digit_2/o_Out_i_1__1_n_0
    SLICE_X42Y70         FDCE                                         r  Digit_2/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.847     1.972    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  Digit_2/o_Out_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.120     1.577    Digit_2/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digit_1/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_1/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.436    Digit_1/i_CLK_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  Digit_1/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  Digit_1/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.775    Digit_1/r_Count[0]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  Digit_1/r_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    Digit_1/r_Count_0[0]
    SLICE_X34Y58         FDCE                                         r  Digit_1/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     1.953    Digit_1/i_CLK_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  Digit_1/r_Count_reg[0]/C
                         clock pessimism             -0.517     1.436    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.120     1.556    Digit_1/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digit_3/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.584     1.462    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  Digit_3/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.801    Digit_3/r_Count_reg_n_0_[0]
    SLICE_X38Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  Digit_3/r_Count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.846    Digit_3/r_Count[0]
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.854     1.979    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  Digit_3/r_Count_reg[0]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.120     1.582    Digit_3/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digit_1/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_1/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.554     1.432    Digit_1/i_CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  Digit_1/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  Digit_1/o_Out_reg/Q
                         net (fo=5, routed)           0.175     1.771    Digit_1/CLK
    SLICE_X34Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  Digit_1/o_Out_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    Digit_1/o_Out_i_1__0_n_0
    SLICE_X34Y66         FDCE                                         r  Digit_1/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.822     1.947    Digit_1/i_CLK_IBUF_BUFG
    SLICE_X34Y66         FDCE                                         r  Digit_1/o_Out_reg/C
                         clock pessimism             -0.515     1.432    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.120     1.552    Digit_1/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Digit_3/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_3/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.579     1.457    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  Digit_3/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  Digit_3/o_Out_reg/Q
                         net (fo=5, routed)           0.170     1.768    Digit_3/r_Digit_3_val_reg[0]
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  Digit_3/o_Out_i_1__2/O
                         net (fo=1, routed)           0.000     1.813    Digit_3/o_Out_i_1__2_n_0
    SLICE_X37Y68         FDCE                                         r  Digit_3/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.847     1.972    Digit_3/i_CLK_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  Digit_3/o_Out_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X37Y68         FDCE (Hold_fdce_C_D)         0.091     1.548    Digit_3/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SVD_CLK/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.553     1.431    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  SVD_CLK/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  SVD_CLK/o_Out_reg/Q
                         net (fo=3, routed)           0.177     1.773    SVD_CLK/CLK
    SLICE_X34Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  SVD_CLK/o_Out_i_1/O
                         net (fo=1, routed)           0.000     1.818    SVD_CLK/o_Out_i_1_n_0
    SLICE_X34Y67         FDCE                                         r  SVD_CLK/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.821     1.946    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  SVD_CLK/o_Out_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.120     1.551    SVD_CLK/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Digit_2/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_2/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.584     1.462    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Digit_2/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  Digit_2/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.782    Digit_2/r_Count_reg_n_0_[0]
    SLICE_X43Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  Digit_2/r_Count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    Digit_2/r_Count[0]
    SLICE_X43Y63         FDCE                                         r  Digit_2/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.853     1.978    Digit_2/i_CLK_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Digit_2/r_Count_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.091     1.553    Digit_2/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Digit_4/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_4/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.463    Digit_4/i_CLK_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Digit_4/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.164     1.627 f  Digit_4/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.186     1.813    Digit_4/r_Count_reg_n_0_[0]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  Digit_4/r_Count[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.858    Digit_4/r_Count[0]
    SLICE_X42Y62         FDCE                                         r  Digit_4/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.854     1.979    Digit_4/i_CLK_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Digit_4/r_Count_reg[0]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.120     1.583    Digit_4/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.558     1.436    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  SVD_CLK/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.833    SVD_CLK/r_Count_reg_n_0_[0]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  SVD_CLK/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    SVD_CLK/r_Count[0]
    SLICE_X34Y58         FDCE                                         r  SVD_CLK/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     1.953    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
                         clock pessimism             -0.517     1.436    
    SLICE_X34Y58         FDCE (Hold_fdce_C_D)         0.121     1.557    SVD_CLK/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Digit_4/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            Digit_4/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.579     1.457    Digit_4/i_CLK_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  Digit_4/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  Digit_4/o_Out_reg/Q
                         net (fo=5, routed)           0.231     1.829    Digit_4/r_Digit_4_val_reg[0]
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  Digit_4/o_Out_i_1__3/O
                         net (fo=1, routed)           0.000     1.874    Digit_4/o_Out_i_1__3_n_0
    SLICE_X37Y68         FDCE                                         r  Digit_4/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.847     1.972    Digit_4/i_CLK_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  Digit_4/o_Out_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X37Y68         FDCE (Hold_fdce_C_D)         0.092     1.549    Digit_4/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y66    Digit_1/o_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y58    Digit_1/r_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X32Y61    Digit_1/r_Count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y61    Digit_1/r_Count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X32Y61    Digit_1/r_Count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y62    Digit_1/r_Count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y62    Digit_1/r_Count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X32Y61    Digit_1/r_Count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X34Y62    Digit_1/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X32Y61    Digit_1/r_Count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X34Y61    Digit_1/r_Count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X32Y61    Digit_1/r_Count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X32Y61    Digit_1/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y68    Digit_2/r_Count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y68    Digit_2/r_Count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y68    Digit_2/r_Count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y69    Digit_2/r_Count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X32Y61    SVD_CLK/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X34Y61    Digit_1/r_Count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y66    Digit_1/o_Out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y66    Digit_1/o_Out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y58    Digit_1/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y59    Digit_1/r_Count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y65    Digit_1/r_Count_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y65    Digit_1/r_Count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y65    Digit_1/r_Count_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y65    Digit_1/r_Count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y65    Digit_1/r_Count_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y65    Digit_1/r_Count_reg[26]/C



