<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - Z72 MDIS Driver - z72_drv_int.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;">
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">Z72 MDIS Driver &nbsp; </h1>
	<h3>z72_drv_int.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>z72_drv_int.h File Reference</h1>Internal header file for Z72_OWB driver containing defines and forward declarations.  
<a href="#_details">More...</a>
<p>

<p>
<a href="z72__drv__int_8h-source.html">Go to the source code of this file.</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structLL__HANDLE.html">LL_HANDLE</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">low-level handle </em> <a href="structLL__HANDLE.html#_details">More...</a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>Z72 Register offsets and register bit mappings</h2></td></tr>
<tr><td colspan=2><a name="z72_reg_offsets"/></a> <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a13">Z72_REG_WRT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write Register. </em> <a href="#a13"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a14">Z72_REG_RD</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read Register. </em> <a href="#a14"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a15">Z72_REG_CTL</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register. </em> <a href="#a15"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a16">Z72_REG_STS</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register. </em> <a href="#a16"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a17">Z72_CTL_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Command mask. </em> <a href="#a17"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a18">Z72_CTL_CMD_WBIT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write one bit. </em> <a href="#a18"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a19">Z72_CTL_CMD_RBIT</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read one bit. </em> <a href="#a19"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a20">Z72_CTL_CMD_RPP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset and presence pulse (rpp). </em> <a href="#a20"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a21">Z72_CTL_CMD_PRGP</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program pulse(pp). </em> <a href="#a21"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a22">Z72_CTL_CMD_WBYT</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write one byte. </em> <a href="#a22"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a23">Z72_CTL_CMD_RBYT</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read one byte. </em> <a href="#a23"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a24">Z72_CTL_EXEC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Execute commands. </em> <a href="#a24"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a25">Z72_CTL_MIRQ</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Message interrupt request enable *. </em> <a href="#a25"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a26">Z72_CTL_EIRQ</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Error interrupt request enable. </em> <a href="#a26"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a27">Z72_STS_EEXE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Execution Error. </em> <a href="#a27"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a28">Z72_STS_ERPP</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset and presence pulse error. </em> <a href="#a28"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a29">Z72_STS_EPP1</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program phase T_DP timing error. </em> <a href="#a29"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a30">Z72_STS_EPP2</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program phase T_DV timing error. </em> <a href="#a30"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a31">Z72_STS_MIRQ</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Message interrupt. </em> <a href="#a31"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a32">Z72_STS_EIRQ</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Error interrupt. </em> <a href="#a32"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a33">Z72_STS_BUSY</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Busy Executing command. </em> <a href="#a33"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a34">Z72_STS_PRES</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device present. </em> <a href="#a34"></a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>Z72 driver state machines</h2></td></tr>
<tr><td colspan=2><a name="z72_drv_state_machines"/></a> <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a76">Z72_STATE_MAJOR</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a76a50">Z72_ST_MAJ_IDLE</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#a76a51">Z72_ST_MAJ_RP_PP</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a52">Z72_ST_MAJ_ROM_SKIP</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a53">Z72_ST_MAJ_ROM_READ</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a76a54">Z72_ST_MAJ_ROM_MATCH</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a55">Z72_ST_MAJ_ROM_SEARCH</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a56">Z72_ST_MAJ_IDLE_MEM</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a57">Z72_ST_MAJ_MEM_READ</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a76a58">Z72_ST_MAJ_MEM_READ_CRC</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a59">Z72_ST_MAJ_MEM_WRITE</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a60">Z72_ST_MAJ_STATUS_READ</a>, 
<a class="el" href="z72__drv__int_8h.html#a76a61">Z72_ST_MAJ_STATUS_WRITE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a76a62">Z72_ST_MAJ_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">major state machine </em> <a href="#a76">More...</a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a77">Z72_STATE_READ</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a77a63">Z72_ST_RX_CMD</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#a77a64">Z72_ST_RX_TA</a>, 
<a class="el" href="z72__drv__int_8h.html#a77a65">Z72_ST_RX_CRC1</a>, 
<a class="el" href="z72__drv__int_8h.html#a77a66">Z72_ST_RX_DATA</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a77a67">Z72_ST_RX_CRC2</a>, 
<a class="el" href="z72__drv__int_8h.html#a77a68">Z72_ST_RX_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">read data (&amp; generate CRC) / read status state machine </em> <a href="#a77">More...</a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a78">Z72_STATE_WRITE</a> { <br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a78a69">Z72_ST_TX_CMD</a> =  0, 
<a class="el" href="z72__drv__int_8h.html#a78a70">Z72_ST_TX_TA</a>, 
<a class="el" href="z72__drv__int_8h.html#a78a71">Z72_ST_TX_DATA</a>, 
<a class="el" href="z72__drv__int_8h.html#a78a72">Z72_ST_TX_CRC</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="z72__drv__int_8h.html#a78a73">Z72_ST_TX_PGMP</a>, 
<a class="el" href="z72__drv__int_8h.html#a78a74">Z72_ST_TX_DATA_VER</a>, 
<a class="el" href="z72__drv__int_8h.html#a78a75">Z72_ST_TX_END</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write data / status state machine </em> <a href="#a78">More...</a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a0">_NO_LL_HANDLE</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a1">CH_NUMBER</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of device channels. </em> <a href="#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a2">USE_IRQ</a>&nbsp;&nbsp;&nbsp;TRUE</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt required. </em> <a href="#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a3">ADDRSPACE_COUNT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of required address spaces. </em> <a href="#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a4">ADDRSPACE_SIZE</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of address space. </em> <a href="#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a5">Z72_POLL_TOUT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">timeout polled OWB access, msec </em> <a href="#a5"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a6">Z72_POLL_RETRY_MAX</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">maximum retrys if bus still busy </em> <a href="#a6"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a7">Z72_SEM_TOUT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">timeout irq based OWB access, msec </em> <a href="#a7"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a8">Z72_RETRY_MAX</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">maximum retrys if bus busy </em> <a href="#a8"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a9">Z72_EXTRADBG</a></td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a10">DBG_MYLEVEL</a>&nbsp;&nbsp;&nbsp;DBG_ALL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug level all. </em> <a href="#a10"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a11">DBH</a>&nbsp;&nbsp;&nbsp;llHdl-&gt;dbgHdl</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Debug handle. </em> <a href="#a11"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a12">OSH</a>&nbsp;&nbsp;&nbsp;llHdl-&gt;osHdl</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OSS handle. </em> <a href="#a12"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a35">Z72_MODE_POLL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">mode flags </em> <a href="#a35"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z72__drv__int_8h.html#a36">Z72_MODE_AUTO_SKIPROM</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a0">Z72_OWB_ROMCRC_ORDER</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">order of CRC used by OWB </em> <a href="group____Z72__DS2502.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a1">Z72_OWB_ROMCRC_HIGHBIT</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">highest bit in CRC used by OWB </em> <a href="group____Z72__DS2502.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a2">Z72_OWB_ROMCRC_POLY</a>&nbsp;&nbsp;&nbsp;0x31</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">polynome of CRC used by OWB </em> <a href="group____Z72__DS2502.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a3">Z72_OWB_ROMCRC_INIT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">init value of CRC used by OWB </em> <a href="group____Z72__DS2502.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a4">Z72_OWB_ROM_READ</a>&nbsp;&nbsp;&nbsp;0x33</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read ROM command. </em> <a href="group____Z72__DS2502.html#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a5">Z72_OWB_ROM_MATCH</a>&nbsp;&nbsp;&nbsp;0x55</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Match ROM command. </em> <a href="group____Z72__DS2502.html#a5"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a6">Z72_OWB_ROM_SEARCH</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Search ROM command. </em> <a href="group____Z72__DS2502.html#a6"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a7">Z72_OWB_ROM_SKIP</a>&nbsp;&nbsp;&nbsp;0xCC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Skip ROM command. </em> <a href="group____Z72__DS2502.html#a7"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a8">Z72_OWB_DS2502_MEM_READ</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read memory command. </em> <a href="group____Z72__DS2502.html#a8"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a9">Z72_OWB_DS2502_MEM_READ_CRC</a>&nbsp;&nbsp;&nbsp;0xC3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read memory &amp; gen. </em> <a href="group____Z72__DS2502.html#a9"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a10">Z72_OWB_DS2502_MEM_WRITE</a>&nbsp;&nbsp;&nbsp;0x0F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write memory command. </em> <a href="group____Z72__DS2502.html#a10"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a11">Z72_OWB_DS2502_STATUS_READ</a>&nbsp;&nbsp;&nbsp;0xAA</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read status command. </em> <a href="group____Z72__DS2502.html#a11"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z72__DS2502.html#a12">Z72_OWB_DS2502_STATUS_WRITE</a>&nbsp;&nbsp;&nbsp;0x55</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write status command. </em> <a href="group____Z72__DS2502.html#a12"></a><em><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Internal header file for Z72_OWB driver containing defines and forward declarations. 
<p>
<dl compact><dt><b>Author:</b></dt><dd>cs</dd></dl>
<p>
<dl compact><dt><b>Preprocessor Switches:</b></dt><dd></dd></dl>
--------------------------------------------------------------------------- Copyright 2006-2019, MEN Mikro Elektronik GmbH
<p>
Definition in file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.<hr><h2>Define Documentation</h2>
<a name="a0" doxytag="z72_drv_int.h::_NO_LL_HANDLE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define _NO_LL_HANDLE
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00039">39</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a3" doxytag="z72_drv_int.h::ADDRSPACE_COUNT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define ADDRSPACE_COUNT&nbsp;&nbsp;&nbsp;1
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of required address spaces. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00087">87</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00683">Z72_Info()</a>.    </td>
  </tr>
</table>
<a name="a4" doxytag="z72_drv_int.h::ADDRSPACE_SIZE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define ADDRSPACE_SIZE&nbsp;&nbsp;&nbsp;0x10
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Size of address space. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00088">88</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00683">Z72_Info()</a>.    </td>
  </tr>
</table>
<a name="a1" doxytag="z72_drv_int.h::CH_NUMBER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CH_NUMBER&nbsp;&nbsp;&nbsp;1
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of device channels. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00085">85</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00420">Z72_GetStat()</a>.    </td>
  </tr>
</table>
<a name="a10" doxytag="z72_drv_int.h::DBG_MYLEVEL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define DBG_MYLEVEL&nbsp;&nbsp;&nbsp;DBG_ALL
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Debug level all. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00102">102</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a11" doxytag="z72_drv_int.h::DBH"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define DBH&nbsp;&nbsp;&nbsp;llHdl-&gt;dbgHdl
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Debug handle. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00104">104</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00790">Cleanup()</a>, <a class="el" href="z72__drv_8c-source.html#l00931">readMemory()</a>, <a class="el" href="z72__drv_8c-source.html#l00833">readRom()</a>, <a class="el" href="z72__drv_8c-source.html#l00894">skipRom()</a>, <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, <a class="el" href="z72__drv_8c-source.html#l00559">Z72_BlockRead()</a>, <a class="el" href="z72__drv_8c-source.html#l00586">Z72_BlockWrite()</a>, <a class="el" href="z72__drv_8c-source.html#l00253">Z72_Exit()</a>, <a class="el" href="z72__drv_8c-source.html#l00420">Z72_GetStat()</a>, <a class="el" href="z72__drv_8c-source.html#l00118">Z72_Init()</a>, <a class="el" href="z72__drv_8c-source.html#l00616">Z72_Irq()</a>, <a class="el" href="z72__drv_8c-source.html#l00286">Z72_Read()</a>, <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>, and <a class="el" href="z72__drv_8c-source.html#l00306">Z72_Write()</a>.    </td>
  </tr>
</table>
<a name="a12" doxytag="z72_drv_int.h::OSH"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define OSH&nbsp;&nbsp;&nbsp;llHdl-&gt;osHdl
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OSS handle. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00106">106</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a2" doxytag="z72_drv_int.h::USE_IRQ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define USE_IRQ&nbsp;&nbsp;&nbsp;TRUE
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt required. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00086">86</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00683">Z72_Info()</a>.    </td>
  </tr>
</table>
<a name="a17" doxytag="z72_drv_int.h::Z72_CTL_CMD_MASK"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_MASK&nbsp;&nbsp;&nbsp;0x07
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Command mask. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00117">117</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a21" doxytag="z72_drv_int.h::Z72_CTL_CMD_PRGP"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_PRGP&nbsp;&nbsp;&nbsp;0x03
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Program pulse(pp). 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00121">121</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a19" doxytag="z72_drv_int.h::Z72_CTL_CMD_RBIT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_RBIT&nbsp;&nbsp;&nbsp;0x01
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read one bit. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00119">119</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a23" doxytag="z72_drv_int.h::Z72_CTL_CMD_RBYT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_RBYT&nbsp;&nbsp;&nbsp;0x05
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read one byte. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00123">123</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, <a class="el" href="z72__drv_8c-source.html#l00931">readMemory()</a>, and <a class="el" href="z72__drv_8c-source.html#l00833">readRom()</a>.    </td>
  </tr>
</table>
<a name="a20" doxytag="z72_drv_int.h::Z72_CTL_CMD_RPP"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_RPP&nbsp;&nbsp;&nbsp;0x02
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset and presence pulse (rpp). 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00120">120</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01141">masterTxReset()</a>.    </td>
  </tr>
</table>
<a name="a18" doxytag="z72_drv_int.h::Z72_CTL_CMD_WBIT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_WBIT&nbsp;&nbsp;&nbsp;0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write one bit. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00118">118</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a22" doxytag="z72_drv_int.h::Z72_CTL_CMD_WBYT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_CMD_WBYT&nbsp;&nbsp;&nbsp;0x04
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write one byte. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00122">122</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, <a class="el" href="z72__drv_8c-source.html#l00931">readMemory()</a>, <a class="el" href="z72__drv_8c-source.html#l00833">readRom()</a>, and <a class="el" href="z72__drv_8c-source.html#l00894">skipRom()</a>.    </td>
  </tr>
</table>
<a name="a26" doxytag="z72_drv_int.h::Z72_CTL_EIRQ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_EIRQ&nbsp;&nbsp;&nbsp;0x20
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error interrupt request enable. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00127">127</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a24" doxytag="z72_drv_int.h::Z72_CTL_EXEC"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_EXEC&nbsp;&nbsp;&nbsp;0x08
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Execute commands. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00125">125</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a25" doxytag="z72_drv_int.h::Z72_CTL_MIRQ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_CTL_MIRQ&nbsp;&nbsp;&nbsp;0x10
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Message interrupt request enable *. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00126">126</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a9" doxytag="z72_drv_int.h::Z72_EXTRADBG"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_EXTRADBG
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00096">96</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a36" doxytag="z72_drv_int.h::Z72_MODE_AUTO_SKIPROM"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_MODE_AUTO_SKIPROM&nbsp;&nbsp;&nbsp;0x00000002
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00188">188</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l00931">readMemory()</a>, <a class="el" href="z72__drv_8c-source.html#l00118">Z72_Init()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a35" doxytag="z72_drv_int.h::Z72_MODE_POLL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_MODE_POLL&nbsp;&nbsp;&nbsp;0x00000001
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
mode flags 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00187">187</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, <a class="el" href="z72__drv_8c-source.html#l00118">Z72_Init()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a6" doxytag="z72_drv_int.h::Z72_POLL_RETRY_MAX"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_POLL_RETRY_MAX&nbsp;&nbsp;&nbsp;3
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
maximum retrys if bus still busy 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00091">91</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>.    </td>
  </tr>
</table>
<a name="a5" doxytag="z72_drv_int.h::Z72_POLL_TOUT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_POLL_TOUT&nbsp;&nbsp;&nbsp;1
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
timeout polled OWB access, msec 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00090">90</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, and <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>.    </td>
  </tr>
</table>
<a name="a15" doxytag="z72_drv_int.h::Z72_REG_CTL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_REG_CTL&nbsp;&nbsp;&nbsp;0x08
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00114">114</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a14" doxytag="z72_drv_int.h::Z72_REG_RD"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_REG_RD&nbsp;&nbsp;&nbsp;0x04
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Register. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00113">113</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a16" doxytag="z72_drv_int.h::Z72_REG_STS"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_REG_STS&nbsp;&nbsp;&nbsp;0x0C
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Register. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00115">115</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, <a class="el" href="z72__drv_8c-source.html#l00616">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a13" doxytag="z72_drv_int.h::Z72_REG_WRT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_REG_WRT&nbsp;&nbsp;&nbsp;0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write Register. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00112">112</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a8" doxytag="z72_drv_int.h::Z72_RETRY_MAX"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_RETRY_MAX&nbsp;&nbsp;&nbsp;5
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
maximum retrys if bus busy 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00094">94</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>.    </td>
  </tr>
</table>
<a name="a7" doxytag="z72_drv_int.h::Z72_SEM_TOUT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_SEM_TOUT&nbsp;&nbsp;&nbsp;2
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
timeout irq based OWB access, msec 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00092">92</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>.    </td>
  </tr>
</table>
<a name="a33" doxytag="z72_drv_int.h::Z72_STS_BUSY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_BUSY&nbsp;&nbsp;&nbsp;0x40
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Busy Executing command. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00135">135</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01227">execCmd()</a>, and <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>.    </td>
  </tr>
</table>
<a name="a27" doxytag="z72_drv_int.h::Z72_STS_EEXE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_EEXE&nbsp;&nbsp;&nbsp;0x01
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Execution Error. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00129">129</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01207">getDevError()</a>.    </td>
  </tr>
</table>
<a name="a32" doxytag="z72_drv_int.h::Z72_STS_EIRQ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_EIRQ&nbsp;&nbsp;&nbsp;0x20
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error interrupt. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00134">134</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, <a class="el" href="z72__drv_8c-source.html#l00616">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a29" doxytag="z72_drv_int.h::Z72_STS_EPP1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_EPP1&nbsp;&nbsp;&nbsp;0x04
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Program phase T_DP timing error. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00131">131</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01207">getDevError()</a>.    </td>
  </tr>
</table>
<a name="a30" doxytag="z72_drv_int.h::Z72_STS_EPP2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_EPP2&nbsp;&nbsp;&nbsp;0x08
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Program phase T_DV timing error. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00132">132</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01207">getDevError()</a>.    </td>
  </tr>
</table>
<a name="a28" doxytag="z72_drv_int.h::Z72_STS_ERPP"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_ERPP&nbsp;&nbsp;&nbsp;0x02
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset and presence pulse error. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00130">130</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01207">getDevError()</a>.    </td>
  </tr>
</table>
<a name="a31" doxytag="z72_drv_int.h::Z72_STS_MIRQ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_MIRQ&nbsp;&nbsp;&nbsp;0x10
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Message interrupt. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00133">133</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.
<p>
Referenced by <a class="el" href="z72__drv_8c-source.html#l01154">waitOnReady()</a>, <a class="el" href="z72__drv_8c-source.html#l00616">Z72_Irq()</a>, and <a class="el" href="z72__drv_8c-source.html#l00331">Z72_SetStat()</a>.    </td>
  </tr>
</table>
<a name="a34" doxytag="z72_drv_int.h::Z72_STS_PRES"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z72_STS_PRES&nbsp;&nbsp;&nbsp;0x80
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device present. 
<p>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00136">136</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a name="a76" doxytag="z72_drv_int.h::Z72_STATE_MAJOR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="z72__drv__int_8h.html#a76">Z72_STATE_MAJOR</a>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
major state machine 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a name="a76a50" doxytag="Z72_ST_MAJ_IDLE"></a><em>Z72_ST_MAJ_IDLE</em></em>&nbsp;</td><td>
IDLE state. </td></tr>
<tr><td valign=top><em><a name="a76a51" doxytag="Z72_ST_MAJ_RP_PP"></a><em>Z72_ST_MAJ_RP_PP</em></em>&nbsp;</td><td>
send Reset get Present Pulse </td></tr>
<tr><td valign=top><em><a name="a76a52" doxytag="Z72_ST_MAJ_ROM_SKIP"></a><em>Z72_ST_MAJ_ROM_SKIP</em></em>&nbsp;</td><td>
skip ROM </td></tr>
<tr><td valign=top><em><a name="a76a53" doxytag="Z72_ST_MAJ_ROM_READ"></a><em>Z72_ST_MAJ_ROM_READ</em></em>&nbsp;</td><td>
read ROM </td></tr>
<tr><td valign=top><em><a name="a76a54" doxytag="Z72_ST_MAJ_ROM_MATCH"></a><em>Z72_ST_MAJ_ROM_MATCH</em></em>&nbsp;</td><td>
match ROM </td></tr>
<tr><td valign=top><em><a name="a76a55" doxytag="Z72_ST_MAJ_ROM_SEARCH"></a><em>Z72_ST_MAJ_ROM_SEARCH</em></em>&nbsp;</td><td>
search ROM </td></tr>
<tr><td valign=top><em><a name="a76a56" doxytag="Z72_ST_MAJ_IDLE_MEM"></a><em>Z72_ST_MAJ_IDLE_MEM</em></em>&nbsp;</td><td>
IDLE state after succ. 
<p>
ROM function </td></tr>
<tr><td valign=top><em><a name="a76a57" doxytag="Z72_ST_MAJ_MEM_READ"></a><em>Z72_ST_MAJ_MEM_READ</em></em>&nbsp;</td><td>
read data </td></tr>
<tr><td valign=top><em><a name="a76a58" doxytag="Z72_ST_MAJ_MEM_READ_CRC"></a><em>Z72_ST_MAJ_MEM_READ_CRC</em></em>&nbsp;</td><td>
read data &amp; generate CRC </td></tr>
<tr><td valign=top><em><a name="a76a59" doxytag="Z72_ST_MAJ_MEM_WRITE"></a><em>Z72_ST_MAJ_MEM_WRITE</em></em>&nbsp;</td><td>
write data </td></tr>
<tr><td valign=top><em><a name="a76a60" doxytag="Z72_ST_MAJ_STATUS_READ"></a><em>Z72_ST_MAJ_STATUS_READ</em></em>&nbsp;</td><td>
read status </td></tr>
<tr><td valign=top><em><a name="a76a61" doxytag="Z72_ST_MAJ_STATUS_WRITE"></a><em>Z72_ST_MAJ_STATUS_WRITE</em></em>&nbsp;</td><td>
write status </td></tr>
<tr><td valign=top><em><a name="a76a62" doxytag="Z72_ST_MAJ_END"></a><em>Z72_ST_MAJ_END</em></em>&nbsp;</td><td>
send Reset Pulse </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00144">144</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a77" doxytag="z72_drv_int.h::Z72_STATE_READ"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="z72__drv__int_8h.html#a77">Z72_STATE_READ</a>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
read data (&amp; generate CRC) / read status state machine 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a name="a77a63" doxytag="Z72_ST_RX_CMD"></a><em>Z72_ST_RX_CMD</em></em>&nbsp;</td><td>
Tx command. </td></tr>
<tr><td valign=top><em><a name="a77a64" doxytag="Z72_ST_RX_TA"></a><em>Z72_ST_RX_TA</em></em>&nbsp;</td><td>
Tx TA1 (T7:T0) &amp; TA2 (T15:T8). </td></tr>
<tr><td valign=top><em><a name="a77a65" doxytag="Z72_ST_RX_CRC1"></a><em>Z72_ST_RX_CRC1</em></em>&nbsp;</td><td>
Rx CRC of CMD and ADDR. </td></tr>
<tr><td valign=top><em><a name="a77a66" doxytag="Z72_ST_RX_DATA"></a><em>Z72_ST_RX_DATA</em></em>&nbsp;</td><td>
Rx data/status from memory. </td></tr>
<tr><td valign=top><em><a name="a77a67" doxytag="Z72_ST_RX_CRC2"></a><em>Z72_ST_RX_CRC2</em></em>&nbsp;</td><td>
Rx CRC of data. 
<p>
only when read to the end of data memory </td></tr>
<tr><td valign=top><em><a name="a77a68" doxytag="Z72_ST_RX_END"></a><em>Z72_ST_RX_END</em></em>&nbsp;</td><td>
Tx Reset pulse. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00162">162</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>
<a name="a78" doxytag="z72_drv_int.h::Z72_STATE_WRITE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="z72__drv__int_8h.html#a78">Z72_STATE_WRITE</a>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
write data / status state machine 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a name="a78a69" doxytag="Z72_ST_TX_CMD"></a><em>Z72_ST_TX_CMD</em></em>&nbsp;</td><td>
Tx command. </td></tr>
<tr><td valign=top><em><a name="a78a70" doxytag="Z72_ST_TX_TA"></a><em>Z72_ST_TX_TA</em></em>&nbsp;</td><td>
Tx TA1 (T7:T0) &amp; TA2 (T15:T8). </td></tr>
<tr><td valign=top><em><a name="a78a71" doxytag="Z72_ST_TX_DATA"></a><em>Z72_ST_TX_DATA</em></em>&nbsp;</td><td>
Tx data. </td></tr>
<tr><td valign=top><em><a name="a78a72" doxytag="Z72_ST_TX_CRC"></a><em>Z72_ST_TX_CRC</em></em>&nbsp;</td><td>
Rx CRC of CMD,ADDR &amp; DATA. </td></tr>
<tr><td valign=top><em><a name="a78a73" doxytag="Z72_ST_TX_PGMP"></a><em>Z72_ST_TX_PGMP</em></em>&nbsp;</td><td>
Tx program pulse. </td></tr>
<tr><td valign=top><em><a name="a78a74" doxytag="Z72_ST_TX_DATA_VER"></a><em>Z72_ST_TX_DATA_VER</em></em>&nbsp;</td><td>
Rx data for verification. </td></tr>
<tr><td valign=top><em><a name="a78a75" doxytag="Z72_ST_TX_END"></a><em>Z72_ST_TX_END</em></em>&nbsp;</td><td>
Tx Reset pulse. </td></tr>
</table>
</dl>

<p>
Definition at line <a class="el" href="z72__drv__int_8h-source.html#l00174">174</a> of file <a class="el" href="z72__drv__int_8h-source.html">z72_drv_int.h</a>.    </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for Z72 MDIS Driver using <a href="http://www.doxygen.org">doxygen</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

