
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035192                       # Number of seconds simulated
sim_ticks                                 35191747977                       # Number of ticks simulated
final_tick                               563108004636                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84687                       # Simulator instruction rate (inst/s)
host_op_rate                                   106927                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2709337                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878972                       # Number of bytes of host memory used
host_seconds                                 12989.06                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       837632                       # Number of bytes read from this memory
system.physmem.bytes_read::total               839296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       587776                       # Number of bytes written to this memory
system.physmem.bytes_written::total            587776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         6544                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6557                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4592                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4592                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        47284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     23801944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23849227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        47284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16702097                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16702097                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16702097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        47284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     23801944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40551325                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84392682                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31063614                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25268742                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2076367                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13242985                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12244835                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3190418                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        91449                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     34361418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              169674381                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31063614                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15435253                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35640143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10653495                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        5121963                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16788609                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        821517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83665552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.498451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.301711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48025409     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1911356      2.28%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2487953      2.97%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3782131      4.52%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3668344      4.38%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2793817      3.34%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1658608      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2496942      2.98%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         16840992     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83665552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368084                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.010534                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         35504455                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5006133                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34344720                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        268492                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8541746                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5269075                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           262                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      202963639                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1344                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8541746                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         37372699                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1006281                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1262848                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          32700725                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2781248                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      197073850                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           804                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1201881                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        873950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    274577736                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     917805374                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    917805374                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        103828627                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        41831                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        23552                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7870984                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18257614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9684561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       187154                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3384255                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          183178717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39681                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         147563491                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       273668                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59567303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    181101377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6345                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83665552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763731                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28815167     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18476241     22.08%     56.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11997107     14.34%     70.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8101456      9.68%     80.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7594039      9.08%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4059192      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2983504      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       895240      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       743606      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83665552                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          725156     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         149543     14.29%     83.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        171857     16.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     122802776     83.22%     83.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2085037      1.41%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14561599      9.87%     94.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8097410      5.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      147563491                       # Type of FU issued
system.switch_cpus.iq.rate                   1.748534                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1046560                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007092                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    380112754                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    242786526                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    143415769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      148610051                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       500117                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      6989680                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          863                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2462112                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8541746                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          582493                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         97636                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    183218403                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1191956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18257614                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9684561                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        23013                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          73809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          863                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1272070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1169495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2441565                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     144726525                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13706486                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2836958                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21623048                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20272417                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7916562                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.714918                       # Inst execution rate
system.switch_cpus.iew.wb_sent              143453986                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             143415769                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          92137001                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         258739231                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.699386                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356100                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     60314212                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2110585                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75123806                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.636025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.152787                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28735917     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     21700580     28.89%     67.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      7980183     10.62%     77.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4573291      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3824246      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1918005      2.55%     91.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1848024      2.46%     93.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       800029      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3743531      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75123806                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3743531                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            254598910                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           374983587                       # The number of ROB writes
system.switch_cpus.timesIdled                   31410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  727130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.843927                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.843927                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.184937                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.184937                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        651268507                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       198090962                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       187478921                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           6557                       # number of replacements
system.l2.tagsinuse                      16383.971385                       # Cycle average of tags in use
system.l2.total_refs                           647270                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22941                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.214550                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2181.993016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.993674                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3269.227599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10919.757096                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.133178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.199538                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.666489                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        45686                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45686                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26436                       # number of Writeback hits
system.l2.Writeback_hits::total                 26436                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         45686                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45686                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        45686                       # number of overall hits
system.l2.overall_hits::total                   45686                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6538                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6551                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         6544                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6557                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         6544                       # number of overall misses
system.l2.overall_misses::total                  6557                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       584094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    251579016                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       252163110                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       351452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        351452                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       584094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    251930468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252514562                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       584094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    251930468                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252514562                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52237                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26436                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26436                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52243                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52243                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.125191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125409                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.125292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125510                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.125292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125510                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 44930.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 38479.506883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 38492.308045                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 58575.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58575.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 44930.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 38497.932152                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38510.685069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 44930.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 38497.932152                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38510.685069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4592                       # number of writebacks
system.l2.writebacks::total                      4592                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6551                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         6544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6557                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         6544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6557                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       508081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    213460472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    213968553                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       316759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       316759                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       508081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    213777231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    214285312                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       508081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    213777231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    214285312                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.125191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125409                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.125292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.125292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125510                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39083.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 32649.200367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 32661.968096                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52793.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52793.166667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39083.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 32667.669774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 32680.389202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39083.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 32667.669774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32680.389202                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.993671                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016796210                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2049992.358871                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.993671                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020823                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794862                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16788593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16788593                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16788593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16788593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16788593                       # number of overall hits
system.cpu.icache.overall_hits::total        16788593                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       767415                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       767415                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       767415                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       767415                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       767415                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       767415                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16788609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16788609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16788609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16788609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16788609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16788609                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47963.437500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47963.437500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47963.437500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47963.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47963.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47963.437500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       605104                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       605104                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       605104                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       605104                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       605104                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       605104                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46546.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46546.461538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 46546.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46546.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 46546.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46546.461538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52230                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                173620653                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52486                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3307.942175                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.272390                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.727610                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911220                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088780                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10428124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10428124                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7185084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7185084                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17607                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17613208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17613208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17613208                       # number of overall hits
system.cpu.dcache.overall_hits::total        17613208                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       131790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131790                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       134808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         134808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       134808                       # number of overall misses
system.cpu.dcache.overall_misses::total        134808                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3720839746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3720839746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    180826974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    180826974                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3901666720                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3901666720                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3901666720                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3901666720                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10559914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10559914                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17748016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17748016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17748016                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17748016                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012480                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007596                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28233.096183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28233.096183                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 59916.161034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59916.161034                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28942.397484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28942.397484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28942.397484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28942.397484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       291780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 36472.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26436                       # number of writebacks
system.cpu.dcache.writebacks::total             26436                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79566                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         3012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3012                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82578                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52224                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52230                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    635095635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    635095635                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       357452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       357452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    635453087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    635453087                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    635453087                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    635453087                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002943                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002943                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12160.991785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12160.991785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 59575.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59575.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12166.438579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12166.438579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12166.438579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12166.438579                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
