#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 11 21:20:50 2020
# Process ID: 41579
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6476.547 ; gain = 72.535 ; free physical = 317 ; free virtual = 2646
update_compile_order -fileset sources_1
set_property top TOP_RV32 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
ERROR: [VRFC 10-3763] type error near 'rsm_main' ; expected type 'boolean' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-2922] 'rising_edge' expects 1 arguments [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-3464] indexed name prefix type 'boolean' is not an array type [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
INFO: [VRFC 10-3070] VHDL file '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl' ignored due to errors
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6618.500 ; gain = 0.000 ; free physical = 340 ; free virtual = 2712
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6618.500 ; gain = 2.969 ; free physical = 340 ; free virtual = 2712
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_UART'
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6634.520 ; gain = 0.000 ; free physical = 321 ; free virtual = 2695
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6634.520 ; gain = 0.000 ; free physical = 258 ; free virtual = 2697
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6731.191 ; gain = 87.719 ; free physical = 227 ; free virtual = 2673
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 6731.191 ; gain = 96.672 ; free physical = 227 ; free virtual = 2673
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 6731.191 ; gain = 0.000 ; free physical = 192 ; free virtual = 2667
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6731.191 ; gain = 0.000 ; free physical = 162 ; free virtual = 2658
run 1000 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6731.191 ; gain = 0.000 ; free physical = 162 ; free virtual = 2657
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6731.191 ; gain = 0.000 ; free physical = 172 ; free virtual = 2668
run 1000 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
ERROR: [VRFC 10-3763] type error near 'rsm_main' ; expected type 'boolean' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-2922] 'rising_edge' expects 1 arguments [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-3464] indexed name prefix type 'boolean' is not an array type [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:53]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
INFO: [VRFC 10-3070] VHDL file '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6762.203 ; gain = 31.012 ; free physical = 160 ; free virtual = 2656
run 1000 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6778.211 ; gain = 15.996 ; free physical = 152 ; free virtual = 2648
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6778.211 ; gain = 0.000 ; free physical = 161 ; free virtual = 2658
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 6778.211 ; gain = 0.000 ; free physical = 155 ; free virtual = 2652
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6778.211 ; gain = 0.000 ; free physical = 98 ; free virtual = 2648
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6778.211 ; gain = 0.000 ; free physical = 152 ; free virtual = 2649
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 6778.211 ; gain = 0.000 ; free physical = 79 ; free virtual = 2642
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6778.246 ; gain = 0.000 ; free physical = 226 ; free virtual = 2651
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6778.246 ; gain = 0.000 ; free physical = 226 ; free virtual = 2652
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6778.246 ; gain = 0.000 ; free physical = 222 ; free virtual = 2647
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6794.219 ; gain = 15.973 ; free physical = 217 ; free virtual = 2642
run 500 us
run 500 us
run 500 us
run 500 us
run 500 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 250 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6826.234 ; gain = 15.996 ; free physical = 227 ; free virtual = 2653
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_UART_behav -key {Behavioral:sim_1:Functional:TB_UART} -tclbatch {TB_UART.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TB_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 250 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6836.242 ; gain = 10.008 ; free physical = 221 ; free virtual = 2647
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6836.242 ; gain = 0.000 ; free physical = 212 ; free virtual = 2639
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 6836.242 ; gain = 0.000 ; free physical = 164 ; free virtual = 2636
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6842.242 ; gain = 0.000 ; free physical = 217 ; free virtual = 2644
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 250 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 6858.250 ; gain = 15.996 ; free physical = 215 ; free virtual = 2641
run 500 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6860.262 ; gain = 0.000 ; free physical = 218 ; free virtual = 2645
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 6876.258 ; gain = 15.996 ; free physical = 217 ; free virtual = 2644
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6876.258 ; gain = 0.000 ; free physical = 89 ; free virtual = 2479
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 6876.258 ; gain = 0.000 ; free physical = 117 ; free virtual = 2479
run 500 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 250 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 6979.641 ; gain = 0.000 ; free physical = 109 ; free virtual = 2473
run 500 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6979.652 ; gain = 0.000 ; free physical = 126 ; free virtual = 2478
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 6995.648 ; gain = 15.996 ; free physical = 120 ; free virtual = 2472
run all
Note: Test Passed - Correct Byte Received
Time: 7950 ns  Iteration: 0  Process: /TB_UART/line__109  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
Failure: Tests Complete
Time: 7950 ns  Iteration: 0  Process: /TB_UART/line__109  File: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl
$finish called at time : 7950 ns : File "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/testbench/UART_TB.vhdl" Line 132
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7027.676 ; gain = 0.008 ; free physical = 135 ; free virtual = 2477
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
ERROR: [VRFC 10-3518] mismatch on label ; expected 'next_state_tx' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:52]
ERROR: [VRFC 10-3782] unit 'rtl' ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
INFO: [VRFC 10-3070] VHDL file '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xsim.dir/TB_UART_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim/xsim.dir/TB_UART_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 11 23:48:02 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 11 23:48:02 2020...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7027.676 ; gain = 0.000 ; free physical = 156 ; free virtual = 2477
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7027.676 ; gain = 0.000 ; free physical = 156 ; free virtual = 2477
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 7040.672 ; gain = 12.996 ; free physical = 153 ; free virtual = 2474
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7045.688 ; gain = 0.000 ; free physical = 155 ; free virtual = 2476
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 7056.680 ; gain = 10.992 ; free physical = 153 ; free virtual = 2475
run 500 ns
run 500 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj TB_UART_vlog.prj
xvhdl --incr --relax -prj TB_UART_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TX'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.sim/sim_1/behav/xsim'
xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 3bc1b56345364b0f80b20e59d8e0f703 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_behav xil_defaultlib.TB_UART xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.UART_RX [\UART_RX(gclks_x_bit=5)\]
Compiling architecture rtl of entity xil_defaultlib.UART_TX [\UART_TX(gclks_x_bit=5)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart
Built simulation snapshot TB_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7072.688 ; gain = 16.004 ; free physical = 154 ; free virtual = 2476
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7669.637 ; gain = 199.641 ; free physical = 72 ; free virtual = 2005
---------------------------------------------------------------------------------
ERROR: [Synth 8-2321] mismatch on label ; expected metastability [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:51]
ERROR: [Synth 8-2321] mismatch on label ; expected uart_rx [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:123]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7706.574 ; gain = 236.578 ; free physical = 165 ; free virtual = 2045
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7737.438 ; gain = 14.844 ; free physical = 93 ; free virtual = 1988
---------------------------------------------------------------------------------
ERROR: [Synth 8-2321] mismatch on label ; expected uart_rx [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:123]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7737.438 ; gain = 14.844 ; free physical = 178 ; free virtual = 2031
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7757.402 ; gain = 3.957 ; free physical = 136 ; free virtual = 1991
---------------------------------------------------------------------------------
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:56]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:58]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:68]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:71]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:80]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:87]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:90]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:101]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:105]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:111]
ERROR: [Synth 8-1014] tsm_main is not a signal [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:114]
ERROR: [Synth 8-2321] mismatch on label ; expected uart_tx [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:117]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7757.402 ; gain = 3.957 ; free physical = 177 ; free virtual = 2031
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7757.414 ; gain = 0.000 ; free physical = 129 ; free virtual = 1988
---------------------------------------------------------------------------------
ERROR: [Synth 8-2321] mismatch on label ; expected uart_tx [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:117]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7757.414 ; gain = 0.000 ; free physical = 168 ; free virtual = 2027
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: TOP_RV32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7792.387 ; gain = 2.957 ; free physical = 122 ; free virtual = 1981
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:54]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 7792.387 ; gain = 2.957 ; free physical = 171 ; free virtual = 2016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7803.293 ; gain = 13.863 ; free physical = 169 ; free virtual = 2016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7803.293 ; gain = 13.863 ; free physical = 169 ; free virtual = 2016
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7825.105 ; gain = 0.000 ; free physical = 152 ; free virtual = 2007
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7933.926 ; gain = 0.000 ; free physical = 78 ; free virtual = 1926
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 7952.562 ; gain = 163.133 ; free physical = 97 ; free virtual = 1844
38 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 7952.562 ; gain = 163.133 ; free physical = 97 ; free virtual = 1844
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8175.684 ; gain = 0.000 ; free physical = 73 ; free virtual = 1737
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
ERROR: [Synth 8-439] module 'DEMUX' not found [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 8196.672 ; gain = 20.988 ; free physical = 182 ; free virtual = 1774
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 8196.672 ; gain = 20.988 ; free physical = 182 ; free virtual = 1774
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
add_files -norecurse /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8234.625 ; gain = 5.926 ; free physical = 100 ; free virtual = 1732
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:30]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:22]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:64]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (14#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 8234.625 ; gain = 5.926 ; free physical = 165 ; free virtual = 1758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 8250.469 ; gain = 21.770 ; free physical = 168 ; free virtual = 1762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 8250.469 ; gain = 21.770 ; free physical = 168 ; free virtual = 1762
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8250.469 ; gain = 0.000 ; free physical = 230 ; free virtual = 1858
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 8329.273 ; gain = 100.574 ; free physical = 93 ; free virtual = 1762
write_schematic -format pdf -orientation portrait -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
write_schematic -format pdf -orientation landscape -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8403.453 ; gain = 0.000 ; free physical = 95 ; free virtual = 1741
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:30]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v:22]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:64]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:107]
WARNING: [Synth 8-3848] Net demuxIN in module/entity TOP_RV32 does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:36]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (14#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8403.453 ; gain = 0.000 ; free physical = 165 ; free virtual = 1777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8403.453 ; gain = 0.000 ; free physical = 166 ; free virtual = 1778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8403.453 ; gain = 0.000 ; free physical = 166 ; free virtual = 1778
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8403.453 ; gain = 0.000 ; free physical = 274 ; free virtual = 1886
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 8424.387 ; gain = 20.934 ; free physical = 190 ; free virtual = 1809
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8448.410 ; gain = 0.000 ; free physical = 83 ; free virtual = 1730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:64]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:107]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8448.410 ; gain = 0.000 ; free physical = 198 ; free virtual = 1767
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 8448.410 ; gain = 0.000 ; free physical = 198 ; free virtual = 1768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 8448.410 ; gain = 0.000 ; free physical = 198 ; free virtual = 1768
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8448.410 ; gain = 0.000 ; free physical = 314 ; free virtual = 1885
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8463.340 ; gain = 14.938 ; free physical = 224 ; free virtual = 1807
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8463.352 ; gain = 0.000 ; free physical = 125 ; free virtual = 1721
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:64]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:107]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8463.352 ; gain = 0.000 ; free physical = 158 ; free virtual = 1756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8463.352 ; gain = 0.000 ; free physical = 156 ; free virtual = 1755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8463.352 ; gain = 0.000 ; free physical = 156 ; free virtual = 1755
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8463.352 ; gain = 0.000 ; free physical = 267 ; free virtual = 1865
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 8463.352 ; gain = 0.012 ; free physical = 151 ; free virtual = 1750
export_ip_user_files -of_objects  [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v] -no_script -reset -force -quiet
remove_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8533.219 ; gain = 0.000 ; free physical = 71 ; free virtual = 1670
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:64]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:107]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 8533.219 ; gain = 0.000 ; free physical = 158 ; free virtual = 1699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 8533.219 ; gain = 0.000 ; free physical = 158 ; free virtual = 1700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 8533.219 ; gain = 0.000 ; free physical = 158 ; free virtual = 1700
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8533.219 ; gain = 0.000 ; free physical = 298 ; free virtual = 1839
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 8547.148 ; gain = 13.930 ; free physical = 176 ; free virtual = 1731
refresh_design
ERROR: [Synth 8-1031] MEMDATA is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:40]
ERROR: [Synth 8-2576] procedural assignment to a non-register oMEMDATA is not permitted [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:54]
INFO: [Synth 8-2350] module CacheD_RV32 ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
Failed to read verilog '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8661.215 ; gain = 0.000 ; free physical = 130 ; free virtual = 1699
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8725.246 ; gain = 0.000 ; free physical = 88 ; free virtual = 1660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:54]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:98]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8725.246 ; gain = 0.000 ; free physical = 171 ; free virtual = 1688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8725.246 ; gain = 0.000 ; free physical = 170 ; free virtual = 1687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8725.246 ; gain = 0.000 ; free physical = 170 ; free virtual = 1687
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8725.246 ; gain = 0.000 ; free physical = 235 ; free virtual = 1753
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 8736.207 ; gain = 10.961 ; free physical = 183 ; free virtual = 1713
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8744.223 ; gain = 0.000 ; free physical = 76 ; free virtual = 1613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:54]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:98]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_GotIt
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oTX_Done
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[2]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[1]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Byte[0]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port iTX_Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8744.223 ; gain = 0.000 ; free physical = 152 ; free virtual = 1640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8744.223 ; gain = 0.000 ; free physical = 156 ; free virtual = 1644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 8744.223 ; gain = 0.000 ; free physical = 156 ; free virtual = 1644
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8744.223 ; gain = 0.000 ; free physical = 320 ; free virtual = 1809
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 8761.188 ; gain = 16.965 ; free physical = 193 ; free virtual = 1697
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8833.234 ; gain = 0.000 ; free physical = 94 ; free virtual = 1636
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-41579-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'TOP_UART' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
	Parameter tCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-3819] Generic 't_CLKS_PER_BIT' not present in instantiated entity will be ignored [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:55]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:21' bound to instance 'UART_RX_INST' of component 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_RX.vhdl:33]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:21' bound to instance 'UART_TX_INST' of component 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
	Parameter gCLKS_x_BIT bound to: 115 - type: integer 
WARNING: [Synth 8-614] signal 'rSM_Main' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Enable' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'iTX_Byte' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rClk_Count' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rTX_Data' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
WARNING: [Synth 8-614] signal 'rBit_Index' is read in the process but is not in the sensitivity list [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:45]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/UART_TX.vhdl:34]
WARNING: [Synth 8-3848] Net oRX_Byte in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:25]
WARNING: [Synth 8-3848] Net oRX_GotIt in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:26]
WARNING: [Synth 8-3848] Net oTX_Done in module/entity TOP_UART does not have driver. [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'TOP_UART' (4#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_UART.vhdl:36]
INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (5#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
	Parameter MEMSIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheD_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'TOP_CoreRV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipIF_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pipIF_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipIF_RV32.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipID_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipID_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipEX_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP_CoreRV32' (12#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_CoreRV32.v:22]
WARNING: [Synth 8-7023] instance 'Core' of module 'TOP_CoreRV32' has 11 connections declared, but only 10 given [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:100]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (13#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[31]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[30]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[29]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[28]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[27]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[26]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[25]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[24]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[23]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[22]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[21]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[20]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[19]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[18]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[17]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[16]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[15]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[14]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[13]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[12]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[11]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[10]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[9]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[8]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[7]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[6]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[5]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[4]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[3]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[2]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[1]
WARNING: [Synth 8-3331] design TOP_CoreRV32 has unconnected port iMEMMAPPED[0]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[31]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[30]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[29]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[28]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[27]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[26]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[25]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[24]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[23]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[22]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[21]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[20]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[19]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[18]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[17]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[16]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[15]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[14]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[13]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[12]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[11]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[10]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[9]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[8]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[7]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[6]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[5]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[4]
WARNING: [Synth 8-3331] design CacheD_RV32 has unconnected port iMEMADDR[3]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[31]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[30]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[29]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[28]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[27]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[26]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[25]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[24]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[23]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[22]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[21]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[20]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[19]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[18]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[17]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[16]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[15]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[14]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[13]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[12]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[11]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[10]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[9]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[8]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[7]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[6]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[5]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[4]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[3]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[2]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[1]
WARNING: [Synth 8-3331] design CacheI_RV32 has unconnected port iINSTDATA[0]
WARNING: [Synth 8-3331] design UART_TX has unconnected port iCLK
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[7]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[6]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[5]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[4]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[3]
WARNING: [Synth 8-3331] design TOP_UART has unconnected port oRX_Byte[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.234 ; gain = 0.000 ; free physical = 184 ; free virtual = 1662
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.234 ; gain = 0.000 ; free physical = 191 ; free virtual = 1669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.234 ; gain = 0.000 ; free physical = 191 ; free virtual = 1669
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8833.234 ; gain = 0.000 ; free physical = 270 ; free virtual = 1748
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 8847.164 ; gain = 13.938 ; free physical = 246 ; free virtual = 1738
