Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 27 16:57:58 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SRT_top_control_sets_placed.rpt
| Design       : SRT_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |             100 |           30 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              17 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal       |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|                           |                                   | my_seg/Fren_divider2/rstn   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            |                                   |                             |                1 |              2 |         2.00 |
|  my_seg/Fren_divider2/CLK |                                   | my_seg/Fren_divider2/rstn   |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG            | my_srt/cur_index[3]_i_1_n_0       |                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | my_srt/addr                       | my_seg/Fren_divider2/rstn   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | my_srt/Sup_Index[3]_i_2_n_0       | my_srt/Sup_Index[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  my_srt/next_state        |                                   |                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG            |                                   | my_seg/Fren_divider2/rstn   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG            | my_srt/count[8]_i_1_n_0           | my_seg/Fren_divider2/rstn   |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG            | my_srt/alu/we                     |                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG            | my_srt/alu/E[0]                   |                             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG            | my_srt/data1[31]_i_1_n_0          |                             |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG            | my_srt/din[31]_i_1_n_0            |                             |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG            | my_seg/Fren_divider2/q[0]_i_1_n_0 | my_seg/Fren_divider2/rstn   |                8 |             32 |         4.00 |
+---------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


