|project
S1 => S1.IN1
MASTER_CLK => MASTER_CLK.IN4
led[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
segs[0] <= dyn_indicator:di.port2
segs[1] <= dyn_indicator:di.port2
segs[2] <= dyn_indicator:di.port2
segs[3] <= dyn_indicator:di.port2
segs[4] <= dyn_indicator:di.port2
segs[5] <= dyn_indicator:di.port2
segs[6] <= dyn_indicator:di.port2
segs[7] <= dyn_indicator:di.port2
cats_r[0] <= <VCC>
cats_r[1] <= <VCC>
cats_l[0] <= dyn_indicator:di.port3
cats_l[1] <= dyn_indicator:di.port3


|project|clk_divider:clk5
clk_hf => slow_clk~reg0.CLK
clk_hf => clk_div[0].CLK
clk_hf => clk_div[1].CLK
clk_hf => clk_div[2].CLK
clk_hf => clk_div[3].CLK
clk_hf => clk_div[4].CLK
clk_hf => clk_div[5].CLK
clk_hf => clk_div[6].CLK
clk_hf => clk_div[7].CLK
clk_hf => clk_div[8].CLK
clk_hf => clk_div[9].CLK
clk_hf => clk_div[10].CLK
clk_hf => clk_div[11].CLK
clk_hf => clk_div[12].CLK
clk_hf => clk_div[13].CLK
clk_hf => clk_div[14].CLK
clk_hf => clk_div[15].CLK
clk_hf => clk_div[16].CLK
clk_hf => clk_div[17].CLK
clk_hf => clk_div[18].CLK
clk_hf => clk_div[19].CLK
clk_hf => clk_div[20].CLK
clk_hf => clk_div[21].CLK
clk_hf => clk_div[22].CLK
clk_hf => clk_div[23].CLK
clk_hf => clk_div[24].CLK
clk_hf => clk_div[25].CLK
clk_hf => clk_div[26].CLK
clk_hf => clk_div[27].CLK
clk_hf => clk_div[28].CLK
clk_hf => clk_div[29].CLK
clk_hf => clk_div[30].CLK
clk_hf => clk_div[31].CLK
prescaler[0] => LessThan0.IN32
prescaler[1] => LessThan0.IN31
prescaler[2] => LessThan0.IN30
prescaler[3] => LessThan0.IN29
prescaler[4] => LessThan0.IN28
prescaler[5] => LessThan0.IN27
prescaler[6] => LessThan0.IN26
prescaler[7] => LessThan0.IN25
prescaler[8] => LessThan0.IN24
prescaler[9] => LessThan0.IN23
prescaler[10] => LessThan0.IN22
prescaler[11] => LessThan0.IN21
prescaler[12] => LessThan0.IN20
prescaler[13] => LessThan0.IN19
prescaler[14] => LessThan0.IN18
prescaler[15] => LessThan0.IN17
prescaler[16] => LessThan0.IN16
prescaler[17] => LessThan0.IN15
prescaler[18] => LessThan0.IN14
prescaler[19] => LessThan0.IN13
prescaler[20] => LessThan0.IN12
prescaler[21] => LessThan0.IN11
prescaler[22] => LessThan0.IN10
prescaler[23] => LessThan0.IN9
prescaler[24] => LessThan0.IN8
prescaler[25] => LessThan0.IN7
prescaler[26] => LessThan0.IN6
prescaler[27] => LessThan0.IN5
prescaler[28] => LessThan0.IN4
prescaler[29] => LessThan0.IN3
prescaler[30] => LessThan0.IN2
prescaler[31] => LessThan0.IN1
slow_clk <= slow_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|clk_divider:clk2
clk_hf => slow_clk~reg0.CLK
clk_hf => clk_div[0].CLK
clk_hf => clk_div[1].CLK
clk_hf => clk_div[2].CLK
clk_hf => clk_div[3].CLK
clk_hf => clk_div[4].CLK
clk_hf => clk_div[5].CLK
clk_hf => clk_div[6].CLK
clk_hf => clk_div[7].CLK
clk_hf => clk_div[8].CLK
clk_hf => clk_div[9].CLK
clk_hf => clk_div[10].CLK
clk_hf => clk_div[11].CLK
clk_hf => clk_div[12].CLK
clk_hf => clk_div[13].CLK
clk_hf => clk_div[14].CLK
clk_hf => clk_div[15].CLK
clk_hf => clk_div[16].CLK
clk_hf => clk_div[17].CLK
clk_hf => clk_div[18].CLK
clk_hf => clk_div[19].CLK
clk_hf => clk_div[20].CLK
clk_hf => clk_div[21].CLK
clk_hf => clk_div[22].CLK
clk_hf => clk_div[23].CLK
clk_hf => clk_div[24].CLK
clk_hf => clk_div[25].CLK
clk_hf => clk_div[26].CLK
clk_hf => clk_div[27].CLK
clk_hf => clk_div[28].CLK
clk_hf => clk_div[29].CLK
clk_hf => clk_div[30].CLK
clk_hf => clk_div[31].CLK
prescaler[0] => LessThan0.IN32
prescaler[1] => LessThan0.IN31
prescaler[2] => LessThan0.IN30
prescaler[3] => LessThan0.IN29
prescaler[4] => LessThan0.IN28
prescaler[5] => LessThan0.IN27
prescaler[6] => LessThan0.IN26
prescaler[7] => LessThan0.IN25
prescaler[8] => LessThan0.IN24
prescaler[9] => LessThan0.IN23
prescaler[10] => LessThan0.IN22
prescaler[11] => LessThan0.IN21
prescaler[12] => LessThan0.IN20
prescaler[13] => LessThan0.IN19
prescaler[14] => LessThan0.IN18
prescaler[15] => LessThan0.IN17
prescaler[16] => LessThan0.IN16
prescaler[17] => LessThan0.IN15
prescaler[18] => LessThan0.IN14
prescaler[19] => LessThan0.IN13
prescaler[20] => LessThan0.IN12
prescaler[21] => LessThan0.IN11
prescaler[22] => LessThan0.IN10
prescaler[23] => LessThan0.IN9
prescaler[24] => LessThan0.IN8
prescaler[25] => LessThan0.IN7
prescaler[26] => LessThan0.IN6
prescaler[27] => LessThan0.IN5
prescaler[28] => LessThan0.IN4
prescaler[29] => LessThan0.IN3
prescaler[30] => LessThan0.IN2
prescaler[31] => LessThan0.IN1
slow_clk <= slow_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|clk_divider:clk1k
clk_hf => slow_clk~reg0.CLK
clk_hf => clk_div[0].CLK
clk_hf => clk_div[1].CLK
clk_hf => clk_div[2].CLK
clk_hf => clk_div[3].CLK
clk_hf => clk_div[4].CLK
clk_hf => clk_div[5].CLK
clk_hf => clk_div[6].CLK
clk_hf => clk_div[7].CLK
clk_hf => clk_div[8].CLK
clk_hf => clk_div[9].CLK
clk_hf => clk_div[10].CLK
clk_hf => clk_div[11].CLK
clk_hf => clk_div[12].CLK
clk_hf => clk_div[13].CLK
clk_hf => clk_div[14].CLK
clk_hf => clk_div[15].CLK
clk_hf => clk_div[16].CLK
clk_hf => clk_div[17].CLK
clk_hf => clk_div[18].CLK
clk_hf => clk_div[19].CLK
clk_hf => clk_div[20].CLK
clk_hf => clk_div[21].CLK
clk_hf => clk_div[22].CLK
clk_hf => clk_div[23].CLK
clk_hf => clk_div[24].CLK
clk_hf => clk_div[25].CLK
clk_hf => clk_div[26].CLK
clk_hf => clk_div[27].CLK
clk_hf => clk_div[28].CLK
clk_hf => clk_div[29].CLK
clk_hf => clk_div[30].CLK
clk_hf => clk_div[31].CLK
prescaler[0] => LessThan0.IN32
prescaler[1] => LessThan0.IN31
prescaler[2] => LessThan0.IN30
prescaler[3] => LessThan0.IN29
prescaler[4] => LessThan0.IN28
prescaler[5] => LessThan0.IN27
prescaler[6] => LessThan0.IN26
prescaler[7] => LessThan0.IN25
prescaler[8] => LessThan0.IN24
prescaler[9] => LessThan0.IN23
prescaler[10] => LessThan0.IN22
prescaler[11] => LessThan0.IN21
prescaler[12] => LessThan0.IN20
prescaler[13] => LessThan0.IN19
prescaler[14] => LessThan0.IN18
prescaler[15] => LessThan0.IN17
prescaler[16] => LessThan0.IN16
prescaler[17] => LessThan0.IN15
prescaler[18] => LessThan0.IN14
prescaler[19] => LessThan0.IN13
prescaler[20] => LessThan0.IN12
prescaler[21] => LessThan0.IN11
prescaler[22] => LessThan0.IN10
prescaler[23] => LessThan0.IN9
prescaler[24] => LessThan0.IN8
prescaler[25] => LessThan0.IN7
prescaler[26] => LessThan0.IN6
prescaler[27] => LessThan0.IN5
prescaler[28] => LessThan0.IN4
prescaler[29] => LessThan0.IN3
prescaler[30] => LessThan0.IN2
prescaler[31] => LessThan0.IN1
slow_clk <= slow_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|clk_divider:clk20
clk_hf => slow_clk~reg0.CLK
clk_hf => clk_div[0].CLK
clk_hf => clk_div[1].CLK
clk_hf => clk_div[2].CLK
clk_hf => clk_div[3].CLK
clk_hf => clk_div[4].CLK
clk_hf => clk_div[5].CLK
clk_hf => clk_div[6].CLK
clk_hf => clk_div[7].CLK
clk_hf => clk_div[8].CLK
clk_hf => clk_div[9].CLK
clk_hf => clk_div[10].CLK
clk_hf => clk_div[11].CLK
clk_hf => clk_div[12].CLK
clk_hf => clk_div[13].CLK
clk_hf => clk_div[14].CLK
clk_hf => clk_div[15].CLK
clk_hf => clk_div[16].CLK
clk_hf => clk_div[17].CLK
clk_hf => clk_div[18].CLK
clk_hf => clk_div[19].CLK
clk_hf => clk_div[20].CLK
clk_hf => clk_div[21].CLK
clk_hf => clk_div[22].CLK
clk_hf => clk_div[23].CLK
clk_hf => clk_div[24].CLK
clk_hf => clk_div[25].CLK
clk_hf => clk_div[26].CLK
clk_hf => clk_div[27].CLK
clk_hf => clk_div[28].CLK
clk_hf => clk_div[29].CLK
clk_hf => clk_div[30].CLK
clk_hf => clk_div[31].CLK
prescaler[0] => LessThan0.IN32
prescaler[1] => LessThan0.IN31
prescaler[2] => LessThan0.IN30
prescaler[3] => LessThan0.IN29
prescaler[4] => LessThan0.IN28
prescaler[5] => LessThan0.IN27
prescaler[6] => LessThan0.IN26
prescaler[7] => LessThan0.IN25
prescaler[8] => LessThan0.IN24
prescaler[9] => LessThan0.IN23
prescaler[10] => LessThan0.IN22
prescaler[11] => LessThan0.IN21
prescaler[12] => LessThan0.IN20
prescaler[13] => LessThan0.IN19
prescaler[14] => LessThan0.IN18
prescaler[15] => LessThan0.IN17
prescaler[16] => LessThan0.IN16
prescaler[17] => LessThan0.IN15
prescaler[18] => LessThan0.IN14
prescaler[19] => LessThan0.IN13
prescaler[20] => LessThan0.IN12
prescaler[21] => LessThan0.IN11
prescaler[22] => LessThan0.IN10
prescaler[23] => LessThan0.IN9
prescaler[24] => LessThan0.IN8
prescaler[25] => LessThan0.IN7
prescaler[26] => LessThan0.IN6
prescaler[27] => LessThan0.IN5
prescaler[28] => LessThan0.IN4
prescaler[29] => LessThan0.IN3
prescaler[30] => LessThan0.IN2
prescaler[31] => LessThan0.IN1
slow_clk <= slow_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|debouncer:deb_S1
clk20hz => clk20hz.IN2
raw => raw.IN1
debounced <= debounced.DB_MAX_OUTPUT_PORT_TYPE


|project|debouncer:deb_S1|dtrig:dt1
D => Q~reg0.DATAIN
C => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|debouncer:deb_S1|dtrig:dt2
D => Q~reg0.DATAIN
C => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|dyn_indicator:di
num[0] => comb.DATAA
num[1] => comb.DATAA
num[2] => comb.DATAA
num[3] => comb.DATAA
num[4] => comb.DATAB
num[5] => comb.DATAB
num[6] => comb.DATAB
num[7] => comb.DATAB
clk => clk.IN1
seg[0] <= hex_decoder:hd.port2
seg[1] <= hex_decoder:hd.port2
seg[2] <= hex_decoder:hd.port2
seg[3] <= hex_decoder:hd.port2
seg[4] <= hex_decoder:hd.port2
seg[5] <= hex_decoder:hd.port2
seg[6] <= hex_decoder:hd.port2
seg[7] <= hex_decoder:hd.port2
cathodes[0] <= r_cats[0].DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= r_cats[1].DB_MAX_OUTPUT_PORT_TYPE


|project|dyn_indicator:di|hex_decoder:hd
nibble[0] => Decoder0.IN3
nibble[1] => Decoder0.IN2
nibble[2] => Decoder0.IN1
nibble[3] => Decoder0.IN0
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
oe => segments.OUTPUTSELECT
o[0] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= segments.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= <VCC>


