{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600789685157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600789685159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 17:48:05 2020 " "Processing started: Tue Sep 22 17:48:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600789685159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600789685159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600789685160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600789685305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_lin_2to4-tdv " "Found design unit 1: bin_lin_2to4-tdv" {  } { { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600789685661 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_lin_2to4 " "Found entity 1: bin_lin_2to4" {  } { { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600789685661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600789685661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600789685662 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src_cpld/maxv_top.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600789685662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600789685662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin_lin_2to4 " "Elaborating entity \"bin_lin_2to4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600789685704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lin_o\[0\] VCC " "Pin \"lin_o\[0\]\" is stuck at VCC" {  } { { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600789685925 "|bin_lin_2to4|lin_o[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1600789685925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600789685943 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600789685943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600789685943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600789685943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600789685987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 17:48:05 2020 " "Processing ended: Tue Sep 22 17:48:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600789685987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600789685987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600789685987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600789685987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600789687316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600789687317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 17:48:07 2020 " "Processing started: Tue Sep 22 17:48:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600789687317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600789687317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600789687317 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600789687338 ""}
{ "Info" "0" "" "Project  = bin_lin_2to4" {  } {  } 0 0 "Project  = bin_lin_2to4" 0 0 "Fitter" 0 0 1600789687339 ""}
{ "Info" "0" "" "Revision = bin_lin_2to4" {  } {  } 0 0 "Revision = bin_lin_2to4" 0 0 "Fitter" 0 0 1600789687340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1600789687392 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bin_lin_2to4 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"bin_lin_2to4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600789687401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600789687452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600789687452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600789687605 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600789687669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600789687669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600789687669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600789687669 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1600789687669 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1600789687669 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lin_o\[0\] " "Pin lin_o\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { lin_o[0] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 27 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lin_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lin_o\[1\] " "Pin lin_o\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { lin_o[1] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 27 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lin_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lin_o\[2\] " "Pin lin_o\[2\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { lin_o[2] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 27 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lin_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lin_o\[3\] " "Pin lin_o\[3\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { lin_o[3] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 27 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lin_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_i\[0\] " "Pin bin_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { bin_i[0] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 25 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { bin_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_i\[1\] " "Pin bin_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { bin_i[1] } } } { "../src/bin_lin_2to4.vhd" "" { Text "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/src/bin_lin_2to4.vhd" 25 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { bin_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1600789687678 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1600789687678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bin_lin_2to4.sdc " "Synopsys Design Constraints File file not found: 'bin_lin_2to4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1600789687734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1600789687734 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1600789687735 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1600789687735 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1600789687736 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1600789687736 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1600789687736 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1600789687736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600789687738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1600789687739 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1600789687742 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1600789687743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1600789687746 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1600789687752 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1600789687752 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1600789687757 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1600789687757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1600789687757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600789687757 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1600789687758 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1600789687758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1600789687758 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 78 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  78 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600789687759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1600789687759 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1600789687759 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1600789687759 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_Gen_i " "Node \"Clk_Gen_i\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clk_Gen_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Clk_Main_i " "Node \"Clk_Main_i\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clk_Main_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[10\] " "Node \"Con_25p_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[11\] " "Node \"Con_25p_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[12\] " "Node \"Con_25p_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[13\] " "Node \"Con_25p_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[14\] " "Node \"Con_25p_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[15\] " "Node \"Con_25p_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[16\] " "Node \"Con_25p_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[17\] " "Node \"Con_25p_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[18\] " "Node \"Con_25p_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[19\] " "Node \"Con_25p_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[1\] " "Node \"Con_25p_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[20\] " "Node \"Con_25p_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[21\] " "Node \"Con_25p_io\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[22\] " "Node \"Con_25p_io\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[23\] " "Node \"Con_25p_io\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[24\] " "Node \"Con_25p_io\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[25\] " "Node \"Con_25p_io\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[2\] " "Node \"Con_25p_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[3\] " "Node \"Con_25p_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[4\] " "Node \"Con_25p_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[5\] " "Node \"Con_25p_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[6\] " "Node \"Con_25p_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[7\] " "Node \"Con_25p_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[8\] " "Node \"Con_25p_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_25p_io\[9\] " "Node \"Con_25p_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[10\] " "Node \"Con_80p_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[11\] " "Node \"Con_80p_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[12\] " "Node \"Con_80p_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[13\] " "Node \"Con_80p_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[14\] " "Node \"Con_80p_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[15\] " "Node \"Con_80p_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[16\] " "Node \"Con_80p_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[17\] " "Node \"Con_80p_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[18\] " "Node \"Con_80p_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[19\] " "Node \"Con_80p_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[20\] " "Node \"Con_80p_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[21\] " "Node \"Con_80p_io\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[22\] " "Node \"Con_80p_io\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[23\] " "Node \"Con_80p_io\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[24\] " "Node \"Con_80p_io\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[25\] " "Node \"Con_80p_io\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[26\] " "Node \"Con_80p_io\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[27\] " "Node \"Con_80p_io\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[28\] " "Node \"Con_80p_io\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[29\] " "Node \"Con_80p_io\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[2\] " "Node \"Con_80p_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[30\] " "Node \"Con_80p_io\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[31\] " "Node \"Con_80p_io\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[32\] " "Node \"Con_80p_io\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[33\] " "Node \"Con_80p_io\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[34\] " "Node \"Con_80p_io\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[35\] " "Node \"Con_80p_io\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[36\] " "Node \"Con_80p_io\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[37\] " "Node \"Con_80p_io\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[38\] " "Node \"Con_80p_io\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[39\] " "Node \"Con_80p_io\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[3\] " "Node \"Con_80p_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[40\] " "Node \"Con_80p_io\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[41\] " "Node \"Con_80p_io\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[42\] " "Node \"Con_80p_io\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[43\] " "Node \"Con_80p_io\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[44\] " "Node \"Con_80p_io\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[45\] " "Node \"Con_80p_io\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[46\] " "Node \"Con_80p_io\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[47\] " "Node \"Con_80p_io\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[48\] " "Node \"Con_80p_io\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[49\] " "Node \"Con_80p_io\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[4\] " "Node \"Con_80p_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[50\] " "Node \"Con_80p_io\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[51\] " "Node \"Con_80p_io\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[52\] " "Node \"Con_80p_io\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[53\] " "Node \"Con_80p_io\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[54\] " "Node \"Con_80p_io\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[55\] " "Node \"Con_80p_io\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[56\] " "Node \"Con_80p_io\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[57\] " "Node \"Con_80p_io\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[58\] " "Node \"Con_80p_io\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[59\] " "Node \"Con_80p_io\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[5\] " "Node \"Con_80p_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[60\] " "Node \"Con_80p_io\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[61\] " "Node \"Con_80p_io\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[62\] " "Node \"Con_80p_io\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[63\] " "Node \"Con_80p_io\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[64\] " "Node \"Con_80p_io\[64\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[64\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[65\] " "Node \"Con_80p_io\[65\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[65\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[66\] " "Node \"Con_80p_io\[66\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[66\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[67\] " "Node \"Con_80p_io\[67\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[67\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[68\] " "Node \"Con_80p_io\[68\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[68\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[69\] " "Node \"Con_80p_io\[69\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[69\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[6\] " "Node \"Con_80p_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[70\] " "Node \"Con_80p_io\[70\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[70\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[71\] " "Node \"Con_80p_io\[71\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[71\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[72\] " "Node \"Con_80p_io\[72\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[72\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[73\] " "Node \"Con_80p_io\[73\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[73\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[74\] " "Node \"Con_80p_io\[74\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[74\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[75\] " "Node \"Con_80p_io\[75\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[75\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[76\] " "Node \"Con_80p_io\[76\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[76\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[77\] " "Node \"Con_80p_io\[77\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[77\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[78\] " "Node \"Con_80p_io\[78\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[78\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[79\] " "Node \"Con_80p_io\[79\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[79\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[7\] " "Node \"Con_80p_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[8\] " "Node \"Con_80p_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Con_80p_io\[9\] " "Node \"Con_80p_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Encoder_A_i " "Node \"Encoder_A_i\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Encoder_A_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Encoder_B_i " "Node \"Encoder_B_i\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Encoder_B_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[0\] " "Node \"Led_RGB_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[1\] " "Node \"Led_RGB_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Led_RGB_o\[2\] " "Node \"Led_RGB_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Led_RGB_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[10\] " "Node \"Mezzanine_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[11\] " "Node \"Mezzanine_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[12\] " "Node \"Mezzanine_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[13\] " "Node \"Mezzanine_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[14\] " "Node \"Mezzanine_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[15\] " "Node \"Mezzanine_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[16\] " "Node \"Mezzanine_io\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[17\] " "Node \"Mezzanine_io\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[18\] " "Node \"Mezzanine_io\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[19\] " "Node \"Mezzanine_io\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[20\] " "Node \"Mezzanine_io\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[5\] " "Node \"Mezzanine_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[6\] " "Node \"Mezzanine_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[7\] " "Node \"Mezzanine_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[8\] " "Node \"Mezzanine_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Mezzanine_io\[9\] " "Node \"Mezzanine_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[0\] " "Node \"Switch_i\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[1\] " "Node \"Switch_i\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[2\] " "Node \"Switch_i\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[3\] " "Node \"Switch_i\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[4\] " "Node \"Switch_i\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[5\] " "Node \"Switch_i\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[6\] " "Node \"Switch_i\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switch_i\[7\] " "Node \"Switch_i\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switch_i\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[1\] " "Node \"nButton_i\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[2\] " "Node \"nButton_i\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[3\] " "Node \"nButton_i\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[4\] " "Node \"nButton_i\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[5\] " "Node \"nButton_i\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[6\] " "Node \"nButton_i\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[7\] " "Node \"nButton_i\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nButton_i\[8\] " "Node \"nButton_i\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nButton_i\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[0\] " "Node \"nLed_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[1\] " "Node \"nLed_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[2\] " "Node \"nLed_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[3\] " "Node \"nLed_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[4\] " "Node \"nLed_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[5\] " "Node \"nLed_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[6\] " "Node \"nLed_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nLed_o\[7\] " "Node \"nLed_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nLed_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nReset_i " "Node \"nReset_i\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nReset_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[0\] " "Node \"nSeven_Seg_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[1\] " "Node \"nSeven_Seg_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[2\] " "Node \"nSeven_Seg_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[3\] " "Node \"nSeven_Seg_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[4\] " "Node \"nSeven_Seg_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[5\] " "Node \"nSeven_Seg_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[6\] " "Node \"nSeven_Seg_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "nSeven_Seg_o\[7\] " "Node \"nSeven_Seg_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nSeven_Seg_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1600789687767 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1600789687767 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600789687773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600789687846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600789687860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600789687867 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600789687925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600789687925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600789687934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1600789687988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600789687988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600789688032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1600789688033 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1600789688033 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600789688033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1600789688039 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600789688044 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1600789688051 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1600789688051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/output_files/bin_lin_2to4.fit.smsg " "Generated suppressed messages file /home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/output_files/bin_lin_2to4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600789688097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600789688110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 17:48:08 2020 " "Processing ended: Tue Sep 22 17:48:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600789688110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600789688110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600789688110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600789688110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600789689432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600789689434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 17:48:09 2020 " "Processing started: Tue Sep 22 17:48:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600789689434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600789689434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600789689435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1600789689641 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600789689645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600789689728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 17:48:09 2020 " "Processing ended: Tue Sep 22 17:48:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600789689728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600789689728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600789689728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600789689728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600789689783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600789690844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600789690845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 17:48:10 2020 " "Processing started: Tue Sep 22 17:48:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600789690845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600789690845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bin_lin_2to4 -c bin_lin_2to4 " "Command: quartus_sta bin_lin_2to4 -c bin_lin_2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600789690845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1600789690869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600789690968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1600789691022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1600789691022 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1600789691075 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1600789691144 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bin_lin_2to4.sdc " "Synopsys Design Constraints File file not found: 'bin_lin_2to4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1600789691169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1600789691169 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1600789691170 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1600789691170 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1600789691170 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1600789691173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1600789691178 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1600789691185 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1600789691188 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1600789691188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600789691203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 17:48:11 2020 " "Processing ended: Tue Sep 22 17:48:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600789691203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600789691203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600789691203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600789691203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600789692791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600789692793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 17:48:12 2020 " "Processing started: Tue Sep 22 17:48:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600789692793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600789692793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bin_lin_2to4 -c bin_lin_2to4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600789692793 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "bin_lin_2to4.vho bin_lin_2to4_vhd.sdo /home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/simulation/modelsim/ simulation " "Generated files \"bin_lin_2to4.vho\" and \"bin_lin_2to4_vhd.sdo\" in directory \"/home/reds/Desktop/cours_REDS/CSN/Bourqui/csn/labo/lab1/bin_lin_data/bin_lin/pr_cpld/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1600789693003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600789693026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 17:48:13 2020 " "Processing ended: Tue Sep 22 17:48:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600789693026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600789693026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600789693026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600789693026 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus II Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600789693098 ""}
