{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717596523767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717596523768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 22:08:40 2024 " "Processing started: Wed Jun 05 22:08:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717596523768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717596523768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717596523769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1717596524728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenhexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenhexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexDecoder " "Found entity 1: SevenHexDecoder" {  } { { "SevenHexDecoder.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/SevenHexDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/image_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/image_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_wrapper " "Found entity 1: image_wrapper" {  } { { "image_wrapper_final/synthesis/image_wrapper.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/image_wrapper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "image_wrapper_final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "image_wrapper_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/image_wrapper_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/image_wrapper_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_wrapper_mm_interconnect_0 " "Found entity 1: image_wrapper_mm_interconnect_0" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_mm_interconnect_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "image_wrapper_final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "image_wrapper_final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_wrapper_uart_0_tx " "Found entity 1: image_wrapper_uart_0_tx" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_wrapper_uart_0_rx_stimulus_source " "Found entity 2: image_wrapper_uart_0_rx_stimulus_source" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""} { "Info" "ISGN_ENTITY_NAME" "3 image_wrapper_uart_0_rx " "Found entity 3: image_wrapper_uart_0_rx" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_wrapper_uart_0_regs " "Found entity 4: image_wrapper_uart_0_regs" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""} { "Info" "ISGN_ENTITY_NAME" "5 image_wrapper_uart_0 " "Found entity 5: image_wrapper_uart_0" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_wrapper_altpll_0_dffpipe_l2c " "Found entity 1: image_wrapper_altpll_0_dffpipe_l2c" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544650 ""} { "Info" "ISGN_ENTITY_NAME" "2 image_wrapper_altpll_0_stdsync_sv6 " "Found entity 2: image_wrapper_altpll_0_stdsync_sv6" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544650 ""} { "Info" "ISGN_ENTITY_NAME" "3 image_wrapper_altpll_0_altpll_m342 " "Found entity 3: image_wrapper_altpll_0_altpll_m342" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544650 ""} { "Info" "ISGN_ENTITY_NAME" "4 image_wrapper_altpll_0 " "Found entity 4: image_wrapper_altpll_0" {  } { { "image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/image_wrapper_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_wrapper_final/synthesis/submodules/imagewrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file image_wrapper_final/synthesis/submodules/imagewrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageWrapper " "Found entity 1: ImageWrapper" {  } { { "image_wrapper_final/synthesis/submodules/ImageWrapper.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/image_wrapper_final/synthesis/submodules/ImageWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/imagewrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file v/imagewrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageWrapper " "Found entity 1: ImageWrapper" {  } { { "v/ImageWrapper.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/ImageWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544659 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(113) " "Verilog HDL warning at sram_controller.v(113): extended using \"x\" or \"z\"" {  } { { "v/sram_controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sram_controller.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1717596544663 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(115) " "Verilog HDL warning at sram_controller.v(115): extended using \"x\" or \"z\"" {  } { { "v/sram_controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sram_controller.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1717596544663 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(118) " "Verilog HDL warning at sram_controller.v(118): extended using \"x\" or \"z\"" {  } { { "v/sram_controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sram_controller.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1717596544663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "v/sram_controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file v/sdram_pll_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "v/sdram_pll_syn.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sdram_pll_syn.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544753 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_pll " "Found entity 2: sdram_pll" {  } { { "v/sdram_pll_syn.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/sdram_pll_syn.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544769 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1717596544774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1717596544783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/RAW2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544848 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Stack_RAM.v " "Can't analyze file -- file v/Stack_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717596544855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544863 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/touch_tcon.v " "Can't analyze file -- file v/touch_tcon.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717596544869 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/VGA_Param.v " "Can't analyze file -- file v/VGA_Param.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1717596544874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CAMERA " "Found entity 1: DE2_115_CAMERA" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717596544884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717596544884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE2_115_CAMERA.v(495) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(495): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 495 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717596544884 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(176) " "Verilog HDL error at VGA_Controller.v(176): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 176 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(177) " "Verilog HDL error at VGA_Controller.v(177): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 177 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(178) " "Verilog HDL error at VGA_Controller.v(178): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 178 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(179) " "Verilog HDL error at VGA_Controller.v(179): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 179 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(180) " "Verilog HDL error at VGA_Controller.v(180): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 180 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(181) " "Verilog HDL error at VGA_Controller.v(181): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 181 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(182) " "Verilog HDL error at VGA_Controller.v(182): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 182 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(183) " "Verilog HDL error at VGA_Controller.v(183): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 183 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(184) " "Verilog HDL error at VGA_Controller.v(184): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544928 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(185) " "Verilog HDL error at VGA_Controller.v(185): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 185 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(186) " "Verilog HDL error at VGA_Controller.v(186): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(187) " "Verilog HDL error at VGA_Controller.v(187): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 187 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(188) " "Verilog HDL error at VGA_Controller.v(188): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(189) " "Verilog HDL error at VGA_Controller.v(189): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 189 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "fore_r VGA_Controller.v(190) " "Verilog HDL error at VGA_Controller.v(190): object \"fore_r\" is not declared" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1717596544929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg " "Generated suppressed messages file C:/Users/kevin/Downloads/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1717596545045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717596545371 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 22:09:05 2024 " "Processing ended: Wed Jun 05 22:09:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717596545371 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717596545371 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717596545371 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717596545371 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 5 s " "Quartus II Full Compilation was unsuccessful. 17 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717596546072 ""}
