// Seed: 3103936358
macromodule module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    output logic id_3,
    input logic id_4,
    output tri0 id_5,
    output uwire id_6,
    output supply0 id_7
);
  wire id_9;
  logic [7:0] id_10;
  assign id_5 = -1;
  wire id_11;
  always @(id_10[1]) id_3 <= id_4;
  module_0 modCall_1 ();
  logic [7:0][1] id_12 = 1;
  tri1 id_13, id_14 = id_2;
  wire id_15;
endmodule
