[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of PGL12G-6ILPG144 production of SHENZHEN PANGO MICROSYSTEMS CO.,LTD from the text:Logos Series FPGA Device Data Sheet   \n \n \n \n \n \n \n \n \n \nLogos Series FPGA Device Da ta Sheet \n \n(DS0200 1, Vers ion2.6)  \n \n(2021.0 7.12)  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nShenzhen  Unisp lend our To ngchuang Electronics Co., L td. \nCopyr ight infringem ent mus t be inves tigated \n \nDS02001 (v2.6) \nPage 1 / 48  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nRevision history  \n2/ 48  \nRevision history  \n \nDate Revision  Descri ption  \n2017.12.19  V1.0  initial release  \n2018.12.18  V1.1  1. The symbols of the unified core voltage and auxiliary power supply voltage are \nVCC and VCCAUX respectively  \n2. Modify Table 1 Logos series FPGA user guide document, delete package series \ndocument, add "Logos series product HMEMC application example user guide"  \n3. Modify the power -on sequence diagram in Chapter 3.2  \n2019.01.23  V1.2  1. Update Table 6 - the minimum value of each parameter of the absolute limit \nvoltage of the device;  \n2. Update the fields and description of the table  \n2019.06.03  V1.3  1. Update product feature description;  \n2. FPGA resource quantity entry;  \n3. Update the encapsulation information and user IO quantity entries;  \n4. Delete HSST -related content;  \n5. Hot -swappable DC characteristics table items;  \n6. Update IO DC characteristics related items;  \n7. Update the items related to AC characteristics;  \n8. Update related tab le items of performance parameters under typical working \nconditions  \n9. Supplementary list of abbreviations  \n2019.09.25  V1.4  1. Symbol for unified power supply voltage;  \n2. Updated the fpga product features;  \n3. Updated resource scale, package information, and user IO quantity table items, \nand added PGL25G related information;  \n4. Updated the brief description of ddr, clock and configuration;  \n5. Added the working conditions of PGL25G device;  \n6. Added PGL25G input, output, and input and output IO level standard items;  \n7. Updated lvds performance characteristics and storage interface performance \nparameters  \n2019.12.16  V1.5  1. Modify Table 10, delete VCCEFUSE, VCCIOCFG two lines  \n2. Added the function that PGL12G does not support ROM in the DRM \ndescription  \n2020.01.03  V1.6  1. Modify Table 1 and Table 2  \n2020.03.03  V1.7  1. Modify Table 7 and add attention information  \n2. Modify Tables 18 and 19  \n2020.03.09  V1.8  1. Modify 1.3.2 DRAM description  \n2. Modify the description of 1.3.5 hard core and soft core  \n3. Modify the titles of chapters 3, 4, and 5  \n4. Amendments to Tables 22, 28, 30, 31, 32, 33, and 35  \n5. Modify Figure 2  \n2020.03.26  V1.9  1. Increase the input AC overshoot limit  \n2020.04.23  V2.0  1. Added note (2) to chapter 1.1  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nRevision history  \n3/ 48 2020.08.13  V2.1  1. Added PGL50H data  \n2. MIPI performance indicators  \n2020.10.18  V2.2  1. Add PGL50G data  \n2020.12.10  V2.3  1. Modify Table 47, HSST_FREFCLK indicators  \n2020.03.01  V2.4  1. Add PGL100H data  \n2020.04.07  V2.5  1. Update table 51 data  \n2021.07.12  V2.6  1. Add caption table 8  \n2. Update the hot -swap feature  \n3. Modify Table 11 to increase the voltage range of VCCEFUSE  \n4. Modify Table 35 to increase the minimum value of the setup time and hold \ntime of the falling edge of the slave string  \n5. Delete the HSST_VOUTCMAC indicator in Table 45  \n6. Modify Table 45, the maximum value of HSST_VRCLKPP is 1000mv  \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nTable of contents  \n4/ 48 Table of contents  \n1. LOGOS SERIES FPGA OVERVIEW  ................................ ................................ ................................ .......  10 \n1.1 LOGOS SERIES FPGA  PRODUCT FEATURES  ................................ ................................ ..............................  10 \n1.2 LOGOS SERIES FPGA  RESOURCE SIZE AND PACKAGE INFORMATION  ................................ .............................  12 \n1.3 BRIEF DESCRIPTION OF LOGOS SERIES FPGA  ................................ ................................ ..........................  12 \n1.3.1 CLM  ................................ ................................ ................................ ................................ .......  12 \n1.3.2 DRM  ................................ ................................ ................................ ................................ ...... 13 \n1.3.3 APM  ................................ ................................ ................................ ................................ ...... 13 \n1.3.4 Input/Output  ................................ ................................ ................................ ........................  13 \n1.3.5 Memory Controller System  ................................ ................................ ................................ .. 14 \n1.3.6 ADC  ................................ ................................ ................................ ................................ .......  15 \n1.3.7 Clock resource  ................................ ................................ ................................ ......................  15 \n1.3.8 Configuration  ................................ ................................ ................................ ........................  15 \nLOGOS SERIES FPGA  REFERENCE MATERIALS  ................................ ................................ ..............................  17 \n1.4 LOGOS SERIES FPGA  ORDERING INFORMATION  ................................ ................................ .....................  18 \n2. WORKING CONDITIONS  ................................ ................................ ................................ ....................  19 \n2.1 ABSOLUTE MAXIMUM RATINGS  ................................ ................................ ................................ ..........  19 \n2.3 RECOMMENDED OPERATING CONDITIONS  ................................ ................................ .............................  20 \n2.4 ESD  (HBM,  CDM),  LATCH UP INDICATOR  ................................ ................................ ...........................  21 \n3. DC CHARACTERISTICS  ................................ ................................ ................................ .......................  22 \n3.1 HOT-SOCKETING DC CHARACTERI STICS  ................................ ................................ ................................ . 22 \n3.2 IO INPUT AND OUTPUT DC CHARACTERISTICS  ................................ ................................ .........................  22 \n4. AC CHARACTERISTICS  ................................ ................................ ................................ .......................  27 \n4.1 IO AC CHARACTERISTIC PARAMETERS  ................................ ................................ ................................ ... 27 \n4.2 CLM  AC CHARAC TERISTIC PARAMETERS  ................................ ................................ ................................  31 \n4.3 DRM  AC CHARACTERISTIC PARAMETERS  ................................ ................................ ...............................  32 \n4.4 APM  AC CHARACTERISTIC PARAMETERS  ................................ ................................ ...............................  33 \n4.5PLL  AC CHARACTERISTIC PARAMETERS  ................................ ................................ ................................ .. 34 \n4.6 DQS  AC CHARAC TERISTIC PARAMETERS  ................................ ................................ ................................  34 \n4.7 GLOBAL CLOCK NETWORK AC CHARACTERISTIC PARAMETERS  ................................ ................................ ... 35 \n4.8 REGIONAL CLOCK NETWORK AC CHARACTERISTIC PARAMETERS  ................................ ................................  35 \n4.9 IO CLOCK NETWORK AC CHARACTERISTIC PARAMETERS  ................................ ................................ ...........  35 \n4.10  CONFIGURE AND PROGRAM AC CHARACTERISTIC PARAMETERS  ................................ ................................  35 \n4.10.1 Power -up Timing characteristics  ................................ ................................ ........................  35 \n4.10.2 Communication characteristics of each download mode  ................................ ..................  36 \n5. PERFORMANCE PARAMETERS  ................................ ................................ ................................ ..........  38 \n5.1 LVDS  PERFORMANCE PARAMETERS  ................................ ................................ ................................ ...... 38 \n5.2 MIPI  PERFORMANCE PARAMETERS  ................................ ................................ ................................ ...... 38 \n5.3 STORAGE INTERFACE PERFORMANCE PARAMETERS  ................................ ................................ .................  38 \n5.4 DRM  PERFORMANCE PARAMETERS  ................................ ................................ ................................ ...... 39 \n5.5 APM  PERFORMANCE PARAMETERS  ................................ ................................ ................................ ..... 39 \n6. ADC CHARACTERISTIC PARAMETERS  ................................ ................................ ................................  40 \n7. DEVICE QUIESCENT CURRENT  ................................ ................................ ................................ ..........  41 \n8. HIGH -SPEED SERIAL TRANSCEIVER (HSSTLP) FEATURES  ................................ ................................ .. 42 \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nTable of contents  \n5/ 48 8.2 HSSTLP  HARD CORE ABSOLUTE LIMIT VOLTAGE  ................................ ................................ ......................  42 \n8.2 HSSTLP  HARD CORE RECOMMENDED WORKING CONDITIONS  ................................ ................................ .... 42 \n8.3 HSSTLP  HARD CORE DC CHARACTERISTIC PARAMETERS  ................................ ................................ ...........  43 \n8.4 AC CHARACTERISTICS OF HIGH SPEED SERIAL TRANSCEIVER HSSTLP  ................................ .........................  43 \n9. PCIE HARD CORE FEATURES  ................................ ................................ ................................ .............  47 \nOPERATING PROCEDURES AND PRECAUTIONS  ................................ ................................ ....................  47 \n10. TRANSPORT AND STORAGE  ................................ ................................ ................................ ............  47 \n11. UNPACKING AND INSPECTION  ................................ ................................ ................................ .......  47 \n12. QUALITY ASSURANCE AND  AFTER -SALES SERVICE  ................................ ................................ .........  48 \n13. CONTACTS  ................................ ................................ ................................ ................................ .......  48 \n \n \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n6/ 48 List of tables  \nTable 1 Logos Number of FPGA resources  ................................ ................................ ...............................  12 \nTable 2 Logos FPGA package information and user IO quantity  ................................ .............................  12 \nTable 3 Clock Resources for Logos Series Products  ................................ ................................ .................  15 \nTable 4 Configuration mode  ................................ ................................ ................................ ....................  16 \nTable 5 Logos Series FPGA User Guide Documentation  ................................ ................................ ..........  17 \nTable 6 Description of product quality grades  ................................ ................................ ........................  18 \nTable 7 Absolute Maximum Ratings  ................................ ................................ ................................ ........  19 \nTable 8 IO input AC overshoot voltage limit  ................................ ................................ ............................  19 \nTable 9 Recommended operating conditions for PGL12G and PGL22G  ................................ .................  20 \nTable 10 PGL25G recommended working conditions  ................................ ................................ .............  20 \nTable 11 PGL50G, PGL50H, PGL100H recommended working conditions  ................................ ..............  20 \nTable 12 ESD, Latch -Up indicators  ................................ ................................ ................................ ...........  21 \nTable 13 Hot -swap DC characteristics  ................................ ................................ ................................ ..... 22 \nTable 14 single -ended IO level standard input and output voltage range  ................................ ..............  22 \nTable 15 Single -ended IO level standard output current  ................................ ................................ ........  23 \nTable 16 BANK support description of input IO level standard  ................................ ...............................  24 \nTable 17 Output IO level standard BANK support instructions  ................................ ...............................  24 \nTable 18 BANK support instructions for bidirectional IO level standards  ................................ ...............  25 \nTable 19 Parameter requirements for differential input standards  ................................ ........................  26 \nTable 20 Parameter requirements for differential output standards  ................................ .....................  26 \nTable 21 IOB input and output delay  ................................ ................................ ................................ .......  27 \nTable 22 Ou tput switching characteristics when IOB tri -state is enabled ................................ ...............  28 \nTable 23 IOL Register AC Parameters  ................................ ................................ ................................ ...... 29 \nTable 24 Input Deserializer switch parameters  ................................ ................................ .......................  29 \nTable 25 Output Serializer switch parameters  ................................ ................................ ........................  30 \nTable 26 CLM module AC characteristics  ................................ ................................ ................................ . 31 \nTable 27 DRM Module AC Characteristics  ................................ ................................ ...............................  32 \nTable 28 APM Module AC Characteristics  ................................ ................................ ...............................  33 \nTable 29 PLL AC Characteristics  ................................ ................................ ................................ ...............  34 \nTable 30 DQS AC chara cteristics  ................................ ................................ ................................ ..............  34 \nTable 31 Global Clock Network AC Characteristics  ................................ ................................ ..................  35 \nTable 32 Regional Clock Network AC Characteristics  ................................ ................................ ..............  35 \nTable 33 IO Clock Network AC Characteristics  ................................ ................................ ........................  35 \nTable 34 Power -up Timing characteristic parameters  ................................ ................................ .............  35 \nTable 35 AC characteristics of each download mode supported by Logos series FPGAs  .......................  36 \nTable 36 LVDS performance ................................ ................................ ................................ .....................  38 \nTable 37 MIPI performance  ................................ ................................ ................................ .....................  38 \nTable 38 Storage Interface Performance  ................................ ................................ ................................ . 38 \nTable 39 DRM performance  ................................ ................................ ................................ .....................  39 \nTable 40 APM performance  ................................ ................................ ................................ .....................  39 \nTable 41 ADC hard core features  ................................ ................................ ................................ .............  40 \nTable 42 Quiescent Current  ................................ ................................ ................................ .....................  41 \nTable 43 HSSTLP absolute limit voltage  ................................ ................................ ................................ ... 42 \nTable 44 HSSTLP hard core recommended working conditions  ................................ ..............................  42 \nTable 45 HSSTLP hard core DC characteristics  ................................ ................................ .........................  43 \nTable 46 HSSTLP hard core performance parameters  ................................ ................................ .............  43 List of tables  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n \n7/ 48 Table  47 HSSTLP Hard Reference Clock Switching Characteristics  ................................ ..........................  44 \nTable 48 HSSTLP Hard PLL/Lock Lock Time Characteristics  ................................ ................................ ..... 44 \nTable 49 HSSTLP Hard User Clock Switching Characteristics  ................................ ................................ ... 44 \nTable 50 HSSTLP hard core Transmitter send side switch characteristics  ................................ ...............  45 \nTable 51 HSSTLP hard core Receiver receiving side switch characteristics  ................................ .............  45 \nTable 52 PCIe performance parameters  ................................ ................................ ................................ .. 47 \n \n \n List of tables\n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nList of figures  \n8/ 48 List of figures  \nFigure 1 The numbering content and meaning of the Logos series FPGA product model  .....................  18 \nFigure 2 Device Power -up Timing characteristics  ................................ ................................ ....................  35 \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \nList of acronyms  \n9/ 48 List of acronyms  \n  \nAcronym  Full Spelling   \nCLM  Configurable  logic  Module  \nDRM  Dedicated  RAM  Module  \nAPM  Arithmetic  Process  Module  \nHMEMC  hard  Memory  Controller  \nDDRC  Double  Data  Rate  Controller  \nDDR  Double  Data Rate  \nADC Analog  to Digital  Converter  \nPLLs Phase  Locked  Loop  \nESD Electro  Static  Discharge  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n10/ 48 1. Logos Series FPGA Overview  \nThis article mainly includes Shenzhen Ziguang Tongchuang Electronics Co., Ltd. (hereinafter \nreferred to as Ziguang Tongchuang) Logos series FPGA  The device feature summary description, \nproduct model and resource scale list, AC and DC char acteristics, etc., users can use this article to \nunderstand the characteristics of Logos series FPGA devices, which is convenient for device selection.  \n \n1. LOGOS SERIES FPGA OVERVIEW  \nLogos series programmable logic device is a new low -power, low -cost FPGA product launched by \nShenzhen Ziguang Tongchuang Electronics Co., Ltd. It adopts a completely independent property right \narchitecture and mainstream 40nm process. Logos series FPGA includes innovative configurable logic \nmodule (CLM ), dedicated 18Kb storage unit (DRM ), arithmetic processing unit (APM ), multi -functional \nhigh -performance IO and rich on -chip clock resources and other modules, and integrates a memory \ncontroller (HMEMC ), analog -to-digital conversion module (ADC ) and other hard core resources, \nsupp ort multiple configuration modes, and provide bit stream encryption, device ID (UID) and other \nfunctions to protect user design security. Based on the above characteristics, Logos series FPGA can \nbe widely used in many application fields such as video, ind ustrial control, automotive electronics and \nconsumer electronics.  \n \n1.1 Logos series FPGA product features  \n \n➢ Low cost, low power consumption  \n• Low power consumption, mature 40nm \nCMOS technology  \n• As low as 1.1V core voltage  \n➢ Support multiple standard IO  \n• Up to 308 user IO, support 1.2V , 1.5V , \n1.8V , 2.5V , 3.3V  IO standard  \n• Support HSTL, SSTL storage interface \nstandard  \n• Support MIPI D -PHY interface stand ard \n• Support LVDS  、 MINI -LVDS , SUB-LVDS , \nSLVS (MIPI Two -wire level  standard ), \nTMDS (applied to HDMI , DVI interface) \nand other differential standards  \n• Programmable I/O BUFFER , high -\nperformance IO LOGIC  \n➢ Flexible Programmable Logic Module \nCLM  \n• LUT5 logical structure  \n• Each CLM contains 4 multi -function LUT5, 6 registers  \n• Supports fast arithmetic carry logic  \n• Support distributed RAM model  \n• Support for cascading chains  \n➢ DRM that supports multiple read and write \nmod es \n• Single DRM Provides 18Kb Storage space, \nconfigurable as 2 independent 9Kb storage \nblocks  \n• Support multiple working modes, including \nsingle -port (SP) RAM , dual -port (DP) RAM , \nsimple dual - port (SDP) RAM , ROM and FIFO \nmode  \n• Dual-port RAM and simple dual -port RAM \nSupport dual port mixed data bit width  \n• Support Normal -Write , Transparent -Write  \nand Read -before -Write (1) write mode  \n• Support Byte -Write Function   \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n11/ 48 1. Logos Series FPGA Overview  \n➢ Efficient Arithmetic Processing Unit \nAPM  \n• Each APM supports one 18*18 \noperation or two 9*9 operations  \n• Support input and output registers  \n• Support 48bit accumulator  \n• Support "Signed" and "Unsigned" data \noperation  \n➢ Integrated memory controller hard core \nHMEMC  \n• Support DDR2 , DDR3 , LPDDR  \n• Single HMEMC Support x8 , x16 data \nbit width  \n• Support standard AXI4 bus protocol  \n• Support DDR3 write leveling and DQS \ngate training  \n• DDR3 Maximum rate up to 800Mbps  \n➢ Integrated ADC hard core  \n• 10bit Resolution, 1MSPS (independent \nADC opera tion) sampling rate  \n• Up to 12 input channels  \n• Integrated temperature sensor  \n➢ Rich  clock resources  \n• Support 3 types of clock network, \nflexible configuration  \n• Region -based global clock network  \n• Each area has 4 regional clocks, \nsupporting vertical cascading  • High -speed I/O Clock, support IO clock \nfrequency division  \n• Optional Data Address Latch, Output Register  \n• Integrated multiple PLLs, each PLL supports up \nto 5 clock outputs  \n➢ Flexible configuration  \n• Supports multipl e programming modes  \n• JTAG mode conforms to IEEE 1149 and IEEE  \n• 1532 standard  \n• Master SPI Optional up to 8bit Data bit width , \neffectively improve programming speed  \n• Support BPI x8/x16 , Serial slave , Parallel slave \nmode  \n• Support AES -256bit stream encryption (2), \nsupport 64bit UID protection  \n• Support SEUs Error detection and correction  \n• Support multi -version bitstream fallback \nfunction  \n• Support watchdog timeout detection  \n• Support programming download  \n• Support online debugging  \n \n \n \nNote (1): It is not supported to configure two ports \nas Read -before -Write at the same time  \npattern  \nNote (2): PGL25G Does not support AES-256 bit \nstream encryption  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n 12/ 48 1. Logos Series FPGA Overview  \n \n1.2 Logos series FPGA resource size and package information  \n \nTable 1 and Table 2 show the resource scale and package information of Logos series FPGAs.  \nTable 1 Logos Number of FPGA resources  \n \nDevice  CLM 1,2 18Kb \nDRM  \n APM  \n PLLs  \n ADC  \n HME MC  \n MAX \nUSER \nIO \n HSST \nLANE  SD \nRAM  LUT5  \n Eq \nLUT4  \n FF \n Distributed \nRAM  \n(bits ) \nPGL12G  10400  12480  15600  84480  30 20 4 1 0 160 0 0 \nPGL22G  17536  21043  26304  71040  48 30 6 1 2 240 0 0 \nPGL22GS 3 17536  21043  26304  71040  48 30 6 0 0 140 0 0 \nPGL25G  22560  27072  33840  242176  60 40 4 0 0 308 0 0 \nPGL50G  42800  51360  64200  544000  134 84 5 0 0 341 0 0 \nPGL50H  42800  51360  64200  544000  134 84 5 0 0 304 4 0 \nPGL100H  85392  102470  128088  1013504  286 188 8 0 0 498 8 0 \nNote 1: Each CLM contains 4 multi -function LUT5 and 6 registers; each multi -function LUT5 is \nequivalent to 1.2 LUT4  \nNote 2: The CLM in the chip includes CLMA and CLMS, and only CLMS can be configured as \nDistributed RAM.  \nNote 3: PGL22GS -176 contains a maximum of 140 IOs, including 68 pairs of differential pairs and \n4 single -ended IOs; MAX USER IO 140 means off -chip . \nTable 2 Logos FPGA package information and user IO quantity  \nPackage  FBG256  FBG484  FBG900  MBG484  MBG324  LPG176  LPG144  \nDimensions \n(mm) 17×17  23×23  31×31  19×19  15×15  22x22  22x22  \nPitch (mm) 1.0 1.0 1.0 0.8 0.8 0.4 0.5 \ndevice  User  IO User  IO User  IO User  IO User  IO User  IO User  IO \nPGL12G  160 - - - - - 103 \nPGL22G  186 - - - 240 - - \nPGL22GS  - - - - - 140 - \nPGL25G  186 308 - - 226 - - \nPGL50G  - 332 - 341 218 - - \nPGL50H  - 296 - 304 190 - - \nPGL100H  - - 498 - - - - \n \n1.3 Brief description of Logos series FPGA  \n1.3.1 CLM  \n \nCLM (Configurable Logic Module) is the basic logic unit of Logos series products. It is mainly \ncomposed of multi -function LUT5, registers and extended function selectors. CLM is distributed in \ncolumns in the Logos series products, and has two forms: CLMA and CLMS. Both CLMA and CLMS \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n13/ 48 1. Logos Series FPGA Overview  \nsupport logic functions, arithmetic functions, and register functions, and only CLMS supports \ndistributed RAM functions. Between CLM and CLM, and between CLM and other on -chip resources are \nconnected through signal interconnection modules . \nEach CLMA includes 4 LUT5s , 6 registers, multiple extended function selectors, and 4 independent \ncascade chains, etc.  \nCLMS is an extension of CLMA, which adds support for distributed RAM on the basis of supporting \nall functions of CLMA. CLMS can be configured as single -port RAM or simple dual -port RAM.  \n \n1.3.2 DRM  \nA single DRM has 18K bits storage unit, which can be independently configured with two 9K bits \nor one 18K bit    It supports multiple working modes , including dual -port RAM , simple dual -port RAM , \nsingle -port RAM or ROM mode, and FIFO mode. DRM supports configurable data bit width, and \nsupports dual -port mixed data bit width in DP RAM and SDP RAM modes. For PGL12G , ROM is not \nsupported    For detailed DRM usage, please refer t o " Logos Series FPGA Dedicated RAM Module (DRM ) \nUser Guide".  \n \n1.3.3 APM  \nEach APM is composed of I/O Unit, Preadder, Mult and Postadder functional units, and supports \neach level of register pipeline. Each APM can realize one 18*18 multiplier or two 9*9 mul tipliers, and \nsupports pre -add function; it can realize one 48bit accumulator or two 24bit accumulators. The APMs \nof Logos FPGAs support cascading for filter and high bit -width multiplier applications.  \n \n1.3.4 Input/Output  \nIOBs  \nThe IO of Logos FPGA is dist ributed according to Bank, and each Bank is powered by an \nindependent IO power supply. The IO is flexible and configurable, supporting 1.2V~3.3V power supply \nvoltage and different single -ended and differential interface standards to suit different applicat ion \nscenarios. All user IOs are bidirectional, including IBUF, OBUF and tri -state control TBUF. The IOB \nfunction of Logos FPGA is powerful, and it can flexibly configure interface standards, output drivers, \nSlew Rate, input hysteresis, etc. For detailed IO  characteristics and usage methods, please refer to \n"Logos Series FPGA Input and Output Interface (IO) User Guide".  \nIOL \nThe IOL module is located between the IOB and the core, and manages the signals to be input and \noutput to the FPGA Core.  \nIOL supports va rious high -speed interfaces. In addition to supporting direct data input and output \nand IO register input and output modes, it also supports the following functions:  \n➢ ISERDES : For high -speed interfaces, it supports 1:2 ; 1:4 ; 1:7 ; 1:8 input serial -to-parallel \nconverters.  \n➢ OSERDES : For high -speed interfaces, it supports 2:1 ; 4:1 ; 7:1 ; 8:1 output parallel -serial \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n14/ 48 1. Logos Series FPGA Overview  \nconverters.  \n➢ The built -in IO delay function can adjust the input / output delay dynamically or statically.  \n➢ The built -in input FIFO is mainly used to complete the clock domain conversion from the \nexternal discontinuous DQS (for DDR memory interface) to the internal continuous clock \nand the phase difference compensation between the sampling clock and the internal clock \nin some special Gene ric DDR applications.  \n \n1.3.5 Memory Controller System  \n \nPGL DDR Memory Controller System provides users with a complete DDR memory controller \nsolution with flexible configuration.  \nPGL22G integrates HMEMC and has the following features:  \n➢ Support LPDDR , DDR2 , DDR3  \n➢ Support x8, x16 Memory Device  \n➢ Support standard AXI4 bus protocol (burst type does not support fixed ) \n➢ A total of three AXI4 Host port, 1 128bit , 2 64bit  \n➢ Support AXI4 Read Reordering  \n➢ Support BANK Management  \n➢ Support Low power Mode , Self_refresh , Power down , Deep power down  \n➢ Support Bypass DDRC , support Bypass HMEMC  \n➢ Support DDR3 Write Leveling and DQS Gate Training  \n➢ DDR3 up to 800 Mbps  \nPGL12G , PGL25G , PGL50G , PGL50H , PGL100H can only use soft core to realize DDR Memory \ncontrol has the f ollowing characteristics:  \n➢ Support DDR3  \n➢ Support x8, x16 Memory Device  \n➢ The maximum bit width supports 16 bit  \n➢ AXI4 bus protocol that supports tailoring  \n➢ AXI4 128bit Host port  \n➢ Support Self_refresh , Power down  \n➢ Support Bypass DDRC  \n➢ Support DDR3 Write Leveling and DQS Gate Training  \n➢ DDR3 up to 800 Mbps  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n15/ 48 1. Logos Series FP GA Overview  \n1.3.6 ADC  \nThe resolution of each ADC is 10bit, the sampling rate is 1MSPS, and there are 12 Channels, of \nwhich 10 Analog Inputs are multiplexed with GPIO, and the other 2 use dedicated analog input pins. \nThe scanning mode of the 12 Channels is completely controlled flexibly by the FPGA, and the user can \ndecide through User Logic that finally several Channels will share the ADC sampling rate of 1MSPS.  \nThe ADC provides on -chip voltage and temperature monitori ng. Can detect VCC, VCCAUX, VDDM \n(internal LDO output voltage); see Table 40 for detailed characteristic parameters.  \n \n1.3.7 C lock resource  \n \nLogos series products are divided into different number of regions, pr oviding rich on -chip clock \nresources, including PLL and three types of clock networks: global clock, regional clock, I/O clock. \nCompared with other clocks, the IO clock has the characteristics of high frequency, small clock skew , \nand small delay time. See Table 3 for clock resources    \n \nTable 3 Clock Resources for Logos Series Products  \nPARAMETER  PGL12G  PGL22G  PGL25G  PGL50H  \nPGL50G  PGL100H  \nNumber of regions  4 6 4 6 10 \nNumber of global clocks  20 20 20 30 30 \nNumber of global clocks \nsupported per region  16 12 16 16 16 \nNumber of local clocks \nsupported per region  4 4 4 4 4 \nNumber of IO BANKs  4 6 4 4 6 \nEach IO BANK supports \nthe number of IO clocks  2 2 4 BANK0/2 : 4 \nBANK1/3 : 6 BANK0/2 : 4 \nBANK1/3 : 10 \nTotal IO clocks  8 12 16 20 28 \nNumber of PLLs  4 6 4 5 8 \n \nLogos FPGA embeds multiple PLLs , each PLL has up to 5 clock outputs , supports frequency \nsynthesis, phase adjustment, dynamic configuration , source synchronization, zero -delay buffering and \nother modes, in addition, PLL supports Power Down , if in a certain period If the PLL is not used for a \ncertain period of time , the user can turn off the PLL to reduce power consumption.  \nIn order to improve clock performance, Logos FPGA also provides CLK - related special IOs , \nincluding four types: clock input pins , PLL reference clock input pins, PLL feedback input clock pins, and \nPLL clock output pins. Compared with ordinary IOs , using these clock input / ou tput pins can avoid the \ninterference caused by ordinary routing resources, thereby obtaining better clock performance. When \nnot used as clock input / output, these clock pins can be used as ordinary IO    For details about the \nspecific use of the clock, see  " Logos Series FPGA Clock Resource (Clock ) User Guide".  \n \n1.3.8 C onfiguration  \nConfiguration is the process of programming the FPGA. Logos FPGA uses SRAM unit to store \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n16/ 48 1. Logos Series FPGA Overview  \nconfiguration data, which needs to be reconfigured every time it is powered on; configuration data \ncan be actively obtained by the chip from an external flash, or downloaded to the chip through an \nexternal processor or controller.  \nLogos FPGA supports multiple configuration modes, including JTAG mode, SPI Master mode, SPI \nSlave mode, P arallel Slave mode, Serial Slave mode and Master BPI mode. The configuration modes \nsupported by each device are listed in Table 4 below.  \nTable 4 Configuration mode  \nModel  Data \nwidth  PGL12G  PGL22G  PGL22GS  PGL25G  PGL50H  \nPGL50G  PGL  \n100H  \nLPG144  FBG 256  FBG 256  MBG 324  LPG176  FBG256  \nMBG324 \nFBG484  FBG484  \nMBG484 \nMBG324  FBG900  \nJTAG  1 support  support  support  support  support  support  support  support  \nSPI \nMaster  1 not support  support  support  support  support  support  support  support  \n2 not support  support  support  support  support  support  support  support  \n4 not support  support  support  support  support  support  support  support  \n8 not support  support  support  support  support  not support  not support  not support  \nSPI Slave  1 support  support  support  support  not support  not support  not support  not support  \nParallel \nSlave  8 support  support  support  support  not support  support  support  support  \n16 support  support  support  support  not support  support  support  support  \n32 support  support  not support  support  not support  not support  not support  not support  \nSerial  \nSlave  1 support  support  suppo rt support  not support  support  support  support  \nBPI \nMaster  8 \n(async )  \nnot support   \nnot support   \nnot support   \nsupport   \nnot support   \nsupport   \nsupport   \nsupport  \n16 \n(async )  \nnot support   \nnot support   \nnot support   \nsupport   \nnot support   \nsupport   \nsupport   \nsupport  \n16 \n(sync)  \nnot support   \nnot support   \nnot support   \nsupport   \nnot support   \nnot support   \nnot support   \nnot support  \n \nThe configuration related functions of Logos FPGA are as follows:  \n➢ Support configuration data stream compression, which can effectively reduce bit stream \nsize, saving storage space and programming time  \n➢ Support via JTAG interface, SEU from parallel interface  1 bit Error correction and 2bit error \ndetection  \n➢ Support watchdog timeout detection function  \n➢ In main BPI/ master SPI In mode, support configuration bit stream version rollback function  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n17/ 48 1. Logos Series FPGA Overview  \nTo protect user designs, Logos FPGAs also provide UID functionality. Each FPGA device has a \ncorresponding unique number, which has been uniquely determined when the device leaves the \nfactory. Users can read through the UID interface and JTAG interface, and after processing with their \nown unique encryption alg orithm, the result will be incorporated into the programming data stream. \nAfter reloading the data flow every time, the FPGA enters the user mode, and the user logic will first \nread the UID and process it with the user\'s unique encryption algorithm, and th en compare it with the \nresult in the previous programming data flow. If there is a difference, the FPGA cannot work normally.  \n \nLogos Series FPGA Reference Materials  \nSection 1.3 briefly describes each module of Logos FPGA, as well as the  clock and configuration \nsystem. For detailed information about the corresponding modules, please refer to the user guide \ndocuments related to Logos FPGA, as shown in Table 5 below.    \nTable 5 Logos Series FPGA User Guide Documentation  \nDocumen\nt number  File name  Document content  \nUG020001  "Logos Series FPGA Configurable Logic Module \n(CLM ) User Guide"  Logos series FPGA configurable logic module function \ndescription  \nUG020002  "Logos Series FPGA Dedicated RAM Module \n(DRM ) User Guide"  Logos series FPGA dedicated RAM module  \nUG020003  "Logos Series FPGA Arithmetic Processing \nModule (APM ) User Guide"  Logos series FPGA arithmetic processing module function \ndescription  \n \nUG020004  "Logos Series FPGA Clock Resource (Clock ) \nUser Guide"  Logos series FPGA clock resources, including PLL function \nand usage description  \n \nUG020005  "Logos Series FPGA Configuration \n(configuration ) User Guide"  Logos series FPGA configuration interface, configuration \nmode, configuration process, etc.  \n \nUG020006  "Logos Series FPGA Input and Output Interface \n(IO) User Guide"  Logos series FPGA input and output interface function \ndescription  \nUG020009  "Logos Series FPGA Analog -to-Digital \nConversion Module (ADC ) User Guide"  Logos series FPGA analog -to-digital converter function \ndescription  \nUG020011  "Logos Series Products HMEMC Application \nExample User Guide"  Logos series FPGA storage control system  \nUG020013  “Logos Family FPGA High - Speed Serial \nTransceiver (HSST ) User Guide  Logos Series FPGA High Speed Serial Transceiver \nApplication Description  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n18/ 48 1. Logos Series FPGA Overview  \n \n1.4 Logos Series FPGA Ordering Information  \n \nFigure 1 shows the numbering content and meaning of Logos series FPGA product models.  \n \nFigure 1  The numbering content and meaning of the Logos series FPGA product model  \nThe description of product quality grades is shown in Table 6 below.  \nTable 6 Description of product quality grades  \n \nPRODUCT SERIES   \nDEVICE  SPEED GRADES AND TEMPERATURE RANGES  \nCOMMERCIAL (C) \n0°C  TO 85°C  INDUSTRIAL (I) \n-40°C  TO 100°C  \n \n \nLogos  PGL12G  - 6C - 6I \nPGL22G  - 6C - 6I \nPGL25G  - 6C - 6I \nPGL50G  - 6C - 6I \nPGL50H  - 6C - 6I \nPGL100H  - 6C - 6I \n\n DS02001 Logos Series FPGA Device Data Sheet 2.6   \n 19/ 48 2. Working conditions  \n2. WORKING CONDITIONS  \n2.1 Absolute Maximum Ratings  \nTable 7 Absolute Maximum Ratings  \nSYMBOL  DESCRIPTION  MINIMUM  MAXIMUM  UNITS  \nVCC Core supply voltage  - 0.16  1.32  V \nVCCAUX  Auxiliary power supply voltage (for IOB, LDO , etc.) - 0.16  3.63  V \nVCCAUX_A  Auxiliary supply voltage (for ADC , POR , Bandgap , etc.) - 0.16  3.63  V \nVCCIO  BANK IO supply voltage  - 0.16  3.63  V \nVCCEFUSE  Efuse programming voltage  - 0.16  3.63  V \nVCCIOCFG  BANKCFG supply voltage  - 0.16  3.63  V \nV I DC input voltage  - 0.16  3.63  V \nNote: Stresses above extreme ratings may cause permanent damage to the device. Operation at \nthe rated values will not damage the device, but does not imply that the device will function properly \nat these limits. Devices work under extreme conditions for a long time, which will seriously affect the \nreliability of the device.  \n \n2.2 Input AC overshoot limit value  \nTable 8 IO input AC overshoot voltage limit  \nINPUT  PIN OVERSHOOT \nVOLTAGE  SPECIFICATION  TEMPERATURE  CONDITION  LIMIT VALUE  UNIT  \nI/O input \nvoltage, with \nrespect to \nground  OVERSHOOT  industry  100 °C  DC 4.02  V \n55% 4.07  V \n30% 4.12  V \n17% 4.17  V \n9.5%  4.22  V \n5.5%  4.27  V \n3.1%  4.32  V \n1.7%  4.37  V \n1.0%  4.42  V \n0.5%  4.47  V \n0.3%  4.52  V \n0.2%  4.57  V \n0.1%  4.62  V \nUNDERSHOOT  industry  100 °C  DC - 0.16  V \n72% - 0.21  V \n55% - 0.26  V \n40% -0.31  V \n30% - 0.36  V \n22% - 0.41  V \n17% - 0.46  V \n12% - 0.51  V \n10% - 0.56  V \n8% - 0.61  V \n6% - 0.66  V \n4% - 0.71  V \n3% - 0.76  V \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n20/ 48 2. Worki ng conditions  \n2.3 Recommended Operating Conditions  \nTable 9 Recommended operating conditions for PGL12G and PGL22G  \nSymbol Description  Minimum  Typical Maximum  Units \nVCC Core supply voltage  1.045  1.1 1.155  V \nVCCAUX  Auxiliary power supply voltage (for IOB, \nLDO, etc.)  3.135  3.3 3.465  V \nVCCAUX_A  Auxiliary supply voltage (for ADC, POR, \nBandgap, etc.)  3.135  3.3 3.465  V \nVCCIO  BANK IO supply voltage  1.14  - - 3.465  V \nVCCEFUSE  Efuse programming voltage  3.135  3.3 3.465  V \nVCCIOCFG  BANKCFG supply voltage  1.425  - - 3.465  V \nTJ (commercial \ngrade)  Commercial Grade Chip Operating \nTemperature  0 - - 85 ℃ \nTJ (industrial \ngrade)  Industrial grade chip operating \ntemperature  - 40 - - 100 ℃ \nNote: The recommended operating voltage is within ± 5 % of the typical operating voltage    \nTable 10 PGL25G recommended working conditions  \nSymbol Description  Minimum  Typical Maximum  Units \nVCC Core supply voltage  1.14  1.2 1.26  V \nVCCAUX  Auxiliary power supply voltage, including \nBANK configuration voltage, Efuse  \nprogramming voltage , etc. 3.135  3.3 3.465  V \nVCCIO  BANK IO supply voltage  1.14  - - 3.465  V \nTJ (commercial \ngrade ) Commercial Grade Chip Operating \nTemperature  0 - - 85 ℃ \nTJ (industrial \ngrade ) Industrial grade chip operating temperature  - 40 - - 100 ℃ \nNote: The recommended operating voltage is within ± 5 % of the typical operating voltage    \nTable 11 PGL50G, PGL50H, PGL100H recommended working conditions  \nSymbol Description  Minimum  Typical Maximum  Units \nVCC Core supply voltage  1.14  1.2 1.26  V \nVCCAUX  auxiliary supply voltage,  \nContains BANK \nconfiguration voltage , etc. VCCAUX=3.3V  3.135  3.3 3.465  V \nVCCAUX=2.5V  2.375  2.5 2.625  V \nVCCIO  BANK IO supply voltage  1.14  - - 3.465  V \nVCCEFUSE  Efuse programming voltage  3.135  3.3 3.465  V \nTJ (commercial \ngrade ) Commercial Grade Chip Operating \nTemperature  0 - - 85 ℃ \nTJ (industrial \ngrade ) Industrial grade chip operating temperature  - 40 - - 100 ℃ \nNote: The recommended operating voltage is within ± 5 % of the typical operating voltage    \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n21/ 48 2. Working conditions  \n2.4 ESD (HBM , CDM ), Latch Up indicator  \nTable 12 ESD , Latch -Up indicators  \nHuman Body Model (HBM ) Charge Device Model (CDM ) Latch - up \n±2000V  ± 500V  ± 100mA  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n22/ 48 3. DC characteristics  \n3. DC CHARACTERISTICS  \n3.1 Hot -Socketing DC characteristics  \nTable 13 Hot -swap DC characteristics  \nSymbol  Description  Condition (clamp function \noff) Min  Typ  Max  note  \nIDK Maximum \nLeakage \nCurrent  –0.5V < V IN < VCCIO MAX \n0V < VCC < VCC (max),  \n0V < VCCIO < VCCIO (max),  \n0V < VCCAUX < VCCAUX  \n(max)  - - +/- 1mA  each pad  \nNote 1: Vtp is the absolute value of the threshold voltage of the PMOS  \n \n3.2 IO input and output DC characteristics  \n \nThe standard input and output voltage ranges of each single -ended IO level are shown in Table 14.  \nTable 14 single -ended IO level standard input and output voltage range  \n \nSingle -ended \nIO VIL(V) VIH(V) VOL (V) VOH(V) \nmin  max  min  max  max  min  \nLVTLL33 \nLVCMOS33  - 0.3 0.8 2 3.465  0.4 VCCIO -0.4 \nLVCMOS25  - 0.3 0.7 1.7 3.465  0.4 VCCIO -0.4 \nLVCMOS18  - 0.3 0.35VCCIO  0.65VCCIO  3.465  0.4 VCCIO -0.4 \nLVCMOS15  - 0.3 0.35VCCIO  0.65VCCIO  3.465  0.4 VCCIO_0.4  \nLVCMOS12  - 0.3 0.35VCCIO  0.65VCCIO  3.465  0.4 VCCIO -0.4 \nSSTL25_I  - 0.3 VREF  - 0.18 VREF  +0.18  3.465  0.54  VCCIO - 0.62  \nSSTL25_II  - 0.3 VREF  - 0.18 VREF  +0.18  3.465  0.35  VCCIO - 0.43  \nSSTL18_I  - 0.3 VREF  - 0.125  VREF  +0.125  3.465  0. 4 VCCIO -0.4 \nSSTL18_II  - 0.3 VREF  - 0.125  VREF  +0.125  3.465  0.28  VCCIO - 0.28  \nSSTL15_I  \nSSTL15_I  _DCI  - 0.3 VREF - 0.1 VREF+0.1  3.465  0.31  VCCIO - 0.31  \nSSTL15_II \nSSTL15_II_DCI  - 0.3 VREF - 0.1 VREF+0.1  3.465  0.31  VCCIO - 0.31  \nHSTL18_I  - 0.3 VREF - 0.1 VREF+0.1  3.465  0. 4 VCCIO -0.4 \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n23/ 48 3. DC characteristics  \nHSTL18_II  - 0.3 VREF - 0.1 VREF+0.1  3.465  0. 4 VCCIO -0.4 \nHSTL15_I \nHSTL15_I_DCI  - 0.3 VREF - 0.1 VREF+0.1  3.465  0. 4 VCCIO -0.4 \nNote: Only PGL22G supports DCI \n \nThe standard output current of each single -ended IO level is shown in the table below.  \nTable 15 Single -ended IO level standard output current  \nSingle -ended \nIO IOL(mA)  IOH(mA)  VREF(V) VTT(V) \n \nLVTTL \nLVCMOS33  4 - 4 - - \n8 - 8 - - \n12 -12 - - \n16 -16 - - \n24 -24 - - \n \nLVCMOS25  4 - 4 - - \n8 - 8 - - \n12 -12 - - \n16 -16 - - \n \nLVCMOS18  4 - 4 - - \n8 - 8 - - \n12 -12 - - \nLVCMOS15  4 - 4 - - \n8 - 8 - - \nLVCMOS12  2 - 2 - - \n6 - 6 - - \nSSTL25_I   \n8.1  \n-8.1 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nSSTL25_II   \n16.2  \n- 16.2 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nSSTL18_I   \n6.7  \n-6.7 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nSSTL18_II   \n13.4  \n- 13.4 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nSSTL15_I \nSSTL15_I_DCI   \n7.5  \n-7.5 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nSSTL15_II \nSSTL15_II_DCI   \n8.8  \n-8.8 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nHSTL18_I   \n8  \n- 8 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nHSTL18_II   \n16  \n-16 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nHSTL15_I \nHSTL15_I_DCI   \n8  \n- 8 0.45VCCIO  \n0.5VCCIO  \n0.55VCCIO  0.5VCCIO  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n24/ 48 3. DC characteristics  \nNote: Only PGL22G supports DCI, PGL22GS_LPG176 L0 BANK does not support all level standards \nusing VREF    \n \n \nTable 16 BANK support description of input IO level standard  \n \nenter \nmodel  \nIO standard  Device  \nPGL22G  PGL12G  PGL25G/PGL50G  \n/PGL50H  PGL100H  \nBANKL0, \nBANKL1, \nBANKL2  BANKR0, \nBANKR1, \nBANKR2  BANKL0, \nBANKL1  BANKR0, \nBANKR1  BANK0, \nBANK2  BANK1, \nBANK3  BANK0, \nBANK2  BANK1 \nBANK3 \nBANK4  \nBANK5  single ended  LVCMOS12 \nLVCMOS15 \nLVCMOS18 \nLVCMOS25 \nLVCMOS33 \nSSTL15_I \nSSTL15_II \nSSLT18_I \nSSTL18_II  \nSSTL25_I \nSSTL25_II   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport  \nSSTL15_I_DCI \nSSTL15_II_DCI \nHSTL15_I_DCI  support  support  not support  not support  not support  not support  not support  not support  differential LVPECL33 \nLVDS25 \nSLVS  \nMINI -LVDS \nSUB -LVDS \nTMDS  \nRSDS  \nPPDS  \nTMDS \nSSTL15D_I \nSSTL15D_II \nHSTL15D_I  \nMIPI   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport  \nSSTL15D_I_DCI \nSSTL15D_II_DCI \nHSTL15D_I_DCI  support  support  not support  not support  not support  not support  not support  not support  \n \n \nTable 17 Output IO level standard BANK support instructions  output \nmodel  \nIO standard  Device  \nPGL22G  PGL12G  PGL25G/PGL50G\n/ \nPGL50H  PGL100H  \nBANKL0, \nBANKL1, \nBANKL2  BANKR0, \nBANKR1, \nBANKR2  BANKL0, \nBANKL1  BANKR0, \nBANKR1  BANK0, \nBANK2  BANK1, \nBANK3  BANK0, \nBANK2  BANK1 \nBANK3 \nBANK4  \nBANK5  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n25/ 48 3. DC characteristics  single ended  LVCMOS12 \nLVCMOS15 \nLVCMOS18 \nLVCMOS25 \nLVCMOS33 \nSSTL15_I \nSSTL15_II \nSSLT18_I  \nSSTL18_II \nSSTL25_I \nSSTL25_II   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport  \nSSTL15_I_DCI \nSSTL15_II_DCI \nHSTL15_I_DCI  support  support  not support  not support  not \nsupport  not \nsupport  not support  not \nsupport  Differential  LVDS25 SLVS  \nMINI - LVDS  \nSUB-LVDS TMDS   \nsupport   \nsupport   \nnot support   \nsupport   \nsupport   \nnot \nsupport   \nsupport   \nnot \nsupport  class difference   \nPPDS RSDS \nLVPECL33   \n \nsupport   \n \nsupport   \n \nsupport   \n \nsupport   \n \nsupport   \n \nsupport   \n \nsupport   \n \nsupport  \n \nTable 18 BANK support instructions for bidirectional IO level standards  TWO -WAY  \nMODEL  \nIO standard  Device  \nPGL22G  PGL12G  PGL25G/PGL50G\n/ \nPGL50H  PGL  \n100H  \nBANKL0, \nBANKL1, \nBANKL2  BANKR0, \nBANKR1, \nBANKR2  BANKL0, \nBANKL1  BANKR0, \nBANKR1  BANK0, \nBANK2  BANK1, \nBANK3  BANK0, \nBANK2  BANK1 \nBANK3 \nBANK4  \nBANK5  SINGLE ENDED  LVCMOS12 \nLVCMOS15 \nLVCMOS18 \nLVCMOS25 \nLVCMOS33 \nSSTL15_I SSTL15_II \nSSTL18_I SSTL18_II \nSSTL25_I  \nSSTL25_II   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport   \n \n \n \nsupport  \nSSTL15_I_DCI \nSSTL15_II_DCI \nHSTL15_I_DCI  support  support  not support  not support  not support  not \nsupport  not \nsupport  not \nsupport  DIFFEREN\nTIAL  LVDS25 MINI -LVDS \nSUB-LVDS  \nSLVS TMDS   \nnot support   \nnot support   \nnot support   \nnot support   \nnot support   \nnot \nsupport   \nnot \nsupport   \nnot \nsupport  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n26/ 48 3. DC charac teristics  CLASS DIFFERENCE  SSTL15D_I \nSSTL15D_II \nHSTL15D_I \nSSTL18D_I  \nSSTL18D_II \nSSTL25D_I \nSSTL25D_II \nLVPECL33 PPDS  \nRSDS   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport   \n \n \n \n \nsupport  \nSSTL15D_I_DCI \nSSTL15D_II_DCI \nHSTL15D_I_DCI  support  support  not support  not support  not support  not \nsupport  not \nsupport  not \nsupport  \nThe main electrical characteristic parameters of the differential IO level standard are defined as \nshown in the figure below, and the input and output voltage ranges are shown in Table 19 and Table \n20. \n \nDifferential electric characteristic parameters  \n \nTable 19 Parameter requirements for differential input standards  \n \nSTANDARD  VICM VID \nINPUT COMMON MODE LEVEL (V) INPUT DIFFERENTIAL MODE LEVEL (V) \nMIN TYPE  MAX  MIN TYPE  MAX  \nLVDS25  0.5 1.2 1.9 0.1 0.35  0.5 \nMINI - LVDS  0.4 - - 1.9 0.2 0.4 0.6 \nSUB- LVDS  0.6 0.9 1.2 0.08  0.1 0.2 \nSLVS  0.07  - - 0.3 0.08  - - 0.46  \nLVPECL33  0.5 - - 1.9 0.3 - - 1.1 \n \nTable 20 Parameter requirements for differential output standards  \n \nSTANDARD  VOCM VOD \nOUTPUT COMMON MODE LEVEL (V) OUTPUT DIFFERENTIAL MODE LEVEL (V) \nMIN TYPE  MAX  MIN TYPE  MAX  \nLVDS25  1 1.2\n5 1.4 0.2\n5 0.3\n5 0.4\n5 \nMINI - LVDS  1 1.2 1.4 0.3 - - 0.6 \nSUB-LVDS  0.8 0.9 1 0.1 0.1\n5 0.2 \nSLVS  0.15 0.2 0.25 0.1\n4 0.2 0.2\n7 \n \n\nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n27/ 48 4. AC characteristics  \n4. AC CHARACTERISTICS  \nThis chapter mainly lists the AC characteristics of each logic unit of Logos series FPGA under typical \nworking conditions.  \n4.1 IO AC characteristic parameters  \nThe switching characteristics of the IOB are shown in Table 21.  \nTable 21 IOB inpu t and output delay  \nI/O  STANDARD  TIOPI TIOOP   TIOTP UNIT  \n- 6 - 6 - 6  \nLVTTL , 4mA , Slow  1.50 2.86 2.86 ns \nLVTTL , 8mA , Slow  1.50 2.76 2.76 ns \nLVTTL , 12mA , Slow  1.50 2.66 2.66 ns \nLVTTL , 16mA , Slow  1.50 2.56 2.56 ns \nLVTTL , 24mA , Slow  1.50 2.46 2.46 ns \nLVTTL , 4mA , Fast 1.50 2.80 2.80 ns \nLVTTL , 8mA , Fast 1.50 2.70 2.70 ns \nLVTTL , 12mA , Fast 1.50 2.60 2.60 ns \nLVTTL , 16mA , Fast 1.50 2.50 2.50 ns \nLVTTL , 24mA , Fast 1.50 2.40 2.40 ns \nLVCMOS33 , 4mA , Slow  1.50 2.86 2.86 ns \nLVCMOS33 , 8mA , Slow  1.50 2.76 2.76 ns \nLVCMOS33 , 12mA , Slow  1.50 2.66 2.66 ns \nLVCMOS33 , 16mA , Slow  1.50 2.56 2.56 ns \nLVCMOS33 , 24mA , Slow  1.50 2.46 2.46 ns \nLVCMOS33 , 4mA , Fast 1.50 2.80 2.80 ns \nLVCMOS33 , 8mA , Fast 1.50 2.70 2.70 ns \nLVCMOS33 , 12mA , Fast 1.50 2.60 2.60 ns \nLVCMOS33 , 16mA , Fast 1.50 2.50 2.50 ns \nLVCMOS33 , 24mA , Fast 1.50 2.40 2.40 ns \nLVCMOS25 , 4mA , Slow  1.80 2.96 2.96 ns \nLVCMOS25 , 8mA , Slow  1.80 2.86 2.86 ns \nLVCMOS25 , 12mA , Slow  1.80 2.76 2.76 ns \nLVCMOS25 , 16mA , Slow  1.80 2.66 2.66 ns \nLVCMOS25 , 4mA , Fast 1.80 2.90 2.90 ns \nLVCMOS25 , 8mA , Fast 1.80 2.80 2.80 ns \nLVCMOS25 , 12mA , Fast 1.80 2.70 2.70 ns \nLVCMOS25 , 16mA , Fast 1.80 2.60 2.60 ns \nLVCMOS18 , 4mA , Slow  2.90 3.26 3.26 ns \nLVCMOS18 , 8mA , Slow  2.90 3.06 3.06 ns \nLVCMOS18 , 12mA , Slow  2.90 2.86 2.86 ns \nLVCMOS18 , 4mA , Fast 2.90 3.20 3.20 ns \nLVCMOS18 , 8mA , Fast 2.90 3.00 3.00 ns \nLVCMOS18 , 12mA , Fast 2.90 2.80 2.80 ns \nLVCMOS15 , 4mA , Slow  3.60 3.36 3.36 ns \nLVCMOS15 , 8mA , Slow  3.60 3.16 3.16 ns \nLVCMOS15 , 4mA , Fast 3.60 3.30 3.30 ns \nLVCMOS15 , 8mA , Fast 3.60 3.10 3.10 ns \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n28/ 48 4. AC characteristics  \nLVCMOS12 , 2mA , Slow  6.40 4.46 4.46 ns \nLVCMOS12 , 6mA , Slow  6.40 3.66 3.66 ns \nLVCMOS12 , 2mA , Fast 6.40 4.40 4.40 ns \nLVCMOS12 , 6mA , Fast 6.40 3.60 3.60 ns \nSSTL25_I  1.20 2.80 2.80 ns \nSSTL25_II  1.20 2.80 2.80 ns \nSSTL18_I  1.30 3.00 3.00 ns \nSSTL18_II  1.30 3.00 3.00 ns \nSSTL15_I  1.60 3.00 3.00 ns \nSSTL15_II  1.60 3.00 3.00 ns \nSSTL135  1.80 3.30 3.30 ns \nHSTL18_I  1.30 3.00 3.00 ns \nHSTL18_II  1.30 3.00 3.00 ns \nHSTL15_I  1.60 3.00 3.00 ns \nLVDS25  1.20 2.40 2.40 ns \nMINI_LVDS  1.20 2.40 2.40 ns \nSUB_LVDS  1.20 2.40 2.40 ns \nSLVS  1.20 2.40 2.40 ns \nTMDS  1.20 2.40 2.40 ns \nPPDS  1.20 2.40 2.40 ns \nLVPECL  1.20 2.40 2.40 ns \nRSDS  1.20 2.40 2.40 ns \nBLVDS  1.20 2.40 2.40 ns \nSSTL25D_I  1.20 2.80 2.80 ns \nSSTL25D_II  1.20 2.80 2.80 ns \nSSTL18D_I  1.30 3.00 3.00 ns \nSSTL18D_II  1.30 3.00 3.00 ns \nSSTL15D_I  1.60 3.00 3.00 ns \nSSTL15D_II  1.60 3.00 3.00 ns \nSSTL135D  2.00 3.30 3.30 ns \nHSTL18D_I  1.30 3.00 3.00 ns \nHSTL18D_II  1.30 3.00 3.00 ns \nHSTL15D_I  1.60 3.00 3.00 ns \nTIOPI: The delay from IOB Pad to DIN of IOBUFFER through IBUF     \nTIOOP: From DO of IOBUFFER to IOB through OBUF Pad delay.  \nTIOTP: From TO of IOBUFFER to IOB through OBUF Pad delay.  \n \nTable 22 Output switching characteristics when IOB tri -state is enabled  \ncategory  Characteristic parameter description  Speed class  unit  \n- 6  \nTIOTPHZ  T input  to pad high -impedance  2.7 ns \nNote: When the TIOTPHZ  parameter is tri -state enabled, from TO of IOBUFFER to IOB through OBUF Pad \ndelay    \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n29/ 48 4. AC characteristics  \nThe AC characteristics of the IOL are shown in Table 23 to Table 25    \nTable 23 IOL Register AC Parameters  \ncategory  AC characteristic parameter descript ion value  unit  Remark  \n- 6 \n \n \n \n \n \n \n \n \nIFF Setup/Hold time  \nCE -> CLK setup/hold  rising edge  0.131/ -0.044  ns  \nfalling edge  0.064/ -0.031  ns  \nLRS -> CLK setup/hold  rising edge  0.277/ -0.099  ns  \nfalling edge  0.218/ -0.089  ns  \nDIN -> CLK setup/hold  rising edge  0.053/ -0.012  ns  \nfalling edge  -0.004/ -0.003  ns  \ncombinatorial logic delay  \nDIN -> RX_DATA_DD  0 -> 1 0.150  ns bypass  \nmodel  1 -> 0 0.150  ns \nSequential  Delays timing delay  \nDIN -> RX_DATA  0 -> 1 0.237  ns Latch  \nmodel  1 -> 0 0.233  ns \nCLK -> Q output  0 -> 1 0.359  ns  \n1 -> 0 0.377  ns  \nLRS -> Q output  0 -> 1 0.539  ns  \n1 -> 0 0.539  ns  \n \n \n \n \n \n \nOFF/TSFF  Setup/Hold time  \nTX_DATA  -> CLK setup/hold  rising edge  0.143/ -0.046  ns  \nfalling edge  0.074/ -0.032  ns  \nCE -> CLK setup/hold  rising edge  0.169/ -0.058  ns  \nfalling edge  0.123/ -0.052  ns  \nTS_CTRL  -> CLK setup/hold  rising edge  0.122/ -0.058  ns  \nfalling edge  0.074/ -0.053  ns  \nSequential  Delays timing delay  \nTX_DATA  -> do 0 -> 1 0.362  ns Latch  \nmodel  1 -> 0 0.369  ns \nCLK -> Q of OFF /Q of TSFF  0 -> 1 0.361  ns  \n1 -> 0 0.370  ns  \nQ output of LRS -> OFF / Q output of TSFF  0 -> 1 0.557  ns  \n1 -> 0 0.557  ns  \nNote: The data in the above table is subject to the timing report of PDS \n \n \nTable 24 Input Deserializer switch parameters  \ncategory  Characteristic parameter description  speed class  unit  \n- 6 \n \n \n \nIGDDR  Signal Setup/Hold Time  \nPADI -> RCLK  rising edge  -0.001/0.022  ns \nfalling edge  0.010/0.014  ns \nSequential Delays timing delay  \nRCLK -> Q terminal  rising edge  0.259  ns \nfalling edge  0.263  ns \nRCLK maximum frequency  266 MHz  \nNote: The data in the above table is subject to the timing report of PDS \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n30/ 48 4. AC characteristics  \n \nTable 25 Output Serializer switch parameters  \nCATEGORY  CHARACTERISTIC PARAMETER DESCRIPTION  SPEED CLASS  UNIT  \n- 6 \n \n \n \n \nOGDDR  Signal Setup/Hold Time  \nD -> RCLK  rising edge  0.209/ -0.095  ns \nfalling edge  0.181/ -0.036  ns \nT -> RCLK  rising edge  0.221/ -0.097  ns \nfalling edge  0.183/ -0.036  ns \nSequential  Delays timing delay  \nRCLK - > PADO / PADT  rising edge  0.633  ns \nfalling edge  0.682  ns \nRCLK maximum frequency  266 MHz  \nNote: The data in the above table is subject to the timing report of PDS  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n31/ 48 4. AC characteristics  \n \n4.2 CLM AC characteristic parameters  \n \nTable 26 CLM module AC characteristics  \nNO. PARAMETER DESCRIPTION  VALUE  ATTRIBUT\nES UNIT  \n- 6 \nLogic delay  \n1 LUT5 Enter Ax/Bx/Cx/Dx to Y0/Y1/Y2/Y3 delay  0.513  MAX  ns \n2 LUT5 Enter Ax/Bx/Cx/Dx and M0/M1 to Y6AB/Y6CD the delay  0.39  MAX  ns \n3 LUT5 Enter Ax/Bx/Cx/Dx and M0/M1/M2 Delay to Y1 (LUT7)  0.54  MAX  ns \n4 LUT5 Enter Ax/Bx/Cx/Dx and M0/M1/M2/M3 Delay to Y3 (LUT8)  0.585  MAX  ns \n5 LUTs input Ax to cout the delay  0.37  MAX  ns \n6 LUTs input Bx to cout the delay  0.387  MAX  ns \n7 LUTs input Cx to cout the delay  0.436  MAX  ns \n8 LUTs input Dx to cout the delay  0.431  MAX  ns \n9 CIN input to cout the delay  0.201  MAX  ns \n10 CIN Input to Y0/Y1/Y2/Y3 the delay  0.277  MAX  ns \nTiming parameters  \n11 CLK Input relative to Q0/Q1/Q2/Q3 TCO  0.261  MAX  ns \n12 CLK Enter TCO relative to Y0 (QP0)/Y2(QP1)  0.325  MAX  ns \n13 Ax/Bx/Cx/Dx relative to DFF setup /hold  0.049/ -0.026  MIN  ns \n14 m relative to DFF setup /hold  0.025/ -0.003  MIN  ns \n15 CE relative to DFF setup /hold  0.185/ -0.162  MIN  ns \n16 RS relative to DFF setup /hold  0.185/ -0.162  MIN  ns \n17 CIN relative to DFF setup /hold  0.0263/ -0.004  MIN  ns \n18 SHIFTIN relative to DFF setup /hold  0.185/ -0.162  MIN  ns \n19 RS The minimum pulse width of  0.9 MIN  ns \nDistributed RAM timing parameters  \n20 CLK -> Y0/Y1/Y2/Y3 meme read delay  0.72  MAX  ns \n21 CLK -> RS (as WE) timing check, setup/hold  0.185/ -0.162  MIN  ns \n22 CLK -> M0/M1/M2/M3 address timing check, setup/hold  - 0.208/0.232  MIN  ns \n23 CLK -> AD/BD/CD/DD data timing check, setup/hold  - 0.208/0.232  MIN  ns \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n32/ 48 4. AC characteri stics  \n4.3 DRM AC characteristic parameters  \nTable 27 DRM Module AC Characteristics  \nCATEGORY  AC CHARACTERISTIC PARAMETER DESCRIPTION  VALUE  ATTRIBUTES  UNIT  \n- 6 \nTco_9k  CLKA/CLKB ->QA/QB  \n(Output register not enabled, 9K mode ) 3.550  MAX  ns \nTco_9k_reg  CLKA/CLKB ->QA/QB  \n(output register enabled, 9K mode)  0.957  MAX  ns \n \nTco_18k  CLKA/CLKB ->QA/QB  \n(output register disabled, 18K mode & FIFO mode)   \n3.580  MAX   \nns \n \nTco_18k_reg  CLKA/CLKB ->QA/QB  \n(output register enable, 18K mode & FIFO mode)   \n0.990  MAX   \nns \nTco_flag_full  CLKA ->FULL(ALMOST_FULL)  Flag 1.260  MAX  ns \nTco_flag_empty  CLKB ->EMPTY(ALMOST_EMPTY)  Flag 1.170  MAX  ns \nTsu_9k_ad/ \nThd_9k_ad  Address input Setup/Hold  time  (9K mode ) - 0.130/0.184  MIN  ns \nTsu_9k_d/ \nThd_9k_d  Data Entry Setup/Hold  time  (9K mode)  - 0.096/0.149  MIN  ns \nTsu_9k_ce/ \nThd_9k_ce  CE input Setup/Hold  time  (9K mode)  0.070/ -0.018  MIN  ns \nTsu_9k_we/ \nThd_9k_we  WE input Setup/Hold  time  (9K mode)  0.028/ -0.026  MIN  ns \nTsu_9k_be/ \nThd_9k_be  BE input Setup/Hold  time  (9K mode)  - 0.031/0.085  MIN  ns \nTsu_9k_oe/ \nThd_9k_oe  OCE input Setup/Hold  time  (9K mode)  - 0.040/0.086  MIN  ns \nTsu_9k_rst/ \nThd_9k_rst  Synchronous reset input Setup/Hold  time  (9K mode)  0.022/0.023  MIN  ns \nTsu_18k_ad/ \nThd_18k_ad  Address input Setup/Hold  time  (18k mode)  - 0.196/0.250  MIN  ns \nTsu_18k_d/ \nThd_18k_d  Data Entry Setup/Hold  time  (18k mode)  - 0.103/0.157  MIN  ns \nTsu_18k_ce/ \nThd_18k_ce  CE input Setup/Hold  time  (18k mode)  0.061/ -0.010  MIN  ns \nTsu_18k_we/ \nThd_18k_we  WE input Setup/Hold  time  (18k mode)  0.040/0.013  MIN  ns \nTsu_18k_be/ \nThd_18k_be  BE input Setup/Hold  time  (18k mode)  0.042/0.012  MIN  ns \nTsu_18k_oe/ \nThd_18k_oe  OCE input Setup/Hold  time  (18k mode)  - 0.056/0.092  MIN  ns \nTsu_18k_rst/ \nThd_18k_rst  Synchronous reset input Setup/Hold  time  (18k mode)  0.038/0.008  MIN  ns \nTsu_fifo_wctl/ \nThd_fifo_wctl  WREOP (WRERR) input  Setup/Hold  time  0.083/ -0.037  MIN  ns \nTsu_fifo_rctl/ \nThd_fifo_rctl  RDNAK input  Setup/Hold  time  0.058/ -0.013  MIN  ns \nTmpw_norm  CLKA/CLKB  MPW (NW/TW)   1.643  MIN  ns \nTmpw_rbw  CLKA/CLKB  MPW (RBW)  2.350  MIN  ns \nTmpw_fifo  CLKA/CLKB  MPW (FIFO)  1.766  MIN  ns \nNote: The data in the above table is subject to the timing report of PDS \n DS02001 Logos Series FPGA Device Data Sheet 2.6   \n33/ 48 4. AC characteristics  \n4.4 APM AC characteristic parameters  \n \nTable 28 APM Module AC Characteristics  \nAC CHARACTERISTIC PARAMETER DESCRIPTION  PRE-\nADDER  MULTIPLIER  POST- \nADDER  VALUE  UNIT  \n- 6 \nData / Control Pin to input register  clk setup and hold time  \nZ -> preadd  unit register  CLK setup/hold  YES NA NA 2.638/ -0.712  ns \nX-> preadd  unit register  CLK setup/hold  YES NA NA 2.604/ -0.526  ns \nZ- > input  unit register  CLK setup/hold  NA NA NA 0.850/ -0.088  ns \nX- > input  unit register  CLK setup/hold  NA NA NA 0.871/ -0.99  ns \nY -> input  unit register  CLK setup/hold  NA NA NA 0.876/ -0.086  ns \nMODEX - >  preadd  unit  register  CLK \nsetup/hold  YES NA NA 1.422/ -0.368  ns \nData Pin to pipeline  register  clk setup and hold time  \nY-> Multiplier  unit register  CLK setup/hold  NA YES NO 1.911/ -0.381  ns \nX-> Multiplier  unit register  CLK setup/hold  YES YES NO 2.415  / - 0.593  ns \nX-> Multiplier  unit register  CLK setup/hold  NO YES NO 1.924  / - 0.443  ns \nZ-> Multiplier  unit register  CLK setup/hold  YES YES NO 2.451/ -0.660  ns \nData / control Pin to output register  clk setup and hold time  \nY-> post add  unit register  CLK setup/hold  NA YES YES 2.606/ -0.681  ns \nX-> post add  unit register  CLK setup/hold  NO YES YES 2.643/ -0.701  ns \nX-> post add  unit register  CLK setup/hold  YES YES YES 3.129/ -0.840  ns \nZ-> post add  unit register  CLK setup/hold  YES YES YES 3.165/ -0.931  ns \nZ-> post add  unit register  CLK setup/hold  NA NA YES 2.713/ -0.415  ns \nCPI -> post add  unit register  CLK setup/hold  NA NA YES 2.200/ -0.226  ns \nRegister from all levels  clk to APM output Pin time  \nPost add  unit register  CLK -> P output  NA NA NA 0.884  ns \nMultiplier  unit register  CLK -> output  NA NA YES 0.881  ns \nPre add unit register  CLK -> DPO _  output  YES YES YES 2.559  ns \nZ input  unit register  CLK -> DPO _  output  NO NO YES 1.728  ns \nCombinational logic delay from data / control pin to APM output pin \nY -> P output  NA YES NO 2.474  ns \nY->P output  NA YES YES 3.068  ns \nX ->P output  NO YES NO 2.094  ns \nX ->P output  YES YES NO 2.474  ns \nX -> P output  YES YES YES 3.068  ns \nZ -> P output  YES YES YES 3.068  ns \nCPI ->P output  NA NA YES 2.107  ns \nNote: The data in the above table is subject to the timing report of PDS \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n34/ 48 4. AC characteristics  \n4.5 PLL AC characteristic parameters  \n \nTable 29 PLL AC Characteristics  \nPARAMETER  DESCRI PTION  MINIMUM \nVALUE  TYPICAL \nVALUE  MAXIMUM \nVALUE  UNIT  \nFin PLL input reference frequency  5  625 MHz  \ntRST_PLL  PLL initialization high level reset signal width  0.3   MS \nFpfd PFD input frequency  5  320 MHz  \nFSW When the input clock automatic switching function is \nsupported, the PLL input parameter  \nFrequency supported by test clock    320 MHz  \nFOUT PLL output clock frequency  1.172   625 MHz  \nFVCO VCO working range  600  1250  MHz  \ntFPA Fine phase error (CLKOUT1  all settings ) - 50 0 50 ps \ntOPW Output clock width (high or low ) 0.8   ns \ntOPJIT output clock period  jitter (fOUT >= 100MHz)    300 ps p -p \noutput clock period  jitter (f OUT < 100MHz)    0.03  UIPP  \n \ntOPJIT_cyc  Output clock cycle -to-cycle  jitter  (fOUT >=100MHz)    300 ps p -p \nOutput clock cycle -to-cycle  jitter  (fOUT < 100MHz)    0.03  UIPP  \ntLOCK Lock time ( 5 – 320 MHz)    200 us \nInput Clock Requirements  \n \ntIPJIT_cyc  Input clock cycle -to-cycle  jitter  (fPFD >=100MHz)    0.15  UIPP  \nInput clock cycle -to-cycle  jitter  (fPFD <100MHz)    750 ps p -p \nIN DUTY CYCLE  Input Clock Duty Cycle  40%  60% - \nOUT  DUTY CYCLE  Output clock duty cycle (CLKOUT1 , at 50 % setting ) 45% 50% 55% - \n \n4.6 DQS AC characteristic parameters  \nDQS phase adjustment is as follows:  \nTable 30 DQS AC characteristics  \nCATEGORY  SPEED CLASS  AC CHARACTERISTIC PARAMETER DESCRIPTION  UNIT  \nMINIMUM VALUE  TYPICAL VALUE  MAXIMUM VALUE  \nDQS  - 6 15 25 34 ps \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n35/ 48 4. AC characteristics  \n4.7 Global Clock Network AC Characteristic Parameters  \nTable 31 Global Clock Network AC Characteristics  \n \nNAME   \nDESCRIPTION  MAXIMUM FREQUENCY  MAXIMUM  \nSKEW  \n- 6 - 6 \nGLOBAL  CLK Global Clock Network  400MHZ  200PS  \n4.8 Regional Clock Network AC Characteristic Parameters  \n \nTable 32 Regional Clock Network AC Characteristics  \nNAME  DESCRIPTION  MAXIMUM FREQUENCY  MAXIMUM SKEW  \n- 6 - 6 \nREGIONAL CLK  regional clock network  400MHZ  200PS  \n \n4.9 IO clock network AC characteristic parameters  \n \nTable 33 IO Clock Network AC Characteristics  \nNAME  DESCRIPTION  MAXIMUM FREQUENCY  MAXIMUM SKEW  \n- 6 - 6 \nIO CLK  IO clock network  470 60PS  \n \n4.10 Configure and program AC characteristic parameters  \n4.10.1 Power -up Timing characteristics  \n \n \nFigure 2 Device Power -up Timing characteristics  \nTable 34 Power -up Timing characteristic parameters  \nNAME  DESCRIPTION  VALUE  ATTRIBUTE  UNITS  \nTPL Program  Latency  0.6 Maximum  ms \nTPOR  Power -on-Reset  10.6 Maximum  ms \nTICCK  CFG_CLK output delay  400 Maximum  ns \nTRSTN  RST_N low pulse width  384 Maximum  ns \n \n \n \n \n\nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n36/ 48 4. AC characteristics  \n4.10.2 Communication characteristics of each download mode  \n \nTable 35 AC characteristics of each download mode supported by Logos series FPGAs  \nCATEGORY  AC CHARACTERISTIC PARAMETER DESCRIPTION  VALUE  UNIT  ATTRIBUTES  REMARK  \n \n \n \n \nJTAG  TCK frequency  50 MHz  MAX  use download \noffline  \nWhen loading, it \nis limited by the \ndownload line \nrate \nTCK low pulse width  10 ns MIN  \nTCK high pulse width  10 ns MIN  \nTMS/TDI setup time (TCK rising edge)  2 ns MIN  \nTMS hold time (TCK rising edge)  1 ns MIN  \nTDI hold time (TCK rising edge)  6 ns MIN  \nTCK falling edge to TDO output valid  7 ns MAX   \n \n \n \nSerial \nSlave  CFG_CLK frequency  100 MHz  MAX  Download the \nclock from  \nExternal Host \ndevice  \nCFG_CLK low pulse width  5 ns MIN  \nCFG_CLK high pulse width  5 ns MIN  \nD[1] setup time (CFG_CLK rising edge)  2 ns MIN  \nD[1] hold time (CFG_CLK rising edge)  1 ns MIN  \nD[1] setup time (CFG_CLK falling edge)  2 ns MIN  \nD[1] hold time (CFG_CLK falling edge)  1 ns MIN  \nCFG_CLK falling edge to daisy_o output is valid  7.5 ns MAX   \n \n \n \n \nParallel \nSlave  CFG_CLK frequency  100 MHz  MAX  Download the \nclock from  \nExternal Host \ndevice  \nCFG_CLK low pulse width  2.5 ns MIN  \nCFG_CLK high pulse width  2.5 ns MIN  \nD[31:0] setup time (CFG_CLK rising edge)  4 ns MIN  \nD[31:0] hold time (CFG_CLK rising edge)  1 ns MIN  \nCS_N/RDWR_N setup time (CFG_CLK rising edge)  3 ns MIN  \nCS_N/RDWR_N/ Hold time (CFG_CLK rising edge)  1 ns MIN  \nCFG_CLK rising edge to D[31:0] output is valid  9 ns MAX   \nCFG_CLK rising edge to BUSY output is valid  8 ns MAX   \nCS_N to daisy_o output delay  7 ns MAX   \n \n \n \n \nSPI \nSlave  CFG_CLK frequency  100 MHz  MAX  Download the \nclock from  \nExternal Host \ndevice     \nCFG_CLK low pulse width  2.5 ns MIN  \nCFG_CLK high pulse width  2.5 ns MIN  \nCS_N/D[3]/D[0] setup time (CFG_CLK rising edge)  3 ns MIN  \nCS_N/D[3]/D[0] hold time (CFG_CLK rising edge)  1 ns MIN  \nCFG_CLK falling edge to d[1] output is valid  8 ns MAX   \nCFG_CLK falling edge to daisy_o output is valid  8 ns MAX   \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n37/ 48 4. AC characteristics  \n \n  \n \n \n \nSPI \nMaster  CFG_CLK frequency  50 MHz  MAX  The rate defaults \nto \n12.5MHz  \nCFG_CLK duty cycle  45%/55%   MIN/MAX   \nCFG_CLK frequency deviation  20%   MAX   \nD[7:0] setup time (CFG_CLK rising edge)  8 ns MIN   \nD[7:0] hold time (CFG_CLK rising edge)  0 ns MIN   \nD[7:0] setup time (CFG_CLK falling edge)  8 ns MIN   \nD[7:0] hold time (CFG_CLK falling edge)  0 ns MIN   \nCFG_CLK falling edge to d[0]/d[4] output is valid  2 ns MAX   \nCFG_CLK falling edge to fcs_n/fcs2_n output is valid  2 ns MAX   \nCFG_CLK falling edge to daisy_o output is valid  1 ns MAX   \n \n \n \n \n \n \nBPI \nMaster  CFG_CLK frequency (asynchronous low speed)  10 MHz  MAX   \nCFG_CLK frequency (asynchronous high speed)  33 MHz  MAX   \nCFG_CLK frequency synchronous low speed)  25 MHz  MAX   \nCFG_CLK frequency (synchronous high speed)  50 MHz  MAX   \nCFG_CLK duty cycle  45%/55%   MIN/MAX   \nCFG_CLK frequency deviation  20 %   MAX   \nd[15:0] setup time (CFG_CLK rising edge)  8 ns MIN   \nd[15:0] hold time (CFG_CLK rising edge)  0 ns MIN   \nd[15:0] setup time (CFG_CLK falling edge)  8 ns MIN   \nd[15:0] hold time (CFG_CLK falling edge)  0 ns MIN   \nCFG_CLK falling edge to d[31:0]/adr[31:16] output is \nvalid  3 ns MAX   \nCFG_CLK falling edge to fce_n/fwe_n/foe_n/adv_n \ninput  \nvalid out  2 ns MAX   \nCFG_CLK falling edge to daisy_o output is valid  1 ns MAX   Internal Parallel Slave Mode  ipal_clk frequency  100 MHz  MAX   \nIPAL_CLK low pulse width  2.5 ns MIN   \nIPAL_CLK high pulse width  2.5 ns MIN   \nIPAL_CS_N/IPAL_RDWR_N/IPAL_DIN[31:0]  \nSetup time (IPAL_CLK rising edge)  2 ns MIN   \nIPAL_CS_N/IPAL_RDWR_N/IPAL_DIN[31:0]  \nHold time (IPAL_CLK rising edge)  1 ns MIN   \nIPAL_CLK rising edge to  \nIPAL_DOUT[31:0]/IPAL_BUSY output valid  4 ns MAX   \nIPAL_CLK rising edge to  \nRBCRC_VALID/SEU_VALID output valid  2 ns MAX   Master Internal SPI Mode  CFG_I_FCLK frequency  70 MHz  MAX   \nCFG_I_FCLK duty cycle  45%/55%   MIN/MAX   \nCFG_I_FCLK frequency deviation  20 %   MAX   \ni_d[3:0] setup time (CFG_I_FCLK rising edge)  6 ns MIN   \ni_d[3:0] hold time (CFG_I_FCLK rising edge)  0 ns MIN   \ni_d[3:0] setup time (CFG_I_FCLK falling edge)  6 ns MIN   \ni_d[3:0] hold time (CFG_I_FCLK falling edge)  0 ns MIN   \nCFG_I_FCLK falling edge to i_d[0] output is valid  1 ns MAX   \nCFG_I_FCLK falling edge to i_fcs_n output valid  1 ns MAX   \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n38/ 48 5. performance p arameters  \n5. PERFORMANCE PARAMETERS  \nThis chapter lists the performance features that implement common applications of Logos series \nFPGAs.  \n \n5.1 LVDS performance parameters  \nTable 36 LVDS performance  \nDESCRIPTION  IO RESOURCE  MAX  RATE  UNIT  \n- 6 \nDDR  LVDS  Transmitter  OSERDES (DATA  _WIDTH  =7TO  8) 800 Mbps  \nDDR  LVDS  Receiver  ISERDES (DATA  _WIDTH  =7 TO 8) 800 Mbps  \n \n5.2 MIPI performance parameters  \nTable 37 MIPI performance  \n \nDESCRIPTION  MAX  RATE   \nUNIT  \n- 6 \nMIPI  Receiver  800 Mbps  \nMIPI  Transmitter  800 Mbps  \n \n5.3 Storage Interface Performance Parameters  \n \nTable 38 Storage Interface Performance  \nNAME  DESCRIBE  HARD CORE SPEED  SOFT CORE SPEED  UNIT  \n- 6 - 6 \nDDR3  DDR3  interface  800 800 Mbps  \nDDR2  DDR2  interface  667 - - Mbps  \nDDR  DDR  interface  533 - - Mbps  \nLPDDR  LPDDR  interface  300 - - Mbps  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n39/ 48 5. performance parameters  \n \n5.4 DRM performance parameters  \n \nTable 39 DRM performance  \n \nCATEGORY   \nSCHEMA DESCRIPTION  PERFORMANCE (MH Z) \n- 6 \nF max_DRM9K_NW  DRM (NW  Mode & Read Register Enable) @ 9K memory mode  300 \nF max_DRM9K_TW  DRM (TW  Mode & Read Register Enable) @ 9K memory mode  300 \nF max_DRM9K_RBW  DRM (RBW  Mode & Read Register Enable) @ 9K memory mode  200 \nF max_DRM18K_NW  DRM (NW  Mode & Read Register Enable) @ 18K memory mode  300 \nF max_DRM18K_TW  DRM (TW  Mode & Read Register Enable) @ 18K memory mode  300 \nF max_DRM18K_RBW  DRM (RBW  Mode & Read Register Enable) @ 18K memory mode  200 \nF max_DRM_AFIFO  DRM (Asynchronous FIFO  Mode & Read Register Enable ) 275 \nF max_DRM_SFIFO  DRM (synchronous FIFO  Mode & Read Register Enable ) 275 \n \n5.5 APM performance parameters  \n \nTable 40 APM performance  \n \nCONDITION  PERFORMANCE (MH Z) \n- 6 \nAll registers  used (using the registers of each level of APM ) 400 \nOnly use INREG  and PREG (only use APM\'s input and output registers ) 200 \nNo register  used  (no registers used ) 100 \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n40/ 48 6. ADC characteristic parameters  \n \n6. ADC CHARACTERISTIC PARAMETERS  \nThis chapter mainly introduces the characteristic parameters of the ADC hard core of the Logos \nseries FPGA , as shown in Table 40    \nTable 41 ADC hard core features  \nPARAMETER  DESCR IPTION MINIMUM \nVALUE  TYPICAL VALUE  MAXIMUM \nVALUE  UNIT  \nVCCAUX_A  Analog supply voltage  2.97  3.3 3.63  V \nVCC Digital supply voltage  0.99  1.1 1.21  V \nIVCCAUXA  Analog supply current   1.5  mA \nResolution  Resolution   10  bit \nSample  Rate  1M mode   1  MSPS  \ndefault scan mode    0.015  MSPS  \nChannel  Number of channel s   12  \nVoltage \nReference  Reference voltage (internal or \nexternal)   2.5  V \nOffset  error  Offset error  (Bipolar)   ± 4  LSB \nGain  error  Gain Error (External  reference \nvoltage )  ± 0. 3  %FS \n \nDNL  Differential Nonlinear  (when \nFS>=1V )   \n± 1   \nLSB \nINL Integeral Nonlinear   ± 3  LSB \n \nSNR Signal to Noise Ratio (bipolar full \ndifferential mode)  52    \ndB \n \nTemperature \nMeasurement   \n \nTemperature detection   -40~85 ℃: ± 4; \n85~105 ℃: ± 6; \n105~125 ℃: ± 8;   \n \n℃ \nNote: 1.1V digital power supply for ADC consumes less current  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n41/ 48 7. Device Quiescent Current  \n \n7. DEVICE QUIESCENT CURRENT  \n \nTable 42 Quiescent Current  \nNAME  DESCRI PTION DEVICE  SPEED CLASS  UNIT  \n- 6 \n \n \nIvcc  \n \nCore Supply Quiescent Current  PGL12G  13 mA \nPGL22G  19 mA \nPGL25G  28 mA \nPGL50G  45 mA \nPGL50H  48 mA \nPGL100H  92 mA \n \n \nIvccio  \n \nBANK voltage quiescent current  PGL12G  3 mA \nPGL22G  3 mA \nPGL25G  3 mA \nPGL50G  3 mA \nPGL50H  3 mA \nPGL100H  6 mA \nIvccaux_a  Auxiliary Voltage VCCAUX_A Quiescent Current  PGL12G  2 mA \nPGL22G  2 mA \n \n \nIvccaux   \n \nAuxiliary Voltage VCCAUX (3.3V ) Quiescent Current  PGL12G  11 mA \nPGL22G  32 mA \nPGL25G  9 mA \nPGL50G  8 mA \nPGL50H  8 mA \nPGL100H  9 mA \nNote: 1. The above quiescent current values are tested at normal pressure and Tj=25 ℃. For 100 ℃, the \nanalysis tool PPP can be used  to evaluate with PPC, the core voltage of PGL12G and PGL22G adopts 1.1V, \nand the core voltage of PGL25G adopts 1.2V    \n2. The above data are obtained when the blank device has no output current load, no pull -up internal \nresistance, and all I/Os are in tri -state.  \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n42/ 48 8. High -Speed Serial Transcei ver (HSSTLP) Features  \n8. HIGH -SPEED SERIAL TRANSCEIVER (HSSTLP ) FEATURES  \nThis chapter mainly introduces the characteristics of the HSSTLP hard core of the Logos series \nFPGA , mainly including the absolute limit rated voltage / current, recommended operating conditions, \nAC/DC characteristics, and characteristics in support of typ ical protocol operating modes.  \n \n8.1 HSSTLP hard core absolute limit voltage  \n \nTable 43 HSSTLP absolute limit voltage  \nNAME  MINIMUM VALUE  MAXIMUM VALUE  UNIT  DESCRIPTION \nVCCA_LANE  –0.5 1.32  V HSST analog power supply 1.2V voltage  \nVCCA_PLL_0  –0.5 1.32  V HSST  PLL analog power supply 1.2V voltage  \nVCCA_PLL_1  –0.5 1.32  V HSST  PLL analog power supply 1.2V voltage  \nNote: Stresses above extreme ratings may cause permanent damage to the device.  \n \n8.2 HSSTLP hard core recommended working conditions  \n \nThe table below lists the recommended operating voltage for the HSSTLP hard core of Logos series \nFPGAs    \nTable 44 HSSTLP hard core recommended working conditions  \nNAME  MINIMUM \nVALUE  TYPICAL \nVALUE  MAXIMUM \nVALUE  UNIT  DESCRIPTION \nVoltage value  \nVCCA_LANE  1.14  1.2 1.26  V HSST analog power supply 1.2V voltage  \nVCCA_PLL_0  1.14  1.2 1.26  V HSST  PLL analog power supply 1.2V voltage  \nVCCA_PLL_0  1.14  1.2 1.26  V HSST  PLL analog power supply 1.2V voltage  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n43/ 48 8. High -Speed Serial Transceiver (HSSTLP) Features  \n \n8.3 HSSTLP hard core DC characteristic parameters  \n \nTable 45 HSSTLP hard core DC characteristics  \nNAME  MINIMUM \nVALUE  TYPICAL VALUE  MAXIMUM \nVALUE  UNIT  CONDITION  DESCRIPTION \nInput and output signal DC characteristics  \nHSST_V DINPP  150 - 1000  mV External AC coupling  Differential input \npeak -to-peak current  \nto press  \n \nHSST_V DIN  \n0  \n- VCCA_LA  \nNE  \nmV DC-coupled , \nVCCA_LANE  =1.2V  Enter the absolute \nvoltage value  \n \nHSST_V INCM   \n- 3/4 \nVCCA_LANE   \n-  \nmV DC-coupled , \nVCCA_LANE =1.2V  Common mode input \nvoltage value  \nHSST_V DOUTPP  800 - - mV Swing setting max.  Differential output \npeak -to-peak voltage  \nHSST_V OUTCMDC  VCCA_LANE –HSST_V DOUTPP  /4 mV DC common -mode output voltage is the case \nwhen the sending end is floating  \ncondition  \nHSST_R DIN - 100 - Ω Differential input resistance  \nHSST_R DOUT  - 100 - Ω Differential output resistance  \nHSST_TX SKEW  - - 14 ps P -side and N- side skew of Tx output  \nHSST_C DEXT  - 100 - f Recommended External AC Coupling Capacitor \nValues  \nReference clock input DC characteristics  \nHSST_VRCLKPP  400 - 1000  mV Differential Input Peak -to-Peak Voltage  \nHSST_R RCLK  - 100 - Ω Differential input resistance  \nHSST_C RCLKEXT  - 100 - f Recommended External AC Coupling Capacitor \nValues  \n \n8.4 AC Characteristics of High Speed Serial Transceiver HSSTLP  \n \nAC characteristics of the HSSTLP hard core are shown in Table 46 to Table 51   \nTable 46 HSSTLP hard core performance parameters  \nNAME  GRADE  UNIT  DESCRIPTION - 6 \nHSST_Fmax  6.375  Gbps  HSST MAX  data rate  \nHSST_Fmin  0.6 Gbps  HSST minimum data rate  \nHSST_F pllmax  3.1875  GHz HSST  PLL MAX  frequency  \nHSST_Fpllmin  1 GHz HSST  PLL minimum frequency  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n44/ 48 8. High -Speed Serial Transceiver (HSSTLP) Features  \nThe HSSTLP reference clock switching characteristics are shown in the table below.  \nTable 47 HSSTLP Hard Reference Clock Switching Characteristics  \n \nNAME  VALUE   \nUNIT   \nCONDITION   \nDESCRIPTION  \nMINIMUM \nVALUE  TYPICAL \nVALUE  MAXIMUM \nVALUE  \nHSST_FREFCLK  60 - 625 MHz  Reference Clock Frequency Range  \nHSST_TRCLK  - 200 - ps 20% -80 % Reference Clock Rise Time  \nHSST_TFCLK  - 200 - ps 80% - 20% Reference Clock Fall Time  \nHSST_TRATIO  45 50 55 % PLLs Reference Clock Duty Cycle  \nTable 48 HSSTLP Hard PLL/Lock Lock Time Characteristics  \n \nNAME  VALUE   \nUNIT   \nCONDITION   \nDESCRIPTION  \nMINIMUM \nVALUE TYPICAL \nVALUE MAXIMUM \nVALUE \nHSST_TPLLLOCK  - - 1.5 ms  PLL lock time, the time \nfrom reset release to lock  \nHSST_TCDRLOCK  - 60,000  2,500,000  UI After the PLL locks to the \nreference clock and after \nswitching to external \ninput data, the time for \nCDR to lock   \n \nCDR lock time  \nThe HSSTLP hard core user clock switch characteristics are shown in the table below  \n \nTable 49 HSSTLP Hard User Clock Switching Characteristics  \nNAME  FREQUENCY  UNIT  DESCRIPTION  \nData Interface Clock Switching Characteristics  \nHSST_FT2C  160 MHz  MAX  frequency of P_CLK2CORE_TX  \nHSST_FR2C  160 MHz  MAX  frequency of P_CLK2CORE_RX  \nHSST_FTFC  160 MHz  MAX  frequency of P_TX_CLK_FR_CORE  \nHSST_FRFC  160 MHz  MAX  frequency of P_RX_CLK_FR_CORE  \nAPB Dynamically configure interface clock switching characteristics  \nHSST_FAPB  100 MHz  APB CLK MAX  frequency  \nThe switch characteristics of the HSSTLP hard core Transmitter on the sending side are shown in \nthe table below.  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n45/ 48 8. High -Speed Serial Transceiver (HSSTLP) Features  \nTable 50 HSSTLP hard core Transmitter send side switch characteristics  \nNAME  MINIMUM \nVALUE  TYPICAL \nVALUE  MAXIMUM \nVALUE  UNIT  CONDITION  DESCRIPTION  \nHSST_T TXR - 100 - ps 20% -80 % TX Rise Time  \nHSST_T TXF - 100 - ps 80% - 20% TX fall time  \nHSST_T CHSKEW  - - 500 ps - TX channel skew  \nHSST_VTXIDLEAMP  - - 30 mV - Electrical  idle Amplitude  \nHSST_VTXIDLETIME  - - 150 ns - Electrical  idle transition \ntime  \nHSST_TJ 0.6G  - - 0.1 UI  \n0.6Gbps  Total  Jitter  \nHSST_DJ 0.6G  - - 0.05  UI Deterministic  Jitter  \nHSST_TJ 1.25G  - - 0.15  UI  \n1.25Gbps  Total  Jitter  \nHSST_DJ 1.25G  - - 0.07  UI Deterministic  Jitter  \nHSST_TJ 2.5G  - - 0.3 UI  \n2.5Gbps  Total  Jitter  \nHSST_DJ 2.5G  - - 0.15  UI Deterministic  Jitter  \nHSST_TJ 3.125G  - - 0.3 UI  \n3.125Gbps  Total  Jitter  \nHSST_DJ 3.125G  - - 0.15  UI Deterministic  Jitter  \nHSST_TJ 5.0G  - - 0.35  UI  \n5.0Gbps  Total  Jitter  \nHSST_DJ 5.0G  - - 0.17  UI Deterministic  Jitter  \nHSST_TJ 6.375G  - - 0.4 UI  \n6.375Gbps  Total  Jitter  \nHSST_DJ 6.375G  - - 0.15  UI Deterministic  Jitter  \nThe switch characteristics of the receiving side of the HSSTLP hard -core Receiver are shown in  the \nfollowing table.  \nTable 51 HSSTLP hard core Receiver receiving side switch characteristics  \nNAME  MINIMUM \nVALUE  TYPICAL \nVALUE  MAXIMUM \nVALUE  UNIT  DESCRIPTION  \nHSST_T RXIDLETIME  -  255 TREFCLK  Time from RXELECIDLE state to LOS signal response  \nHSST_RX VPPOOB  100 - - mV OOB detection threshold peak -to-peak  \nHSST_RX TRACK  - 5000  - 0 ppm  Receiver spread spectrum follow, modulation frequency \n33kHz  \nHSST_RX LENGTH  - - 150 UI Support the length of RX continuous long 0 or long 1 \nHSST_RX TOLERANCE  - 1500  - 1500  ppm  Frequency Offset Tolerance of Data / Reference Clock  \nSine Jitter Tolerance  \nHSST_SJ_0.6  TBD - - UI Sine Jitter (1), 0.6Gbps  \nHSST_SJ_1.25  0.42 - - UI Sine Jitter (1), 1.25Gbps  \nHSST_SJ_2.5  0.42 - - UI Sine Jitter (1), 2.5Gbps  \nHSST_SJ_3.125  0.4 - - UI Sine Jitter (1), 3.125Gbps  \nHSST_SJ_5.0  0.4 - - UI Sine Jitter (1), 5.0Gbps  \nHSST_SJ_6.375  0.3 - - UI Sine Jitter (1), 6.375Gbps  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n46/ 48 8. High -Speed Serial Transceiver (HSSTLP) Features  \nNote: 1. The frequency of the injected sinusoidal jitter is 80MHz  \n \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n47/ 48 9. PCIe Hard Core Features  \n9. PCIE HARD CORE FEATURES  \n \nTable 52 PCIe performance parameters  \nNAME  VALUE  UNIT  DESCRIPTION \nFpclk  250 MHz  PCIe  core clock frequency  \nFpclk_div2  125 MHz  User interface MAX  clock frequency  \n \n \n \nOPERATING PROCEDURES AND PRECAUTIONS  \nThe device must be handled with anti -static precautions. Wear anti -static gloves when handling \nthe chip to prevent the electrostatic impact of the human body charge on the chip and damage the \nchip. When inserting the chip into the base on the circuit board and when taking the chip out of the \nbase on the circuit board, pay attention to the d irection of force to ensure that the pins of the chip are \nevenly stressed. Do not damage the pins of the chip due to excessive force, making it unusable.  \nThe following actions are recommended:  \na) Devices should be operated on an anti -static workbench, or with  finger cots;  \nb) Test equipment and appliances should be grounded;  \nc) Do not touch the device leads;  \nd) Devices should be stored in containers made of conductive material;  \ne) Plastic, rubber or silk fabrics that cause static electricity should be avoided during \nproduc tion, testing, use and transfer;  \nf) The relative humidity should be kept above 50% ± 30% as much as possible.  \n \n10. TRANSPORT AND STORAGE  \nThe recommended chip storage environment is: temperature 20°C -35°C, relative humidity \n50%±20%  .  \nUse the designated moisture -proof and anti -static bag (MBB) to seal, and the bag contains a \ndesiccant and a temperature indicator card; during transportation, ensure that the chip does not \ncollide with foreign objects.  \n \n11. UNPACKING AND INSPECTION  \nWhen using the chip out of the box, pleas e observe the product logo on the chip case. Make sure \nthe product is clearly marked, free from smudges and scratches    At the same time, pay attention to \ncheck the chip shell and pins. Make sure that the shell is not damaged or scratched, and the pins are  \nDS02001 Logos Series FPGA Device Data Sheet 2.6   \n48/ 48 12. Quality assurance and after -sales service  \nneat, missing or deformed.  \n \n12. QUALITY ASSURANCE AND AFTER -SALES SERVICE  \nShenzhen Ziguang Tongchuang Electronics Co., Ltd., a subsidiary of Ziguang Group, specializes in \nthe research, development, production and sales  of programmable logic devices (FPGA, CPLD, etc.). \nThe proprietary programmable logic device platform and system solutions are one of the important \ncomponents of "core" in Tsinghua Unigroup\'s "core cloud strategy".  \nZiguang Tongchuang has a registered capit al of 300 million yuan and is a national high -tech \nenterprise. The product market covers communication networks, industrial control, video surveillance, \nconsumer electronics and other fields.  \nTsinghua Unigroup was founded in mainland China, headquartered i n Shenzhen, and has branches \nin Shanghai and Beijing. The company has more than 400 employees, and R&D personnel account for \nmore than 85%. It has nearly 200 patents, and invention and software patents account for about 85%.    \nThe company brings together g lobal expert talent resources to create an excellent FPGA ecosystem \nenvironment.  \n \n \n \n \n'}]
!==============================================================================!
### Component Summary: PGL12G-6ILPG144

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.045V to 1.155V (Typical: 1.1V)
  - Auxiliary Power Supply Voltage (VCCAUX): 3.135V to 3.465V (Typical: 3.3V)
  - I/O Supply Voltage (VCCIO): 1.14V to 3.465V
  - Efuse Programming Voltage (VCCEFUSE): 3.135V to 3.465V

- **Current Ratings:**
  - Quiescent Current (Core): 13 mA
  - Quiescent Current (I/O): 3 mA
  - Quiescent Current (Auxiliary): 2 mA

- **Power Consumption:**
  - Low power consumption due to 40nm CMOS technology.

- **Operating Temperature Range:**
  - Commercial Grade: 0°C to 85°C
  - Industrial Grade: -40°C to 100°C

- **Package Type:**
  - LPG144 (144-pin LQFP)

- **Special Features:**
  - Supports multiple standard I/O voltages (1.2V, 1.5V, 1.8V, 2.5V, 3.3V).
  - Integrated ADC with 10-bit resolution and 1 MSPS sampling rate.
  - Configurable Logic Modules (CLM) and Dedicated RAM Modules (DRM).
  - Supports various communication protocols including LVDS, MIPI, and DDR memory interfaces.
  - Bitstream encryption and unique device ID for security.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The **PGL12G** is a low-power, low-cost Field Programmable Gate Array (FPGA) device from the Logos series produced by Shenzhen Pango Microsystems Co., Ltd. It features a proprietary architecture built on a 40nm process technology. The device includes a variety of configurable logic modules, dedicated RAM, and arithmetic processing units, making it suitable for a wide range of applications.

#### Typical Applications:
The PGL12G FPGA is designed for various applications, including:
- **Video Processing:** Due to its high-speed I/O capabilities and support for differential signaling standards.
- **Industrial Control:** Its low power consumption and robust performance make it ideal for automation and control systems.
- **Automotive Electronics:** The device's reliability and temperature range support automotive applications.
- **Consumer Electronics:** Suitable for devices requiring programmable logic and processing capabilities.
- **Data Communication:** Supports multiple protocols, making it useful in networking and communication devices.

This FPGA is particularly advantageous in scenarios where flexibility, low power consumption, and high integration are required, allowing designers to implement complex logic functions and processing tasks efficiently.