-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Wed Feb 11 12:03:45 2026
-- Host        : RYANSUNDERMA8F8 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               c:/Users/ryansundermeyer/vivado-projects/lab2_7_seg/lab2_7_seg.gen/sources_1/bd/design_1/ip/design_1_bcd_0_0/design_1_bcd_0_0_stub.vhdl
-- Design      : design_1_bcd_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity design_1_bcd_0_0 is
  Port ( 
    clk_in : in STD_LOGIC;
    num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sgmt : out STD_LOGIC_VECTOR ( 6 downto 0 );
    en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dot : out STD_LOGIC
  );

  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_bcd_0_0 : entity is "design_1_bcd_0_0,bcd,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1_bcd_0_0 : entity is "design_1_bcd_0_0,bcd,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=module_ref,x_ipName=bcd,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_bcd_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_bcd_0_0 : entity is "module_ref";
end design_1_bcd_0_0;

architecture stub of design_1_bcd_0_0 is
  attribute syn_black_box : boolean;
  attribute black_box_pad_pin : string;
  attribute syn_black_box of stub : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "clk_in,num[3:0],sgmt[6:0],en[3:0],dot";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of stub : architecture is "bcd,Vivado 2024.2";
begin
end;
