#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Aug  2 19:07:48 2023
# Process ID: 487785
# Current directory: /home/jaymz
# Command line: vivado
# Log file: /home/jaymz/vivado.log
# Journal file: /home/jaymz/vivado.jou
# Running On: chonkyLaptop, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 12, Host memory: 33494 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_interleavedFilters/lockInMeasure_interleavedFilters.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as lockInMeasure_quadInterleaved {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved} -force
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_3' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_4' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_5' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_6' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_7' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_8' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved_373_0_9' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_3' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_1_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_sin_cos_convert_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_variable_bitshift_in_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_variable_bitshift_in_0_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_variable_bitshift_in_0_3' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 7367.945 ; gain = 0.000 ; free physical = 9348 ; free virtual = 63164
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_4'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_5'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_5'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_6'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_6'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_7'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_7'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_8'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_8'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved_373_0_9'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved_373_0_9'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
open_bd_design {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ramp_freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - start_bit
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - output_shift
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - acquisition_counter
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - led_value
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - memory_offset
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - memory_offset
Adding component instance block -- xilinx.com:module_ref:analog_block_memory_convert:1.0 - analog_block_memory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_A
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_B
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_reset
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding component instance block -- xilinx.com:module_ref:slicer_variable:1.0 - slicer_variable_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_1
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_1
Adding component instance block -- xilinx.com:module_ref:ramp_generator:1.0 - ramp_generator_0
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_1
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_1
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_1
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_2
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_2
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_1
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_1
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_1
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_3
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved_373:1.0 - lpf2_interleaved_373_1
Successfully read diagram <system> from block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_nets demod_1f_i1_demod_out] [get_bd_nets sin_cos_convert_0_cos_out] [get_bd_nets In8_1] [get_bd_cells demod_1f_q]
delete_bd_objs: Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8987 ; free virtual = 63011
delete_bd_objs [get_bd_nets demod_2f_q_demod_A] [get_bd_nets reference_oscillator_1] [get_bd_nets In14_1] [get_bd_cells demod_2f_q]
delete_bd_objs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8992 ; free virtual = 63013
delete_bd_objs [get_bd_nets demod_1f_i/multiplier_3stage_0_product] [get_bd_nets demod_1f_i/multiplier_3stage_1_product] [get_bd_nets demod_1f_i/lpf2_interleaved_373_1_filter1_out] [get_bd_nets demod_1f_i/lpf2_interleaved_373_1_filter2_out] [get_bd_cells demod_1f_i/lpf2_interleaved_373_1]
delete_bd_objs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 9016 ; free virtual = 63036
create_bd_cell -type module -reference lpf2_interleaved4 demod_1f_i/lpf2_interleaved4_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
set_property name reference_oscillator_i [get_bd_pins demod_1f_i/reference_oscillator]
startgroup
copy_bd_objs demod_1f_i  [get_bd_cells {demod_1f_i/multiplier_3stage_1}]
endgroup
startgroup
copy_bd_objs demod_1f_i  [get_bd_cells {demod_1f_i/multiplier_3stage_2}]
copy_bd_objs: Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8969 ; free virtual = 62994
endgroup
connect_bd_net [get_bd_pins reference_oscillators/cos_1f] [get_bd_pins demod_1f_i/multiplier_3stage_2/b]
set_property name reference_oscillator_q [get_bd_pins demod_1f_i/b]
connect_bd_net [get_bd_pins demod_1f_i/reference_oscillator_q] [get_bd_pins demod_1f_i/multiplier_3stage_3/b]
connect_bd_net [get_bd_pins demod_1f_i/analog_data_A] [get_bd_pins demod_1f_i/multiplier_3stage_2/clk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins demod_1f_i/analog_data_A] [get_bd_pins demod_1f_i/multiplier_3stage_2/clk]'
connect_bd_net [get_bd_pins demod_1f_i/aclk] [get_bd_pins demod_1f_i/multiplier_3stage_2/clk]
connect_bd_net [get_bd_pins demod_1f_i/analog_data_A] [get_bd_pins demod_1f_i/multiplier_3stage_2/a]
connect_bd_net [get_bd_pins demod_1f_i/analog_data_B] [get_bd_pins demod_1f_i/multiplier_3stage_3/a]
set_property name demod_1f [get_bd_cells demod_1f_i]
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_2/product] [get_bd_pins demod_1f/lpf2_interleaved4_0/data1]
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_0/product] [get_bd_pins demod_1f/lpf2_interleaved4_0/data2]
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_1/product] [get_bd_pins demod_1f/lpf2_interleaved4_0/data3]
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_3/product] [get_bd_pins demod_1f/lpf2_interleaved4_0/data4]
connect_bd_net [get_bd_pins demod_1f/aclk] [get_bd_pins demod_1f/lpf2_interleaved4_0/clk]
delete_bd_objs [get_bd_nets demod_1f/xlslice_1_Dout]
delete_bd_objs [get_bd_nets demod_1f/lpf2_interleaved_373_0_filter1_out] [get_bd_nets demod_1f/lpf2_interleaved_373_0_filter2_out] [get_bd_cells demod_1f/lpf2_interleaved_373_0]
startgroup
copy_bd_objs demod_1f  [get_bd_cells {demod_1f/lpf2_interleaved4_0}]
copy_bd_objs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:16 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8923 ; free virtual = 62951
endgroup
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/data1] [get_bd_pins demod_1f/lpf2_interleaved4_0/filter1_out]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_0/filter2_out] [get_bd_pins demod_1f/lpf2_interleaved4_1/data2]
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_0/filter3_out] [get_bd_pins demod_1f/lpf2_interleaved4_1/data3]
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_0/filter4_out] [get_bd_pins demod_1f/lpf2_interleaved4_1/data4]
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/clk] [get_bd_pins demod_1f/xlslice_1/Dout]
update_module_reference {system_variable_bitshift_in_0_0 system_variable_bitshift_in_0_1 system_variable_bitshift_in_0_2 system_variable_bitshift_in_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_variable_bitshift_in_0_0'. Sub-design: '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ip/system_variable_bitshift_in_0_0/system_variable_bitshift_in_0_0.xci'.
delete_fileset: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8913 ; free virtual = 62950
delete_ip_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8913 ; free virtual = 62950
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_variable_bitshift_in_0_3'. Sub-design: '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ip/system_variable_bitshift_in_0_3/system_variable_bitshift_in_0_3.xci'.
INFO: [IP_Flow 19-3420] Updated system_variable_bitshift_in_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reg_in_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reg_in_4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'trunc_out_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'trunc_out_4'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_variable_bitshift_in_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_variable_bitshift_in_0_3 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reg_in_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reg_in_4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'trunc_out_3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'trunc_out_4'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_variable_bitshift_in_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_variable_bitshift_in_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_variable_bitshift_in_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8917 ; free virtual = 62942
update_module_reference: Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8917 ; free virtual = 62942
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/filter1_out] [get_bd_pins demod_1f/variable_bitshift_in_0/reg_in_1]
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/filter2_out] [get_bd_pins demod_1f/variable_bitshift_in_0/reg_in_2]
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/filter3_out] [get_bd_pins demod_1f/variable_bitshift_in_0/reg_in_3]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_1/filter4_out] [get_bd_pins demod_1f/variable_bitshift_in_0/reg_in_4]
set_property name f1_i [get_bd_cells demod_1f/multiplier_3stage_2]
undo
INFO: [Common 17-17] undo 'set_property name f1_i [get_bd_cells demod_1f/multiplier_3stage_2]'
connect_bd_net [get_bd_pins demod_1f/filter2_clock] [get_bd_pins demod_1f/xlslice_1/Dout]
delete_bd_objs [get_bd_nets demod_1f_i_demod_B]
connect_bd_net [get_bd_pins demod_1f/demod_B] [get_bd_pins stoopid_data/In2] -boundary_type upper
connect_bd_net [get_bd_pins demod_1f/variable_bitshift_in_0/trunc_out_3] [get_bd_pins stoopid_data/In9]
connect_bd_net [get_bd_pins demod_1f/variable_bitshift_in_0/trunc_out_4] [get_bd_pins stoopid_data/In8]
delete_bd_objs [get_bd_nets In12_1]
delete_bd_objs [get_bd_nets demod_2f_i_demod_A]
delete_bd_objs [get_bd_nets demod_2f_i/multiplier_3stage_3_product] [get_bd_nets demod_2f_i/lpf2_interleaved_373_1_filter2_out] [get_bd_nets demod_2f_i/multiplier_3stage_2_product] [get_bd_nets demod_2f_i/lpf2_interleaved_373_1_filter1_out] [get_bd_cells demod_2f_i/lpf2_interleaved_373_1]
startgroup
copy_bd_objs demod_2f_i  [get_bd_cells {demod_1f/lpf2_interleaved4_0}]
copy_bd_objs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8859 ; free virtual = 62904
endgroup
startgroup
copy_bd_objs demod_2f_i  [get_bd_cells {demod_2f_i/multiplier_3stage_3}]
endgroup
startgroup
copy_bd_objs demod_2f_i  [get_bd_cells {demod_2f_i/multiplier_3stage_4}]
copy_bd_objs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8813 ; free virtual = 62859
endgroup
set_property name reference_oscillator_i [get_bd_pins demod_2f_i/reference_oscillator]
delete_bd_objs [get_bd_nets demod_2f_i/reference_oscillator_1]
connect_bd_net [get_bd_pins demod_2f_i/reference_oscillator_i] [get_bd_pins demod_2f_i/multiplier_3stage_2/b]
delete_bd_objs [get_bd_nets demod_2f_i/analog_data_2_1]
connect_bd_net [get_bd_pins demod_2f_i/analog_data_1] [get_bd_pins demod_2f_i/multiplier_3stage_3/a]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_3/b] [get_bd_pins config_bit/ramp_freq]
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_3/b] [get_bd_pins reference_oscillators/cos_2f]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_3/b] [get_bd_pins reference_oscillators/cos_2f]'
delete_bd_objs [get_bd_nets reference_oscillator_2]
connect_bd_net [get_bd_pins demod_2f_i/reference_oscillator_i] [get_bd_pins reference_oscillators/cos_2f] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_4/b] [get_bd_pins reference_oscillators/sin_2f]
set_property name reference_oscillator_q [get_bd_pins demod_2f_i/b]
connect_bd_net [get_bd_pins demod_2f_i/analog_data_2] [get_bd_pins demod_2f_i/multiplier_3stage_4/a]
connect_bd_net [get_bd_pins demod_2f_i/analog_data_2] [get_bd_pins demod_2f_i/multiplier_3stage_5/clk]
delete_bd_objs [get_bd_nets demod_2f_i/b_1]
connect_bd_net [get_bd_pins demod_2f_i/reference_oscillator_i] [get_bd_pins demod_2f_i/multiplier_3stage_4/b]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_5/b] [get_bd_pins reference_oscillators/sin_2f]
connect_bd_net [get_bd_pins demod_2f_i/reference_oscillator_q] [get_bd_pins demod_2f_i/multiplier_3stage_3/b]
connect_bd_net [get_bd_pins demod_2f_i/aclk] [get_bd_pins demod_2f_i/multiplier_3stage_4/clk]
delete_bd_objs [get_bd_nets demod_2f_i/analog_data_2_1]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_4/a] [get_bd_pins adc_channel_2/adc_out]
connect_bd_net [get_bd_pins demod_2f_i/aclk] [get_bd_pins demod_2f_i/multiplier_3stage_5/clk]
connect_bd_net [get_bd_pins demod_2f_i/analog_data_2] [get_bd_pins demod_2f_i/multiplier_3stage_5/a]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_2/product] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/data1]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_3/product] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/data2]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_4/product] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/data3]
connect_bd_net [get_bd_pins demod_2f_i/multiplier_3stage_5/product] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/data4]
connect_bd_net [get_bd_pins demod_2f_i/aclk] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/clk]
delete_bd_objs [get_bd_nets demod_2f_i/filter_clk_1] [get_bd_nets demod_2f_i/lpf2_interleaved_373_0_filter1_out] [get_bd_nets demod_2f_i/lpf2_interleaved_373_0_filter2_out] [get_bd_cells demod_2f_i/lpf2_interleaved_373_0]
startgroup
copy_bd_objs demod_2f_i  [get_bd_cells {demod_2f_i/lpf2_interleaved4_0}]
copy_bd_objs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 9230.844 ; gain = 0.000 ; free physical = 8722 ; free virtual = 62794
endgroup
connect_bd_net [get_bd_pins demod_2f_i/filter_clk] [get_bd_pins demod_2f_i/lpf2_interleaved4_1/clk]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/data1] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/filter1_out]
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/data2] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/filter2_out]
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/data3] [get_bd_pins demod_2f_i/lpf2_interleaved4_0/filter3_out]
startgroup
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_0/filter4_out] [get_bd_pins demod_2f_i/lpf2_interleaved4_1/data4]
endgroup
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/filter1_out] [get_bd_pins demod_2f_i/variable_bitshift_in_0/reg_in_1]
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/filter2_out] [get_bd_pins demod_2f_i/variable_bitshift_in_0/reg_in_2]
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/filter3_out] [get_bd_pins demod_2f_i/variable_bitshift_in_0/reg_in_3]
connect_bd_net [get_bd_pins demod_2f_i/lpf2_interleaved4_1/filter4_out] [get_bd_pins demod_2f_i/variable_bitshift_in_0/reg_in_4]
connect_bd_net [get_bd_pins demod_2f_i/demod_A] [get_bd_pins stoopid_data/In4] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f_i/demod_B] [get_bd_pins stoopid_data/In6] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f_i/variable_bitshift_in_0/trunc_out_3] [get_bd_pins stoopid_data/In12]
connect_bd_net [get_bd_pins demod_2f_i/variable_bitshift_in_0/trunc_out_4] [get_bd_pins stoopid_data/In14]
connect_bd_net [get_bd_pins demod_1f/aclk] [get_bd_pins demod_1f/multiplier_3stage_3/clk]
set_property name demod_2f [get_bd_cells demod_2f_i]
regenerate_bd_layout
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/variable_bitshift_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/variable_bitshift_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/multiplier_3stage_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/multiplier_3stage_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/multiplier_3stage_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/multiplier_3stage_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_multiplier_3stage_1_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_multiplier_3stage_2_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_multiplier_3stage_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_multiplier_3stage_4_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_variable_bitshift_in_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_variable_bitshift_in_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_multiplier_3stage_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_multiplier_3stage_1_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_multiplier_3stage_4_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_variable_bitshift_in_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_multiplier_3stage_2_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_variable_bitshift_in_0_0
[Wed Aug  2 19:55:48 2023] Launched system_multiplier_3stage_3_0_synth_1, system_auto_pc_0_synth_1, system_multiplier_3stage_4_0_synth_1, system_variable_bitshift_in_0_0_synth_1, system_variable_bitshift_in_0_3_synth_1, system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_multiplier_3stage_1_2_synth_1, system_multiplier_3stage_2_2_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_multiplier_3stage_3_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_3_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/runme.log
system_multiplier_3stage_4_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_4_0_synth_1/runme.log
system_variable_bitshift_in_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_variable_bitshift_in_0_0_synth_1/runme.log
system_variable_bitshift_in_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_variable_bitshift_in_0_3_synth_1/runme.log
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_multiplier_3stage_1_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_1_2_synth_1/runme.log
system_multiplier_3stage_2_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_2_2_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Wed Aug  2 19:55:48 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:05 ; elapsed = 00:00:56 . Memory (MB): peak = 9641.617 ; gain = 183.809 ; free physical = 8460 ; free virtual = 62517
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 9737.801 ; gain = 0.000 ; free physical = 11985 ; free virtual = 62864
INFO: [Netlist 29-17] Analyzing 2491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9802.828 ; gain = 12.965 ; free physical = 11405 ; free virtual = 62285
Restored from archive | CPU: 1.250000 secs | Memory: 25.306351 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9802.828 ; gain = 12.965 ; free physical = 11405 ; free virtual = 62285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9802.828 ; gain = 0.000 ; free physical = 11407 ; free virtual = 62288
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 10099.102 ; gain = 361.301 ; free physical = 11289 ; free virtual = 62177
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:27 ; elapsed = 00:00:30 . Memory (MB): peak = 10686.512 ; gain = 378.137 ; free physical = 9570 ; free virtual = 60764
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 8.096 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Wed Aug  2 20:27:35 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Wed Aug  2 20:27:35 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9588 ; free virtual = 60811
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9646 ; free virtual = 61005
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9468 ; free virtual = 60827
Restored from archive | CPU: 1.370000 secs | Memory: 25.868141 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9468 ; free virtual = 60827
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9383 ; free virtual = 60743
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 10902.559 ; gain = 0.000 ; free physical = 9977 ; free virtual = 61385
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.350 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Wed Aug  2 20:51:28 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Wed Aug  2 20:51:28 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 11267.168 ; gain = 265.922 ; free physical = 9984 ; free virtual = 61362
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 11267.168 ; gain = 0.000 ; free physical = 10100 ; free virtual = 61714
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11267.168 ; gain = 0.000 ; free physical = 9957 ; free virtual = 61570
Restored from archive | CPU: 1.410000 secs | Memory: 18.937073 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11267.168 ; gain = 0.000 ; free physical = 9957 ; free virtual = 61570
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 11267.168 ; gain = 0.000 ; free physical = 9930 ; free virtual = 61543
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
archive_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved.xpr.zip} -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-487785-chonkyLaptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_3' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_1_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_3_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_4_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_sin_cos_convert_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_variable_bitshift_in_0_3' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_counter_binary_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_ramp_generator_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_slicer_variable_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_adc_register_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_3_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_4_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_variable_bitshift_in_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_variable_bitshift_in_0_3_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_3_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_1_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_3_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_3_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_3_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:02:12 ; elapsed = 00:01:07 . Memory (MB): peak = 11267.168 ; gain = 0.000 ; free physical = 9823 ; free virtual = 61492
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:45 ; elapsed = 00:00:35 . Memory (MB): peak = 11274.375 ; gain = 7.207 ; free physical = 8893 ; free virtual = 61315
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 22.598 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 09:43:06 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 09:43:06 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:39 ; elapsed = 00:00:54 . Memory (MB): peak = 11671.816 ; gain = 397.441 ; free physical = 9076 ; free virtual = 61454
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 11671.816 ; gain = 0.000 ; free physical = 9090 ; free virtual = 61545
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11671.816 ; gain = 0.000 ; free physical = 8998 ; free virtual = 61452
Restored from archive | CPU: 1.310000 secs | Memory: 23.746605 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11671.816 ; gain = 0.000 ; free physical = 8998 ; free virtual = 61452
refresh_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 11671.816 ; gain = 0.000 ; free physical = 8942 ; free virtual = 61397
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:36 ; elapsed = 00:00:30 . Memory (MB): peak = 11823.953 ; gain = 152.137 ; free physical = 8616 ; free virtual = 61069
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 29.181 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6b39b03947cec2c4 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_0, cache-ID = 6b39b03947cec2c4; cache size = 29.181 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 453786517bfbc81e to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_1, cache-ID = 453786517bfbc81e; cache size = 29.181 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6b39b03947cec2c4 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/6/b/6b39b03947cec2c4/system_lpf2_interleaved4_0_2_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_2, cache-ID = 6b39b03947cec2c4; cache size = 29.181 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 453786517bfbc81e to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/4/5/453786517bfbc81e/system_lpf2_interleaved4_0_3_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_3, cache-ID = 453786517bfbc81e; cache size = 29.181 MB.
[Thu Aug  3 10:50:28 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 10:50:28 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:00:44 . Memory (MB): peak = 11853.812 ; gain = 29.859 ; free physical = 8708 ; free virtual = 61127
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 11853.812 ; gain = 0.000 ; free physical = 8765 ; free virtual = 61242
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11853.812 ; gain = 0.000 ; free physical = 8650 ; free virtual = 61128
Restored from archive | CPU: 1.380000 secs | Memory: 25.807564 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11853.812 ; gain = 0.000 ; free physical = 8650 ; free virtual = 61128
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 11853.812 ; gain = 0.000 ; free physical = 8614 ; free virtual = 61091
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
update_module_reference {system_adc_channel_1_0 system_adc_register_convert_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS_IN'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_adc_register_convert_0_1'. Sub-design: '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ip/system_adc_register_convert_0_1/system_adc_register_convert_0_1.xci'.
INFO: [IP_Flow 19-3420] Updated system_adc_channel_1_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_adc_channel_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_adc_register_convert_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_adc_register_convert_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_adc_channel_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_adc_register_convert_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 12017.410 ; gain = 163.598 ; free physical = 8432 ; free virtual = 60888
connect_bd_net [get_bd_pins adc_channel_2/clk] [get_bd_pins DataAcquisition/adc_clk]
connect_bd_net [get_bd_pins adc_channel_1/clk] [get_bd_pins DataAcquisition/adc_clk]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_channel_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_channel_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_channel_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_adc_register_convert_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_channel_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_adc_register_convert_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 29.181 MB.
[Thu Aug  3 11:23:29 2023] Launched system_adc_register_convert_0_1_synth_1, system_adc_channel_1_0_synth_1, synth_1...
Run output will be captured here:
system_adc_register_convert_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_adc_register_convert_0_1_synth_1/runme.log
system_adc_channel_1_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_adc_channel_1_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 11:23:29 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 12217.355 ; gain = 99.906 ; free physical = 8430 ; free virtual = 60889
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 12217.355 ; gain = 0.000 ; free physical = 8442 ; free virtual = 60954
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12217.355 ; gain = 0.000 ; free physical = 8344 ; free virtual = 60856
Restored from archive | CPU: 1.400000 secs | Memory: 26.047745 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12217.355 ; gain = 0.000 ; free physical = 8344 ; free virtual = 60856
refresh_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 12217.355 ; gain = 0.000 ; free physical = 8310 ; free virtual = 60823
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
disconnect_bd_net /axis_red_pitaya_adc_0_adc_clk [get_bd_pins adc_channel_1/clk]
disconnect_bd_net /axis_red_pitaya_adc_0_adc_clk [get_bd_pins adc_channel_2/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property CONFIG.Output_Width {2} [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins DataAcquisition/adc_clk]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins adc_channel_2/clk]
connect_bd_net [get_bd_pins adc_channel_1/clk] [get_bd_pins c_counter_binary_0/Q]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins adc_channel_1/clk] [get_bd_pins c_counter_binary_0/Q]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins adc_channel_2/clk]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {2} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins adc_channel_2/clk]
connect_bd_net [get_bd_pins adc_channel_1/clk] [get_bd_pins xlslice_0/Dout]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_c_counter_binary_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 29.211 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_c_counter_binary_0_1
[Thu Aug  3 11:34:18 2023] Launched system_c_counter_binary_0_1_synth_1, synth_1...
Run output will be captured here:
system_c_counter_binary_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_c_counter_binary_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 11:34:18 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:58 ; elapsed = 00:00:44 . Memory (MB): peak = 12490.219 ; gain = 61.715 ; free physical = 8048 ; free virtual = 60523
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_2'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 12490.219 ; gain = 0.000 ; free physical = 8604 ; free virtual = 61140
connect_bd_net [get_bd_pins demod_1f/lpf2_interleaved4_0/select] [get_bd_pins c_counter_binary_0/Q]
set_property name filter_select [get_bd_pins demod_1f/select1]
connect_bd_net [get_bd_pins demod_1f/filter_select] [get_bd_pins demod_1f/lpf2_interleaved4_1/select]
connect_bd_net [get_bd_pins demod_2f/lpf2_interleaved4_0/select] [get_bd_pins c_counter_binary_0/Q]
connect_bd_net [get_bd_pins demod_2f/select1] [get_bd_pins demod_2f/lpf2_interleaved4_1/select]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 29.306 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 11:50:04 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 11:50:04 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:57 ; elapsed = 00:00:57 . Memory (MB): peak = 12909.273 ; gain = 419.055 ; free physical = 8613 ; free virtual = 61141
startgroup
endgroup
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 12909.273 ; gain = 0.000 ; free physical = 8591 ; free virtual = 61280
INFO: [Netlist 29-17] Analyzing 2444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12909.273 ; gain = 0.000 ; free physical = 8493 ; free virtual = 61182
Restored from archive | CPU: 1.410000 secs | Memory: 26.143303 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12909.273 ; gain = 0.000 ; free physical = 8493 ; free virtual = 61182
refresh_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 12909.273 ; gain = 0.000 ; free physical = 8481 ; free virtual = 61172
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_SIZE {2} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins c_counter_binary_0/Q]
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
set_property CONFIG.C_SIZE {2} [get_bd_cells util_reduced_logic_0]
connect_bd_net [get_bd_pins util_reduced_logic_0/Op1] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net [get_bd_pins util_reduced_logic_0/Res] [get_bd_pins adc_channel_2/clk]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0: Both input pins Op1 and Op2 of ip "/util_vector_logic_0" must be connected 
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_reduced_logic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_reduced_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins util_vector_logic_0/Op2]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {2} \
] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 11
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_1f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/demod_2f/lpf2_interleaved4_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "data" when Input pin Op1 type is "data" and Input pin Op2 type is "undef".
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_reduced_logic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 36.573 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_reduced_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
[Thu Aug  3 12:06:04 2023] Launched system_util_reduced_logic_0_0_synth_1, system_util_vector_logic_0_0_synth_1, synth_1...
Run output will be captured here:
system_util_reduced_logic_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_util_reduced_logic_0_0_synth_1/runme.log
system_util_vector_logic_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_util_vector_logic_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 12:06:04 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:20 ; elapsed = 00:00:53 . Memory (MB): peak = 13491.332 ; gain = 453.988 ; free physical = 8379 ; free virtual = 61071
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_reduced_logic_0]
delete_bd_objs: Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 13491.332 ; gain = 0.000 ; free physical = 7865 ; free virtual = 60634
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {1} \
  CONFIG.DIN_TO {1} \
  CONFIG.DIN_WIDTH {2} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins adc_channel_2/clk]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
update_module_reference system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'select' is not found on the upgraded version of the cell '/demod_1f/lpf2_interleaved4_0'. Its connection to the net 'select1_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 13653.254 ; gain = 161.922 ; free physical = 7786 ; free virtual = 60547
update_module_reference {system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3 system_lpf2_interleaved4_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
delete_fileset: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 13653.254 ; gain = 0.000 ; free physical = 7870 ; free virtual = 60631
delete_ip_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 13653.254 ; gain = 0.000 ; free physical = 7870 ; free virtual = 60631
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'select' is not found on the upgraded version of the cell '/demod_1f/lpf2_interleaved4_1'. Its connection to the net 'select1_1' has been removed.
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'select' is not found on the upgraded version of the cell '/demod_2f/lpf2_interleaved4_0'. Its connection to the net 'select1_1' has been removed.
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'select'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_lpf2_interleaved4_0_3'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'select' is not found on the upgraded version of the cell '/demod_2f/lpf2_interleaved4_1'. Its connection to the net 'select1_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_lpf2_interleaved4_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 13653.254 ; gain = 0.000 ; free physical = 7878 ; free virtual = 60620
update_module_reference: Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 13653.254 ; gain = 0.000 ; free physical = 7878 ; free virtual = 60620
delete_bd_objs [get_bd_nets demod_1f/select1_1] [get_bd_pins demod_1f/filter_select]
delete_bd_objs [get_bd_nets demod_2f/select1_1] [get_bd_pins demod_2f/select1]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
group_bd_cells clk_div4 [get_bd_cells c_counter_binary_0] [get_bd_cells xlslice_0]
startgroup
endgroup
regenerate_bd_layout
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 13653.254 ; gain = 0.000 ; free physical = 7724 ; free virtual = 60605
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div4/xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 36.612 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 12:49:48 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 12:49:48 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:04 ; elapsed = 00:00:49 . Memory (MB): peak = 13725.164 ; gain = 71.910 ; free physical = 7791 ; free virtual = 60628
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 13725.164 ; gain = 0.000 ; free physical = 7755 ; free virtual = 60676
INFO: [Netlist 29-17] Analyzing 2444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13725.164 ; gain = 0.000 ; free physical = 7652 ; free virtual = 60574
Restored from archive | CPU: 1.450000 secs | Memory: 25.909340 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13725.164 ; gain = 0.000 ; free physical = 7652 ; free virtual = 60574
refresh_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 13829.969 ; gain = 104.805 ; free physical = 7647 ; free virtual = 60565
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu Aug  3 13:09:32 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 13:09:32 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
generate_target all [get_files {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 13829.969 ; gain = 0.000 ; free physical = 15515 ; free virtual = 69225
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
launch_runs system_lpf2_interleaved4_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
[Thu Aug  3 13:16:49 2023] Launched system_lpf2_interleaved4_0_0_synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 13992.957 ; gain = 162.988 ; free physical = 15563 ; free virtual = 69274
wait_on_run system_lpf2_interleaved4_0_0_synth_1
[Thu Aug  3 13:16:49 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...
[Thu Aug  3 13:16:54 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...
[Thu Aug  3 13:16:59 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...
[Thu Aug  3 13:17:04 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...
[Thu Aug  3 13:17:14 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...
[Thu Aug  3 13:17:24 2023] Waiting for system_lpf2_interleaved4_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_lpf2_interleaved4_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lpf2_interleaved4_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_lpf2_interleaved4_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
Command: synth_design -top system_lpf2_interleaved4_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1404096
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1949.055 ; gain = 369.801 ; free physical = 14441 ; free virtual = 68151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2927.066; parent = 1952.027; children = 975.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_lpf2_interleaved4_0_0' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/synth/system_lpf2_interleaved4_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lpf2_interleaved4' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lpf2_interleaved4' (0#1) [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_lpf2_interleaved4_0_0' (0#1) [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/synth/system_lpf2_interleaved4_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2025.992 ; gain = 446.738 ; free physical = 14521 ; free virtual = 68232
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3001.035; parent = 2025.996; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.836 ; gain = 461.582 ; free physical = 14520 ; free virtual = 68232
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3015.879; parent = 2040.840; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.836 ; gain = 461.582 ; free physical = 14520 ; free virtual = 68232
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3015.879; parent = 2040.840; children = 975.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.836 ; gain = 0.000 ; free physical = 14515 ; free virtual = 68227
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.586 ; gain = 0.000 ; free physical = 14437 ; free virtual = 68148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2198.586 ; gain = 0.000 ; free physical = 14436 ; free virtual = 68147
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14482 ; free virtual = 68194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14482 ; free virtual = 68194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14482 ; free virtual = 68194
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'filter1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'filter2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'filter3_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'filter4_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'b1_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'b2_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'a2_1_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'a1_1_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'b0_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'b1_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'b2_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'a2_2_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'a1_2_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'b0_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'b1_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'b2_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'a2_3_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'a1_3_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'b0_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'b1_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'b2_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'a2_4_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'a1_4_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'b0_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'data1_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'data2_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'data3_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'data4_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14474 ; free virtual = 68187
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   56 Bit       Adders := 4     
	   4 Input   42 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 16    
	               42 Bit    Registers := 4     
	               32 Bit    Registers := 12    
	               28 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Multipliers : 
	              15x42  Multipliers := 4     
	              16x42  Multipliers := 4     
	               4x28  Multipliers := 3     
	               3x28  Multipliers := 7     
+---Muxes : 
	   2 Input   56 Bit        Muxes := 6     
	   4 Input   56 Bit        Muxes := 4     
	   2 Input   42 Bit        Muxes := 3     
	   4 Input   42 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   28 Bit        Muxes := 3     
	   4 Input   28 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (filter1_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[26]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[25]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[24]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[23]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[22]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[21]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[20]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[19]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[18]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[17]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[16]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[15]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[14]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[13]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[12]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[11]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[10]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[9]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[8]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[7]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[6]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[5]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[4]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[3]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[2]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[1]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[0]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[26]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[25]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[24]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[23]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[22]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[21]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[20]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[19]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[18]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[17]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[16]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[15]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[14]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[13]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[12]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[11]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[10]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[9]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[8]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[7]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[6]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[5]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[4]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[3]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[2]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[1]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[0]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[26]) is unused and will be removed from module lpf2_interleaved4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14420 ; free virtual = 68139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.430; parent = 1227.602; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14325 ; free virtual = 68043
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.135; parent = 1338.865; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14324 ; free virtual = 68042
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.811; parent = 1339.541; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14307 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1562.951; parent = 1341.682; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.088; parent = 1341.818; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.088; parent = 1341.818; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.564; parent = 1342.295; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.564; parent = 1342.295; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.564; parent = 1342.295; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.564; parent = 1342.295; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   562|
|2     |LUT1   |    94|
|3     |LUT2   |  1374|
|4     |LUT3   |   546|
|5     |LUT4   |   346|
|6     |LUT5   |   280|
|7     |LUT6   |   318|
|8     |FDRE   |  1504|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14306 ; free virtual = 68025
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.596; parent = 1342.326; children = 221.828
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.613; parent = 2166.574; children = 975.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2198.586 ; gain = 461.582 ; free physical = 14360 ; free virtual = 68079
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2198.586 ; gain = 619.332 ; free physical = 14360 ; free virtual = 68079
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2198.586 ; gain = 0.000 ; free physical = 14471 ; free virtual = 68190
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_lpf2_interleaved4_0_0' is not ideal for floorplanning, since the cellview 'lpf2_interleaved4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.586 ; gain = 0.000 ; free physical = 14416 ; free virtual = 68135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 20311dc8
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2198.586 ; gain = 925.699 ; free physical = 14616 ; free virtual = 68334
INFO: [Common 17-1381] The checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/system_lpf2_interleaved4_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_lpf2_interleaved4_0_0, cache-ID = 5e01aa88ca218af8
INFO: [Common 17-1381] The checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/system_lpf2_interleaved4_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_lpf2_interleaved4_0_0_utilization_synth.rpt -pb system_lpf2_interleaved4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 13:17:20 2023...
[Thu Aug  3 13:17:24 2023] system_lpf2_interleaved4_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 13992.957 ; gain = 0.000 ; free physical = 15480 ; free virtual = 69199
launch_runs system_lpf2_interleaved4_0_1_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
[Thu Aug  3 13:17:26 2023] Launched system_lpf2_interleaved4_0_1_synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
wait_on_run system_lpf2_interleaved4_0_1_synth_1
[Thu Aug  3 13:17:26 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...
[Thu Aug  3 13:17:31 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...
[Thu Aug  3 13:17:36 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...
[Thu Aug  3 13:17:41 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...
[Thu Aug  3 13:17:51 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...
[Thu Aug  3 13:18:01 2023] Waiting for system_lpf2_interleaved4_0_1_synth_1 to finish...

*** Running vivado
    with args -log system_lpf2_interleaved4_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lpf2_interleaved4_0_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_lpf2_interleaved4_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
Command: synth_design -top system_lpf2_interleaved4_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1404378
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1951.000 ; gain = 371.770 ; free physical = 14408 ; free virtual = 68127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2927.016; parent = 1953.973; children = 973.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_lpf2_interleaved4_0_1' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/synth/system_lpf2_interleaved4_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'lpf2_interleaved4' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lpf2_interleaved4' (0#1) [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_lpf2_interleaved4_0_1' (0#1) [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/synth/system_lpf2_interleaved4_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2025.938 ; gain = 446.707 ; free physical = 14489 ; free virtual = 68208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2998.984; parent = 2025.941; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.781 ; gain = 461.551 ; free physical = 14489 ; free virtual = 68208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3013.828; parent = 2040.785; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.781 ; gain = 461.551 ; free physical = 14489 ; free virtual = 68208
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3013.828; parent = 2040.785; children = 973.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.781 ; gain = 0.000 ; free physical = 14485 ; free virtual = 68204
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.531 ; gain = 0.000 ; free physical = 14405 ; free virtual = 68124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2200.531 ; gain = 0.000 ; free physical = 14405 ; free virtual = 68124
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14456 ; free virtual = 68176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14456 ; free virtual = 68176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14456 ; free virtual = 68176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'filter1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'filter2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'filter3_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'filter4_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'b1_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'b2_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'a2_1_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'a1_1_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'b0_1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'b1_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'b2_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'a2_2_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'a1_2_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'b0_2_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:131]
WARNING: [Synth 8-327] inferring latch for variable 'b1_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'b2_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'a2_3_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'a1_3_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'b0_3_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'b1_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'b2_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'a2_4_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'a1_4_p2_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'b0_4_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'data1_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'data2_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'data3_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'data4_i1_p1_reg' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/lpf2_interleaved4.v:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14456 ; free virtual = 68177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   56 Bit       Adders := 4     
	   4 Input   42 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 16    
	               42 Bit    Registers := 4     
	               32 Bit    Registers := 12    
	               28 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Multipliers : 
	              15x42  Multipliers := 4     
	              16x42  Multipliers := 4     
	               4x28  Multipliers := 3     
	               3x28  Multipliers := 7     
+---Muxes : 
	   2 Input   56 Bit        Muxes := 6     
	   4 Input   56 Bit        Muxes := 4     
	   2 Input   42 Bit        Muxes := 3     
	   4 Input   42 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 6     
	   2 Input   28 Bit        Muxes := 3     
	   4 Input   28 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (filter1_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[26]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[25]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[24]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[23]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[22]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[21]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[20]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[19]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[18]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[17]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[16]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[15]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[14]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[13]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[12]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[11]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[10]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[9]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[8]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[7]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[6]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[5]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[4]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[3]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[2]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[1]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter1_reg[0]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[26]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[25]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[24]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[23]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[22]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[21]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[20]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[19]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[18]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[17]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[16]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[15]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[14]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[13]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[12]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[11]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[10]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[9]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[8]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[7]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[6]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[5]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[4]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[3]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[2]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[1]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter2_reg[0]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[41]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[40]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[39]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[38]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[37]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[36]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[35]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[34]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[33]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[32]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[31]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[30]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[29]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[28]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[27]) is unused and will be removed from module lpf2_interleaved4.
WARNING: [Synth 8-3332] Sequential element (filter3_reg[26]) is unused and will be removed from module lpf2_interleaved4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14401 ; free virtual = 68128
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.466; parent = 1227.618; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14304 ; free virtual = 68031
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.030; parent = 1338.741; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14303 ; free virtual = 68030
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.737; parent = 1339.448; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14285 ; free virtual = 68012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.022; parent = 1341.733; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.159; parent = 1341.870; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.159; parent = 1341.870; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.636; parent = 1342.347; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.636; parent = 1342.347; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.636; parent = 1342.347; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.636; parent = 1342.347; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   562|
|2     |LUT1   |    94|
|3     |LUT2   |  1374|
|4     |LUT3   |   546|
|5     |LUT4   |   346|
|6     |LUT5   |   280|
|7     |LUT6   |   318|
|8     |FDRE   |  1504|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14284 ; free virtual = 68011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1563.667; parent = 1342.378; children = 221.848
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3141.562; parent = 2168.520; children = 973.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2200.531 ; gain = 461.551 ; free physical = 14338 ; free virtual = 68065
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.531 ; gain = 621.301 ; free physical = 14338 ; free virtual = 68065
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2200.531 ; gain = 0.000 ; free physical = 14448 ; free virtual = 68175
INFO: [Netlist 29-17] Analyzing 562 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_lpf2_interleaved4_0_1' is not ideal for floorplanning, since the cellview 'lpf2_interleaved4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.531 ; gain = 0.000 ; free physical = 14393 ; free virtual = 68120
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 69b621a1
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2200.531 ; gain = 873.520 ; free physical = 14592 ; free virtual = 68319
INFO: [Common 17-1381] The checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/system_lpf2_interleaved4_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_lpf2_interleaved4_0_1, cache-ID = 700f9ce0f6148022
INFO: [Common 17-1381] The checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/system_lpf2_interleaved4_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_lpf2_interleaved4_0_1_utilization_synth.rpt -pb system_lpf2_interleaved4_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 13:17:57 2023...
[Thu Aug  3 13:18:01 2023] system_lpf2_interleaved4_0_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 13992.957 ; gain = 0.000 ; free physical = 15471 ; free virtual = 69198
launch_runs system_lpf2_interleaved4_0_2_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5e01aa88ca218af8 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_2, cache-ID = 5e01aa88ca218af8; cache size = 51.169 MB.
[Thu Aug  3 13:18:03 2023] Launched system_lpf2_interleaved4_0_2_synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
wait_on_run system_lpf2_interleaved4_0_2_synth_1
[Thu Aug  3 13:18:03 2023] Waiting for system_lpf2_interleaved4_0_2_synth_1 to finish...
[Thu Aug  3 13:18:08 2023] Waiting for system_lpf2_interleaved4_0_2_synth_1 to finish...
[Thu Aug  3 13:18:13 2023] Waiting for system_lpf2_interleaved4_0_2_synth_1 to finish...
[Thu Aug  3 13:18:18 2023] Waiting for system_lpf2_interleaved4_0_2_synth_1 to finish...

*** Running vivado
    with args -log system_lpf2_interleaved4_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lpf2_interleaved4_0_2.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_lpf2_interleaved4_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5e01aa88ca218af8 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/system_lpf2_interleaved4_0_2.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/system_lpf2_interleaved4_0_2_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/system_lpf2_interleaved4_0_2_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/system_lpf2_interleaved4_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/5/e/5e01aa88ca218af8/system_lpf2_interleaved4_0_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/system_lpf2_interleaved4_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_2, cache-ID = 5e01aa88ca218af8.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 13:18:10 2023...
[Thu Aug  3 13:18:18 2023] system_lpf2_interleaved4_0_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 13992.957 ; gain = 0.000 ; free physical = 15451 ; free virtual = 69183
launch_runs system_lpf2_interleaved4_0_3_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 700f9ce0f6148022 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_3, cache-ID = 700f9ce0f6148022; cache size = 51.169 MB.
[Thu Aug  3 13:18:21 2023] Launched system_lpf2_interleaved4_0_3_synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
wait_on_run system_lpf2_interleaved4_0_3_synth_1
[Thu Aug  3 13:18:21 2023] Waiting for system_lpf2_interleaved4_0_3_synth_1 to finish...
[Thu Aug  3 13:18:26 2023] Waiting for system_lpf2_interleaved4_0_3_synth_1 to finish...
[Thu Aug  3 13:18:31 2023] Waiting for system_lpf2_interleaved4_0_3_synth_1 to finish...
[Thu Aug  3 13:18:36 2023] Waiting for system_lpf2_interleaved4_0_3_synth_1 to finish...

*** Running vivado
    with args -log system_lpf2_interleaved4_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_lpf2_interleaved4_0_3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_lpf2_interleaved4_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 700f9ce0f6148022 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/system_lpf2_interleaved4_0_3.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/system_lpf2_interleaved4_0_3_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/system_lpf2_interleaved4_0_3_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/system_lpf2_interleaved4_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/0/700f9ce0f6148022/system_lpf2_interleaved4_0_1_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/system_lpf2_interleaved4_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_lpf2_interleaved4_0_3, cache-ID = 700f9ce0f6148022.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 13:18:29 2023...
[Thu Aug  3 13:18:36 2023] system_lpf2_interleaved4_0_3_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 13992.957 ; gain = 0.000 ; free physical = 15455 ; free virtual = 69191
launch_runs system_auto_pc_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 51.169 MB.
[Thu Aug  3 13:18:38 2023] Launched system_auto_pc_0_synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/runme.log
wait_on_run system_auto_pc_0_synth_1
[Thu Aug  3 13:18:38 2023] Waiting for system_auto_pc_0_synth_1 to finish...
[Thu Aug  3 13:18:43 2023] Waiting for system_auto_pc_0_synth_1 to finish...
[Thu Aug  3 13:18:48 2023] Waiting for system_auto_pc_0_synth_1 to finish...
[Thu Aug  3 13:18:53 2023] Waiting for system_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log system_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_auto_pc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  3 13:18:45 2023...
[Thu Aug  3 13:18:53 2023] system_auto_pc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 14145.648 ; gain = 0.000 ; free physical = 15466 ; free virtual = 69203
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 14181.715 ; gain = 0.000 ; free physical = 15609 ; free virtual = 69347
INFO: [Netlist 29-17] Analyzing 2444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 14181.715 ; gain = 0.000 ; free physical = 15505 ; free virtual = 69243
Restored from archive | CPU: 1.550000 secs | Memory: 35.384323 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 14181.715 ; gain = 0.000 ; free physical = 15505 ; free virtual = 69243
refresh_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 14706.977 ; gain = 561.328 ; free physical = 15426 ; free virtual = 69164
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Thu Aug  3 13:20:11 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 13:20:11 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 14706.977 ; gain = 0.000 ; free physical = 14322 ; free virtual = 68068
INFO: [Netlist 29-17] Analyzing 2492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 14706.977 ; gain = 0.000 ; free physical = 14224 ; free virtual = 67970
Restored from archive | CPU: 1.460000 secs | Memory: 26.113594 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 14706.977 ; gain = 0.000 ; free physical = 14224 ; free virtual = 67970
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 14706.977 ; gain = 0.000 ; free physical = 14186 ; free virtual = 67933
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:47 ; elapsed = 00:00:37 . Memory (MB): peak = 15190.391 ; gain = 483.414 ; free physical = 14034 ; free virtual = 68051
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 51.169 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 13:45:07 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 13:45:07 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:00:41 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13660 ; free virtual = 67738
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13812 ; free virtual = 68070
INFO: [Netlist 29-17] Analyzing 2620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13738 ; free virtual = 67995
Restored from archive | CPU: 1.470000 secs | Memory: 26.133736 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13738 ; free virtual = 67995
refresh_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13715 ; free virtual = 67972
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:44 ; elapsed = 00:00:35 . Memory (MB): peak = 15190.391 ; gain = 0.000 ; free physical = 13642 ; free virtual = 67872
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 58.537 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 14:15:37 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 14:15:37 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 15535.852 ; gain = 345.461 ; free physical = 13708 ; free virtual = 67891
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:45 ; elapsed = 00:00:30 . Memory (MB): peak = 15535.852 ; gain = 0.000 ; free physical = 13127 ; free virtual = 67478
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 68.084 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 14:31:12 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 14:31:12 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:20 ; elapsed = 00:01:01 . Memory (MB): peak = 15860.863 ; gain = 325.012 ; free physical = 13240 ; free virtual = 67539
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 15860.863 ; gain = 0.000 ; free physical = 14593 ; free virtual = 68969
INFO: [Netlist 29-17] Analyzing 2620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15860.863 ; gain = 0.000 ; free physical = 14496 ; free virtual = 68872
Restored from archive | CPU: 1.470000 secs | Memory: 26.139664 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15860.863 ; gain = 0.000 ; free physical = 14496 ; free virtual = 68872
refresh_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:19 . Memory (MB): peak = 15860.863 ; gain = 0.000 ; free physical = 14446 ; free virtual = 68822
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:45 ; elapsed = 00:00:35 . Memory (MB): peak = 16069.961 ; gain = 209.098 ; free physical = 14435 ; free virtual = 68779
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 75.494 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 14:46:17 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 14:46:17 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:00:43 . Memory (MB): peak = 16172.836 ; gain = 102.875 ; free physical = 14514 ; free virtual = 68811
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 16172.836 ; gain = 0.000 ; free physical = 14042 ; free virtual = 68436
INFO: [Netlist 29-17] Analyzing 2620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16172.836 ; gain = 0.000 ; free physical = 13961 ; free virtual = 68355
Restored from archive | CPU: 1.440000 secs | Memory: -8.896980 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16172.836 ; gain = 0.000 ; free physical = 13961 ; free virtual = 68355
refresh_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 16172.836 ; gain = 0.000 ; free physical = 13938 ; free virtual = 68332
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:44 ; elapsed = 00:00:36 . Memory (MB): peak = 16172.836 ; gain = 0.000 ; free physical = 13855 ; free virtual = 68212
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 83.567 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
[Thu Aug  3 14:56:15 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 14:56:15 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 16563.457 ; gain = 255.020 ; free physical = 13991 ; free virtual = 68300
delete_bd_objs [get_bd_nets xlslice_0_Dout]
connect_bd_net [get_bd_pins adc_channel_2/clk] [get_bd_pins DataAcquisition/adc_clk]
connect_bd_net [get_bd_pins adc_channel_1/clk] [get_bd_pins DataAcquisition/adc_clk]
delete_bd_objs [get_bd_cells clk_div4]
delete_bd_objs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 16563.457 ; gain = 0.000 ; free physical = 13552 ; free virtual = 67952
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 91.603 MB.
[Thu Aug  3 15:03:45 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 15:03:45 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:43 ; elapsed = 00:00:45 . Memory (MB): peak = 16774.387 ; gain = 149.848 ; free physical = 13558 ; free virtual = 67910
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 16774.387 ; gain = 0.000 ; free physical = 14114 ; free virtual = 68513
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16774.387 ; gain = 0.000 ; free physical = 14053 ; free virtual = 68453
Restored from archive | CPU: 1.430000 secs | Memory: 25.804718 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16774.387 ; gain = 0.000 ; free physical = 14053 ; free virtual = 68453
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 16774.387 ; gain = 0.000 ; free physical = 13987 ; free virtual = 68386
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
update_module_reference: Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 16774.387 ; gain = 0.000 ; free physical = 14037 ; free virtual = 68403
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_89f4eb81.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 91.603 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 15:16:37 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_lpf2_interleaved4_0_3_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 15:16:37 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 17112.305 ; gain = 16.410 ; free physical = 14244 ; free virtual = 68564
close_project
open_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working/lockInMeasure_working.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 13950 ; free virtual = 68410
open_bd_design {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working/lockInMeasure_working.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working/lockInMeasure_working.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ramp_freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - start_bit
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - output_shift
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - led_value
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - memory_offset
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:module_ref:analog_block_memory_convert:1.0 - analog_block_memory_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_A
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_B
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_reset
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding component instance block -- xilinx.com:module_ref:variable_bitshift:1.0 - variable_bitshift_0
Adding component instance block -- xilinx.com:module_ref:slicer_variable:1.0 - slicer_variable_0
Adding component instance block -- xilinx.com:module_ref:multiply:1.0 - multiply_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_1
Adding component instance block -- xilinx.com:module_ref:ramp_generator:1.0 - ramp_generator_0
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_register_convert_0
Adding component instance block -- xilinx.com:module_ref:variable_bitshift:1.0 - variable_bitshift_0
Adding component instance block -- xilinx.com:module_ref:multiply:1.0 - multiply_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_1
Adding component instance block -- xilinx.com:module_ref:variable_bitshift:1.0 - variable_bitshift_0
Adding component instance block -- xilinx.com:module_ref:multiply:1.0 - multiply_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_1
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_0
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_1
Adding component instance block -- xilinx.com:module_ref:variable_bitshift:1.0 - variable_bitshift_0
Adding component instance block -- xilinx.com:module_ref:multiply:1.0 - multiply_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_0
Adding component instance block -- xilinx.com:module_ref:lpf2:1.0 - lpf2_1
Successfully read diagram <system> from block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working/lockInMeasure_working.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 13861 ; free virtual = 68323
update_compile_order -fileset sources_1
archive_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working.xpr.zip} -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-487785-chonkyLaptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'system_sin_cos_convert_0_1' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_working.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_working.runs/synth_1/system_wrapper.dcp
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_counter_binary_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_ramp_generator_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_slicer_variable_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_variable_bitshift_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiply_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiply_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiply_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiply_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiply_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_working.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 13574 ; free virtual = 68126
close_project
open_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_bd_design {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ramp_freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - start_bit
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - output_shift
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - acquisition_counter
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - led_value
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - memory_offset
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - memory_offset
Adding component instance block -- xilinx.com:module_ref:analog_block_memory_convert:1.0 - analog_block_memory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_A
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_B
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_reset
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding component instance block -- xilinx.com:module_ref:slicer_variable:1.0 - slicer_variable_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_3
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_1
Adding component instance block -- xilinx.com:module_ref:ramp_generator:1.0 - ramp_generator_0
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_2
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_1
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_3
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_4
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_5
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_1
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_2
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_1
Successfully read diagram <system> from block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11707 ; free virtual = 66891
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.16 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11664 ; free virtual = 66849
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11528 ; free virtual = 66712
Restored from archive | CPU: 11.860000 secs | Memory: 29.519707 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11528 ; free virtual = 66712
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11570 ; free virtual = 66755
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11498 ; free virtual = 66682
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_compile_order -fileset sources_1
open_bd_design {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:01:41 ; elapsed = 00:00:36 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11504 ; free virtual = 66655
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 101.490 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 20:34:12 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_3_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 20:34:12 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:44 ; elapsed = 00:00:46 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 11019 ; free virtual = 66634
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9645 ; free virtual = 65623
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9512 ; free virtual = 65490
Restored from archive | CPU: 1.650000 secs | Memory: 72.872650 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9512 ; free virtual = 65490
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9500 ; free virtual = 65474
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9488 ; free virtual = 65429
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 111.095 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
[Thu Aug  3 20:51:14 2023] Launched system_lpf2_interleaved4_0_2_synth_1, system_lpf2_interleaved4_0_3_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, synth_1...
Run output will be captured here:
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Thu Aug  3 20:51:14 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9564 ; free virtual = 65476
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9933 ; free virtual = 65878
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9896 ; free virtual = 65839
Restored from archive | CPU: 1.550000 secs | Memory: 26.429504 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9896 ; free virtual = 65839
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 17112.305 ; gain = 0.000 ; free physical = 9845 ; free virtual = 65790
startgroup
set_property -dict [list \
  CONFIG.DIN_FROM {2} \
  CONFIG.DIN_TO {2} \
] [get_bd_cells demod_1f/xlslice_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.DIN_FROM {4} \
  CONFIG.DIN_TO {4} \
] [get_bd_cells demod_1f/xlslice_1]
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
delete_bd_objs [get_bd_nets In0_1]
delete_bd_objs [get_bd_nets demod_1f_demod_B]
delete_bd_objs [get_bd_nets In9_1]
delete_bd_objs [get_bd_nets In8_1]
delete_bd_objs [get_bd_nets adc_channel_2_adc_out]
delete_bd_objs [get_bd_nets demod_1f/analog_data_B_1]
connect_bd_net [get_bd_pins demod_1f/analog_data_A] [get_bd_pins demod_1f/multiplier_3stage_3/a]
connect_bd_net [get_bd_pins demod_1f/analog_data_A] [get_bd_pins demod_1f/multiplier_3stage_1/a]
delete_bd_objs [get_bd_nets demod_1f/b_1]
delete_bd_objs [get_bd_nets demod_1f/reference_oscillator_1]
set_property name reference_oscillator_1f_i [get_bd_pins demod_1f/reference_oscillator_i]
set_property name reference_oscillator_1f_q [get_bd_pins demod_1f/reference_oscillator_q]
startgroup
connect_bd_net [get_bd_pins demod_1f/reference_oscillator_1f_i] [get_bd_pins demod_1f/multiplier_3stage_2/b]
endgroup
connect_bd_net [get_bd_pins demod_1f/reference_oscillator_1f_q] [get_bd_pins demod_1f/multiplier_3stage_3/b]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins demod_1f/reference_oscillator_1f_q] [get_bd_pins demod_1f/multiplier_3stage_3/b]'
connect_bd_net [get_bd_pins demod_1f/reference_oscillator_1f_q] [get_bd_pins demod_1f/multiplier_3stage_0/b]
delete_bd_objs [get_bd_pins demod_1f/analog_data_B]
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_1/b] [get_bd_pins reference_oscillators/sin_2f]
set_property name reference_oscillator_2f_i [get_bd_pins demod_1f/b]
startgroup
connect_bd_net [get_bd_pins demod_1f/multiplier_3stage_3/b] [get_bd_pins reference_oscillators/cos_2f]
endgroup
set_property name reference_oscillator_2f_q [get_bd_pins demod_1f/b]
delete_bd_objs [get_bd_nets demod_2f_i_demod_A]
delete_bd_objs [get_bd_nets demod_2f_i_demod_B]
delete_bd_objs [get_bd_nets In14_1]
delete_bd_objs [get_bd_nets In12_1]
connect_bd_net [get_bd_pins demod_1f/demod_A] [get_bd_pins stoopid_data/In0] -boundary_type upper
connect_bd_net [get_bd_pins demod_1f/demod_B] [get_bd_pins stoopid_data/In2] -boundary_type upper
connect_bd_net [get_bd_pins demod_1f/trunc_out_3] [get_bd_pins stoopid_data/In4] -boundary_type upper
connect_bd_net [get_bd_pins demod_1f/trunc_out_4] [get_bd_pins stoopid_data/In6] -boundary_type upper
disconnect_bd_net /reference_oscillator_i_1 [get_bd_pins demod_2f/reference_oscillator_i]
disconnect_bd_net /reference_oscillators_sin_2f [get_bd_pins demod_2f/reference_oscillator_q]
disconnect_bd_net /adc_register_convert_0_adc_out [get_bd_pins demod_2f/analog_data_1]
delete_bd_objs [get_bd_nets demod_2f/analog_data_1_1]
delete_bd_objs [get_bd_nets demod_2f/reference_oscillator_i_1]
delete_bd_objs [get_bd_nets demod_2f/reference_oscillator_q_1]
connect_bd_net [get_bd_pins demod_2f/analog_data_2] [get_bd_pins demod_2f/multiplier_3stage_2/a]
connect_bd_net [get_bd_pins demod_2f/analog_data_2] [get_bd_pins demod_2f/multiplier_3stage_3/a]
set_property name reference_oscillator_1f_i [get_bd_pins demod_2f/reference_oscillator_i]
set_property name reference_oscillator_1f_q [get_bd_pins demod_2f/reference_oscillator_q]
connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_i] [get_bd_pins demod_2f/multiplier_3stage_2/b]
connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_q] [get_bd_pins demod_2f/multiplier_3stage_5/b]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_q] [get_bd_pins demod_2f/multiplier_3stage_5/b]'
connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_q] [get_bd_pins demod_2f/multiplier_3stage_3/b]
connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_q] [get_bd_pins reference_oscillators/cos_1f] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f/reference_oscillator_1f_i] [get_bd_pins reference_oscillators/sin_1f] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f/multiplier_3stage_4/b] [get_bd_pins reference_oscillators/sin_2f]
set_property name reference_oscillator_2f_i [get_bd_pins demod_2f/b]
connect_bd_net [get_bd_pins demod_2f/multiplier_3stage_5/b] [get_bd_pins reference_oscillators/cos_2f]
connect_bd_net [get_bd_pins demod_2f/demod_A] [get_bd_pins stoopid_data/In9] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f/demod_B] [get_bd_pins stoopid_data/In8] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f/trunc_out_3] [get_bd_pins stoopid_data/In12] -boundary_type upper
connect_bd_net [get_bd_pins demod_2f/trunc_out_4] [get_bd_pins stoopid_data/In14] -boundary_type upper
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_pins demod_2f/analog_data_1]
connect_bd_net [get_bd_pins demod_2f/analog_data_2] [get_bd_pins adc_channel_2/adc_out]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells c_shift_ram_0]
set_property -dict [list \
  CONFIG.Depth {1} \
  CONFIG.Width {128} \
] [get_bd_cells c_shift_ram_0]
move_bd_cells [get_bd_cells stoopid_data] [get_bd_cells c_shift_ram_0]
delete_bd_objs [get_bd_nets stoopid_data/xlconcat_2_dout]
connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/CLK] [get_bd_pins stoopid_data/xlconcat_2/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/CLK] [get_bd_pins stoopid_data/xlconcat_2/dout]'
connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/CLK] [get_bd_pins stoopid_data/xlconcat_2/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/CLK] [get_bd_pins stoopid_data/xlconcat_2/dout]'
connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/D] [get_bd_pins stoopid_data/xlconcat_2/dout]
connect_bd_net [get_bd_pins stoopid_data/c_shift_ram_0/CLK] [get_bd_pins ramp_generator_0/done]
connect_bd_net [get_bd_pins stoopid_data/dout] [get_bd_pins stoopid_data/c_shift_ram_0/Q]
regenerate_bd_layout
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /stoopid_data/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block stoopid_data/c_shift_ram_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_c_shift_ram_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 119.046 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_c_shift_ram_0_0
[Fri Aug  4 11:47:52 2023] Launched system_c_shift_ram_0_0_synth_1, synth_1...
Run output will be captured here:
system_c_shift_ram_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_c_shift_ram_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 11:47:52 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:27 ; elapsed = 00:00:41 . Memory (MB): peak = 17337.309 ; gain = 90.922 ; free physical = 8045 ; free virtual = 66117
regenerate_bd_layout
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 17337.309 ; gain = 0.000 ; free physical = 7955 ; free virtual = 66078
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17337.309 ; gain = 0.000 ; free physical = 7928 ; free virtual = 66050
Restored from archive | CPU: 1.560000 secs | Memory: 26.139702 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17337.309 ; gain = 0.000 ; free physical = 7928 ; free virtual = 66050
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 17337.309 ; gain = 0.000 ; free physical = 7871 ; free virtual = 65993
delete_bd_objs [get_bd_nets stoopid_data/c_shift_ram_0_Q] [get_bd_nets stoopid_data/xlconcat_2_dout] [get_bd_nets stoopid_data/CLK_1] [get_bd_cells stoopid_data/c_shift_ram_0]
connect_bd_net [get_bd_pins stoopid_data/dout] [get_bd_pins stoopid_data/xlconcat_2/dout]
disconnect_bd_net /ramp_generator_0_done [get_bd_pins stoopid_data/CLK]
delete_bd_objs [get_bd_pins stoopid_data/CLK]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 119.254 MB.
[Fri Aug  4 14:13:26 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 14:13:26 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:07 ; elapsed = 00:00:55 . Memory (MB): peak = 17620.824 ; gain = 283.516 ; free physical = 7912 ; free virtual = 66082
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 17620.824 ; gain = 0.000 ; free physical = 7910 ; free virtual = 66127
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17620.824 ; gain = 0.000 ; free physical = 7898 ; free virtual = 66115
Restored from archive | CPU: 1.530000 secs | Memory: -24.923386 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 17620.824 ; gain = 0.000 ; free physical = 7898 ; free virtual = 66115
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 17620.824 ; gain = 0.000 ; free physical = 7787 ; free virtual = 66004
delete_bd_objs [get_bd_nets demod_1f/xlslice_0_Dout] [get_bd_cells demod_1f/xlslice_0]
startgroup
copy_bd_objs demod_1f  [get_bd_cells {demod_1f/c_counter_binary_2}]
endgroup
set_property CONFIG.Output_Width {1} [get_bd_cells demod_1f/c_counter_binary_3]
connect_bd_net [get_bd_pins demod_1f/c_counter_binary_3/CLK] [get_bd_pins demod_1f/xlslice_1/Dout]
connect_bd_net [get_bd_pins demod_1f/c_counter_binary_3/Q] [get_bd_pins demod_1f/c_counter_binary_2/CLK]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_4e1c856e.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/c_counter_binary_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_c_counter_binary_2_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 119.254 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_c_counter_binary_2_0
[Fri Aug  4 14:23:55 2023] Launched system_c_counter_binary_2_0_synth_1, synth_1...
Run output will be captured here:
system_c_counter_binary_2_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_c_counter_binary_2_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 14:23:55 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:54 ; elapsed = 00:00:47 . Memory (MB): peak = 18034.887 ; gain = 288.805 ; free physical = 7468 ; free virtual = 65685
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.dcp' for cell 'system_i/acquisition_counter'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_adc_register_convert_0_1/system_adc_register_convert_0_1.dcp' for cell 'system_i/adc_channel_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_adc_channel_1_0/system_adc_channel_1_0.dcp' for cell 'system_i/adc_channel_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_analog_block_memory_0_0/system_analog_block_memory_0_0.dcp' for cell 'system_i/analog_block_memory_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.gen/sources_1/bd/system/ip/system_axi_bram_reader_0_0/system_axi_bram_reader_0_0.dcp' for cell 'system_i/axi_bram_reader_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axis_constant_1_0/system_axis_constant_1_0.dcp' for cell 'system_i/axis_constant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp' for cell 'system_i/axis_red_pitaya_dac_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_c_addsub_0_0/system_c_addsub_0_0.dcp' for cell 'system_i/memory_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_ramp_generator_0_0/system_ramp_generator_0_0.dcp' for cell 'system_i/ramp_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0.dcp' for cell 'system_i/DataAcquisition/signal_split_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/GPIO/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/GPIO_2/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/GPIO_3/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_c_counter_binary_1_0/system_c_counter_binary_1_0.dcp' for cell 'system_i/demod_1f/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_c_counter_binary_1_1/system_c_counter_binary_1_1.dcp' for cell 'system_i/demod_1f/c_counter_binary_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_c_counter_binary_2_0/system_c_counter_binary_2_0.dcp' for cell 'system_i/demod_1f/c_counter_binary_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0.dcp' for cell 'system_i/demod_1f/lpf2_interleaved4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1.dcp' for cell 'system_i/demod_1f/lpf2_interleaved4_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_0_0/system_multiplier_3stage_0_0.dcp' for cell 'system_i/demod_1f/multiplier_3stage_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_0_1/system_multiplier_3stage_0_1.dcp' for cell 'system_i/demod_1f/multiplier_3stage_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_1_2/system_multiplier_3stage_1_2.dcp' for cell 'system_i/demod_1f/multiplier_3stage_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_2_2/system_multiplier_3stage_2_2.dcp' for cell 'system_i/demod_1f/multiplier_3stage_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_slicer_variable_0_0/system_slicer_variable_0_0.dcp' for cell 'system_i/demod_1f/slicer_variable_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_variable_bitshift_in_0_0/system_variable_bitshift_in_0_0.dcp' for cell 'system_i/demod_1f/variable_bitshift_in_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.dcp' for cell 'system_i/demod_2f/lpf2_interleaved4_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.dcp' for cell 'system_i/demod_2f/lpf2_interleaved4_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_2_0/system_multiplier_3stage_2_0.dcp' for cell 'system_i/demod_2f/multiplier_3stage_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_2_1/system_multiplier_3stage_2_1.dcp' for cell 'system_i/demod_2f/multiplier_3stage_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_3_0/system_multiplier_3stage_3_0.dcp' for cell 'system_i/demod_2f/multiplier_3stage_4'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_multiplier_3stage_4_0/system_multiplier_3stage_4_0.dcp' for cell 'system_i/demod_2f/multiplier_3stage_5'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_variable_bitshift_in_0_3/system_variable_bitshift_in_0_3.dcp' for cell 'system_i/demod_2f/variable_bitshift_in_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp' for cell 'system_i/reference_oscillators/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axis_constant_0_1/system_axis_constant_0_1.dcp' for cell 'system_i/reference_oscillators/axis_constant_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_dds_compiler_0_1/system_dds_compiler_0_1.dcp' for cell 'system_i/reference_oscillators/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_dds_compiler_0_2/system_dds_compiler_0_2.dcp' for cell 'system_i/reference_oscillators/dds_compiler_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_mult_gen_0_0/system_mult_gen_0_0.dcp' for cell 'system_i/reference_oscillators/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_sin_cos_convert_0_0/system_sin_cos_convert_0_0.dcp' for cell 'system_i/reference_oscillators/sin_cos_convert_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_sin_cos_convert_0_1/system_sin_cos_convert_0_1.dcp' for cell 'system_i/reference_oscillators/sin_cos_convert_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 5992 ; free virtual = 64175
INFO: [Netlist 29-17] Analyzing 2949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/GPIO/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/GPIO/axi_gpio_0/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/GPIO/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/GPIO/axi_gpio_0/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/GPIO_2/axi_gpio_1/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/GPIO_2/axi_gpio_1/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/GPIO_2/axi_gpio_1/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/GPIO_2/axi_gpio_1/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/GPIO_3/axi_gpio_2/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/GPIO_3/axi_gpio_2/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/GPIO_3/axi_gpio_2/U0'
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/GPIO_3/axi_gpio_2/U0'
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/constrs_1/imports/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 141 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 5740 ; free virtual = 63916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 5631 ; free virtual = 63807
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_clock_networks -name {network_1}
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 7332 ; free virtual = 65550
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 7246 ; free virtual = 65464
Restored from archive | CPU: 1.420000 secs | Memory: 26.373810 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 7246 ; free virtual = 65464
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 18034.887 ; gain = 0.000 ; free physical = 7130 ; free virtual = 65348
current_design synth_1
report_clock_networks -name {network_2}
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'daisy_n_o[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'daisy_n_o[1]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'daisy_n_o[0]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'daisy_n_o[1]'; it is not accessible from the fabric routing.
write_schematic -format pdf -orientation portrait /home/jaymz/Pictures/vivado/schematic.pdf
/home/jaymz/Pictures/vivado/schematic.pdf
undo
INFO: [Common 17-17] undo 'current_design synth_1'
close_project
open_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.xpr}
INFO: [Project 1-313] Project file moved from '/home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_' since last save.
WARNING: [BD 41-2576] File '/home/jaymz/Documents/RA Stuff/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.srcs/sources_1/bd/system/ip/system_xlconcat_1_0/system_xlconcat_1_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/jaymz/Documents/RA Stuff/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/jaymz/Documents/RA Stuff/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.srcs/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/jaymz/Documents/RA Stuff/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.srcs/sources_1/bd/system/ip/system_axi_bram_reader_0_0/system_axi_bram_reader_0_0.xci' referenced by design 'system' could not be found.
WARNING: [BD 41-2576] File '/home/jaymz/Documents/RA Stuff/source/redPitaya/redpitaya_guide/tmp/5_averager/5_averager.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.xci' referenced by design 'system' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_bd_design {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconcat_1_0 
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xbar_0 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
INFO: [BD 41-1728] Could not find a module with name: system_signal_split_0_0 
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ramp_freq
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - start_bit
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - output_shift
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - acquisition_counter
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_axi_bram_reader_0_0 
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_blk_mem_gen_0_0 
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - led_value
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - memory_offset
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - memory_offset
Adding component instance block -- xilinx.com:module_ref:analog_block_memory_convert:1.0 - analog_block_memory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_A
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_B
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - filter_reset
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_2
Adding component instance block -- xilinx.com:module_ref:slicer_variable:1.0 - slicer_variable_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_3
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_1
Adding component instance block -- xilinx.com:module_ref:ramp_generator:1.0 - ramp_generator_0
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_1
Adding component instance block -- xilinx.com:module_ref:adc_register_convert:1.0 - adc_channel_2
Adding component instance block -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_2
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_1
Adding component instance block -- xilinx.com:module_ref:sin_cos_convert:1.0 - sin_cos_convert_1
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_2
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_3
Adding component instance block -- xilinx.com:module_ref:variable_bitshift_interleaved:1.0 - variable_bitshift_in_0
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_4
Adding component instance block -- xilinx.com:module_ref:multiplier_3stage:1.0 - multiplier_3stage_5
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_0
Adding component instance block -- xilinx.com:module_ref:lpf2_interleaved4:1.0 - lpf2_interleaved4_1
Successfully read diagram <system> from block design file </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:22 . Memory (MB): peak = 18231.637 ; gain = 196.750 ; free physical = 7223 ; free virtual = 65540
update_compile_order -fileset sources_1
update_module_reference {system_lpf2_interleaved4_0_0 system_lpf2_interleaved4_0_1 system_lpf2_interleaved4_0_2 system_lpf2_interleaved4_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_lpf2_interleaved4_0_3 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:01:37 ; elapsed = 00:00:30 . Memory (MB): peak = 18576.164 ; gain = 344.527 ; free physical = 7259 ; free virtual = 65561
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_2f/lpf2_interleaved4_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO/xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataAcquisition/signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_bram_reader_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_blk_mem_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_signal_split_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_signal_split_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_lpf2_interleaved4_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Fri Aug  4 14:43:38 2023] Launched system_processing_system7_0_0_synth_1, system_c_counter_binary_1_1_synth_1, system_ramp_generator_0_0_synth_1, system_slicer_variable_0_0_synth_1, system_sin_cos_convert_0_0_synth_1, system_sin_cos_convert_0_1_synth_1, system_adc_register_convert_0_1_synth_1, system_multiplier_3stage_2_0_synth_1, system_multiplier_3stage_2_1_synth_1, system_multiplier_3stage_0_0_synth_1, system_multiplier_3stage_0_1_synth_1, system_multiplier_3stage_3_0_synth_1, system_multiplier_3stage_4_0_synth_1, system_variable_bitshift_in_0_0_synth_1, system_variable_bitshift_in_0_3_synth_1, system_multiplier_3stage_1_2_synth_1, system_multiplier_3stage_2_2_synth_1, system_blk_mem_gen_0_0_synth_1, system_lpf2_interleaved4_0_1_synth_1, system_signal_split_0_0_synth_1, system_xbar_0_synth_1, system_lpf2_interleaved4_0_3_synth_1, system_lpf2_interleaved4_0_2_synth_1, system_axi_bram_reader_0_0_synth_1, system_lpf2_interleaved4_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_processing_system7_0_0_synth_1/runme.log
system_c_counter_binary_1_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_c_counter_binary_1_1_synth_1/runme.log
system_ramp_generator_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_ramp_generator_0_0_synth_1/runme.log
system_slicer_variable_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_slicer_variable_0_0_synth_1/runme.log
system_sin_cos_convert_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_sin_cos_convert_0_0_synth_1/runme.log
system_sin_cos_convert_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_sin_cos_convert_0_1_synth_1/runme.log
system_adc_register_convert_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_adc_register_convert_0_1_synth_1/runme.log
system_multiplier_3stage_2_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_2_0_synth_1/runme.log
system_multiplier_3stage_2_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_2_1_synth_1/runme.log
system_multiplier_3stage_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_0_0_synth_1/runme.log
system_multiplier_3stage_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_0_1_synth_1/runme.log
system_multiplier_3stage_3_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_3_0_synth_1/runme.log
system_multiplier_3stage_4_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_4_0_synth_1/runme.log
system_variable_bitshift_in_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_variable_bitshift_in_0_0_synth_1/runme.log
system_variable_bitshift_in_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_variable_bitshift_in_0_3_synth_1/runme.log
system_multiplier_3stage_1_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_1_2_synth_1/runme.log
system_multiplier_3stage_2_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_multiplier_3stage_2_2_synth_1/runme.log
system_blk_mem_gen_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_blk_mem_gen_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_1_synth_1/runme.log
system_signal_split_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_signal_split_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_xbar_0_synth_1/runme.log
system_lpf2_interleaved4_0_3_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_3_synth_1/runme.log
system_lpf2_interleaved4_0_2_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_2_synth_1/runme.log
system_axi_bram_reader_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_axi_bram_reader_0_0_synth_1/runme.log
system_lpf2_interleaved4_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_lpf2_interleaved4_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 14:43:38 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:03 ; elapsed = 00:01:07 . Memory (MB): peak = 18576.164 ; gain = 0.000 ; free physical = 7256 ; free virtual = 65559
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12862 ; free virtual = 65805
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12752 ; free virtual = 65695
Restored from archive | CPU: 1.440000 secs | Memory: 25.926651 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12752 ; free virtual = 65695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12752 ; free virtual = 65695
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12657 ; free virtual = 65601
delete_bd_objs [get_bd_nets demod_1f/xlslice_0_Dout] [get_bd_cells demod_1f/xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
move_bd_cells [get_bd_cells demod_1f] [get_bd_cells c_counter_binary_0]
connect_bd_net [get_bd_pins demod_1f/c_counter_binary_0/CLK] [get_bd_pins demod_1f/c_counter_binary_1/Q]
startgroup
set_property CONFIG.Output_Width {1} [get_bd_cells demod_1f/c_counter_binary_0]
endgroup
connect_bd_net [get_bd_pins demod_1f/c_counter_binary_0/Q] [get_bd_pins demod_1f/c_counter_binary_2/CLK]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
delete_bd_objs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 18870.121 ; gain = 0.000 ; free physical = 12800 ; free virtual = 65863
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/c_counter_binary_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_c_counter_binary_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.110 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_c_counter_binary_0_1
[Fri Aug  4 14:57:04 2023] Launched system_c_counter_binary_0_1_synth_1, synth_1...
Run output will be captured here:
system_c_counter_binary_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_c_counter_binary_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 14:57:05 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 19033.941 ; gain = 163.820 ; free physical = 12726 ; free virtual = 65830
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 19033.941 ; gain = 0.000 ; free physical = 12508 ; free virtual = 65824
INFO: [Netlist 29-17] Analyzing 2619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 19033.941 ; gain = 0.000 ; free physical = 12469 ; free virtual = 65784
Restored from archive | CPU: 1.500000 secs | Memory: 26.169373 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 19033.941 ; gain = 0.000 ; free physical = 12469 ; free virtual = 65784
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 19033.941 ; gain = 0.000 ; free physical = 12420 ; free virtual = 65735
disconnect_bd_net /demod_1f/c_counter_binary_1_Q [get_bd_pins demod_1f/c_counter_binary_0/CLK]
connect_bd_net [get_bd_pins demod_1f/c_counter_binary_0/CLK] [get_bd_pins demod_1f/xlslice_1/Dout]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.196 MB.
[Fri Aug  4 15:09:09 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:09:09 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:17 ; elapsed = 00:00:51 . Memory (MB): peak = 19386.988 ; gain = 216.871 ; free physical = 12053 ; free virtual = 65393
create_bd_cell -type module -reference decimate demod_1f/decimate_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
move_bd_cells [get_bd_cells /] [get_bd_cells demod_1f/decimate_0]
move_bd_cells [get_bd_cells demod_1f] [get_bd_cells decimate_0]
delete_bd_objs [get_bd_nets demod_1f/c_counter_binary_1_Q] [get_bd_cells demod_1f/xlslice_1] [get_bd_cells demod_1f/c_counter_binary_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets demod_1f/c_counter_binary_1_Q] [get_bd_cells demod_1f/xlslice_1] [get_bd_cells demod_1f/c_counter_binary_1]'
undo
INFO: [Common 17-17] undo 'move_bd_cells [get_bd_cells demod_1f] [get_bd_cells decimate_0]'
redo
INFO: [Common 17-16] redo 'move_bd_cells [get_bd_cells demod_1f] [get_bd_cells decimate_0]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets demod_1f/c_counter_binary_1_Q] [get_bd_cells demod_1f/xlslice_1] [get_bd_cells demod_1f/c_counter_binary_1]'
set_property location {2.5 2842 732} [get_bd_cells demod_1f/decimate_0]
delete_bd_objs [get_bd_cells demod_1f/decimate_0]
close [ open {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/clk_div.v} w ]
add_files {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/new/clk_div.v}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clk_div demod_1f/clk_div_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
connect_bd_net [get_bd_pins demod_1f/aclk] [get_bd_pins demod_1f/clk_div_0/clk]
connect_bd_net [get_bd_pins demod_1f/filter2_clock] [get_bd_pins demod_1f/clk_div_0/clk_out]
update_module_reference system_clk_div_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_clk_div_0_0 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 19610.035 ; gain = 0.000 ; free physical = 12043 ; free virtual = 65523
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/clk_div_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_div_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.196 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_div_0_0
[Fri Aug  4 15:23:56 2023] Launched system_clk_div_0_0_synth_1, synth_1...
Run output will be captured here:
system_clk_div_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_clk_div_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:23:56 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:06 ; elapsed = 00:00:49 . Memory (MB): peak = 19743.586 ; gain = 133.551 ; free physical = 12003 ; free virtual = 65459
startgroup
set_property CONFIG.DECIMATION {17} [get_bd_cells demod_1f/clk_div_0]
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
reset_run system_clk_div_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/clk_div_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_div_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.227 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_div_0_0
[Fri Aug  4 15:33:39 2023] Launched system_clk_div_0_0_synth_1, synth_1...
Run output will be captured here:
system_clk_div_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_clk_div_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:33:39 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:00:46 . Memory (MB): peak = 20055.168 ; gain = 173.082 ; free physical = 11975 ; free virtual = 65488
startgroup
set_property CONFIG.DECIMATION {15} [get_bd_cells demod_1f/clk_div_0]
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
reset_run system_clk_div_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/clk_div_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_div_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.256 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_div_0_0
[Fri Aug  4 15:40:18 2023] Launched system_clk_div_0_0_synth_1, synth_1...
Run output will be captured here:
system_clk_div_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_clk_div_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:40:18 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:26 ; elapsed = 00:00:55 . Memory (MB): peak = 20433.074 ; gain = 145.930 ; free physical = 11755 ; free virtual = 65313
startgroup
set_property CONFIG.DECIMATION {17} [get_bd_cells demod_1f/clk_div_0]
endgroup
disconnect_bd_net /demod_1f/aclk_1 [get_bd_pins demod_1f/variable_bitshift_in_0/clk]
disconnect_bd_net /demod_1f/aclk_1 [get_bd_pins demod_1f/slicer_variable_0/clk]
connect_bd_net [get_bd_pins demod_1f/slicer_variable_0/clk] [get_bd_pins demod_1f/clk_div_0/clk_out]
connect_bd_net [get_bd_pins demod_1f/variable_bitshift_in_0/clk] [get_bd_pins demod_1f/clk_div_0/clk_out]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
reset_run system_clk_div_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block demod_1f/clk_div_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_div_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.284 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_div_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 846419ebb3b61a7a to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/8/4/846419ebb3b61a7a/system_clk_div_0_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/8/4/846419ebb3b61a7a/system_clk_div_0_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/8/4/846419ebb3b61a7a/system_clk_div_0_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/8/4/846419ebb3b61a7a/system_clk_div_0_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/8/4/846419ebb3b61a7a/system_clk_div_0_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_clk_div_0_0/system_clk_div_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_div_0_0, cache-ID = 846419ebb3b61a7a; cache size = 15.284 MB.
[Fri Aug  4 15:47:28 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:47:28 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 20746.098 ; gain = 197.965 ; free physical = 11726 ; free virtual = 65343
synth_design -rtl -rtl_skip_mlo -srcset system_lpf2_interleaved4_0_0 -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -srcset system_lpf2_interleaved4_0_0 -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: system_lpf2_interleaved4_0_0
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 20746.098 ; gain = 0.000 ; free physical = 9502 ; free virtual = 63160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_lpf2_interleaved4_0_0' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/synth/system_lpf2_interleaved4_0_0.v:53]
ERROR: [Synth 8-439] module 'lpf2_interleaved4' not found [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/synth/system_lpf2_interleaved4_0_0.v:87]
	Parameter ADC_WIDTH bound to: 32'sb00000000000000000000000000011100 
	Parameter BUFFER_A_WIDTH bound to: 32'sb00000000000000000000000000111010 
	Parameter BUFFER_B_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter B bound to: 32'sb00000000000000000000000000001110 
ERROR: [Synth 8-6156] failed synthesizing module 'system_lpf2_interleaved4_0_0' [/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_lpf2_interleaved4_0_0/synth/system_lpf2_interleaved4_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 20746.098 ; gain = 0.000 ; free physical = 9429 ; free virtual = 63088
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_module_reference system_ramp_generator_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_ramp_generator_0_0 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:01:15 ; elapsed = 00:00:24 . Memory (MB): peak = 21188.527 ; gain = 442.430 ; free physical = 11089 ; free virtual = 64787
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ramp_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ramp_generator_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.284 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ramp_generator_0_0
[Fri Aug  4 15:54:20 2023] Launched system_ramp_generator_0_0_synth_1, synth_1...
Run output will be captured here:
system_ramp_generator_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_ramp_generator_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 15:54:20 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:32 ; elapsed = 00:01:04 . Memory (MB): peak = 21400.941 ; gain = 212.414 ; free physical = 11178 ; free virtual = 64825
update_module_reference system_ramp_generator_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_ramp_generator_0_0 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 21534.008 ; gain = 133.066 ; free physical = 11091 ; free virtual = 65185
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ramp_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ramp_generator_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.376 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ramp_generator_0_0
[Fri Aug  4 16:02:52 2023] Launched system_ramp_generator_0_0_synth_1, synth_1...
Run output will be captured here:
system_ramp_generator_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_ramp_generator_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 16:02:52 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:27 ; elapsed = 00:01:00 . Memory (MB): peak = 21615.484 ; gain = 81.477 ; free physical = 11021 ; free virtual = 65125
disconnect_bd_net /demod_2f/aclk_1 [get_bd_pins demod_2f/variable_bitshift_in_0/clk]
connect_bd_net [get_bd_pins demod_2f/filter_clk] [get_bd_pins demod_2f/variable_bitshift_in_0/clk]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.465 MB.
[Fri Aug  4 17:20:04 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Fri Aug  4 17:20:04 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 22056.000 ; gain = 183.953 ; free physical = 10288 ; free virtual = 64459
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 22056.000 ; gain = 0.000 ; free physical = 10398 ; free virtual = 64879
INFO: [Netlist 29-17] Analyzing 2617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 22056.000 ; gain = 0.000 ; free physical = 10353 ; free virtual = 64835
Restored from archive | CPU: 1.590000 secs | Memory: -49.438744 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 22056.000 ; gain = 0.000 ; free physical = 10353 ; free virtual = 64835
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 22056.000 ; gain = 0.000 ; free physical = 10260 ; free virtual = 64749
delete_bd_objs [get_bd_nets GPIO_2_Dout1]
connect_bd_net [get_bd_ports led_o] [get_bd_pins GPIO_2/led_o]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.465 MB.
[Sun Aug  6 16:18:32 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Sun Aug  6 16:18:32 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:30 ; elapsed = 00:00:38 . Memory (MB): peak = 22376.273 ; gain = 170.895 ; free physical = 3459 ; free virtual = 61139
create_ip_run [get_files -of_objects [get_fileset sources_1] {{/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd}}]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 22376.273 ; gain = 0.000 ; free physical = 3466 ; free virtual = 61202
INFO: [Netlist 29-17] Analyzing 2617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 22376.273 ; gain = 0.000 ; free physical = 3435 ; free virtual = 61171
Restored from archive | CPU: 1.550000 secs | Memory: -51.858505 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 22376.273 ; gain = 0.000 ; free physical = 3435 ; free virtual = 61171
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 22376.273 ; gain = 0.000 ; free physical = 3346 ; free virtual = 61082
update_module_reference system_ramp_generator_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
Upgrading '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd'
delete_fileset: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 22540.527 ; gain = 0.000 ; free physical = 3200 ; free virtual = 60949
delete_ip_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 22540.527 ; gain = 0.000 ; free physical = 3200 ; free virtual = 60949
INFO: [IP_Flow 19-3420] Updated system_ramp_generator_0_0 to use current project options
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 22540.527 ; gain = 0.000 ; free physical = 3199 ; free virtual = 60946
update_module_reference: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 22540.527 ; gain = 164.254 ; free physical = 3199 ; free virtual = 60946
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ramp_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_ramp_generator_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.465 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ramp_generator_0_0
[Sun Aug  6 16:52:12 2023] Launched system_ramp_generator_0_0_synth_1, synth_1...
Run output will be captured here:
system_ramp_generator_0_0_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_ramp_generator_0_0_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Sun Aug  6 16:52:12 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 22804.344 ; gain = 263.816 ; free physical = 3229 ; free virtual = 60929
set_property name mod_depth [get_bd_pins GPIO_3/filter_B]
set_property name mod_depth [get_bd_cells GPIO_3/filter_B]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0
endgroup
set_property -dict [list CONFIG.PortBType.VALUE_SRC USER CONFIG.PortBWidth.VALUE_SRC USER CONFIG.PortAType.VALUE_SRC USER CONFIG.PortAWidth.VALUE_SRC USER] [get_bd_cells mult_gen_0]
set_property -dict [list \
  CONFIG.OutputWidthLow {8} \
  CONFIG.PipeStages {2} \
  CONFIG.PortAWidth {14} \
  CONFIG.PortBType {Unsigned} \
  CONFIG.PortBWidth {8} \
  CONFIG.Use_Custom_Output_Width {true} \
] [get_bd_cells mult_gen_0]
connect_bd_net [get_bd_pins mult_gen_0/A] [get_bd_pins reference_oscillators/sin_1f]
disconnect_bd_net /sin_cos_convert_0_sin_out [get_bd_pins xlconcat_1/In2]
startgroup
set_property CONFIG.OutputWidthHigh {21} [get_bd_cells mult_gen_0]
endgroup
connect_bd_net [get_bd_pins mult_gen_0/CLK] [get_bd_pins DataAcquisition/adc_clk]
connect_bd_net [get_bd_pins mult_gen_0/B] [get_bd_pins GPIO_3/mod_depth]
connect_bd_net [get_bd_pins mult_gen_0/P] [get_bd_pins xlconcat_1/In2]
set_property name sine_amplitude [get_bd_cells mult_gen_0]
startgroup
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sine_amplitude .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_mult_gen_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.557 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mult_gen_0_1
[Sun Aug  6 17:03:48 2023] Launched system_mult_gen_0_1_synth_1, synth_1...
Run output will be captured here:
system_mult_gen_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_mult_gen_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Sun Aug  6 17:03:48 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:37 ; elapsed = 00:01:05 . Memory (MB): peak = 23160.910 ; gain = 356.566 ; free physical = 3099 ; free virtual = 60808
startgroup
set_property CONFIG.Use_Custom_Output_Width {false} [get_bd_cells sine_amplitude]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {21} \
  CONFIG.DIN_TO {8} \
  CONFIG.DIN_WIDTH {22} \
] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins sine_amplitude/P]
disconnect_bd_net /mult_gen_0_P [get_bd_pins xlconcat_1/In2]
startgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins xlconcat_1/In2]
endgroup
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
reset_run system_mult_gen_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /sine_amplitude PortBType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sine_amplitude .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_mult_gen_0_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 15.995 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_mult_gen_0_1
[Sun Aug  6 17:29:08 2023] Launched system_mult_gen_0_1_synth_1, synth_1...
Run output will be captured here:
system_mult_gen_0_1_synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/system_mult_gen_0_1_synth_1/runme.log
synth_1: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Sun Aug  6 17:29:08 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:01 ; elapsed = 00:01:00 . Memory (MB): peak = 23514.363 ; gain = 319.789 ; free physical = 3166 ; free virtual = 60897
delete_bd_objs [get_bd_nets xlslice_0_Dout]
connect_bd_net [get_bd_pins xlconcat_1/In2] [get_bd_pins reference_oscillators/sin_1f]
delete_bd_objs [get_bd_nets mult_gen_0_P] [get_bd_nets GPIO_3_mod_depth] [get_bd_cells sine_amplitude]
delete_bd_objs: Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 23682.973 ; gain = 168.609 ; free physical = 3070 ; free virtual = 60864
delete_bd_objs [get_bd_cells xlslice_0]
save_bd_design
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /reference_oscillators/mult_gen_0 PortAType has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /memory_offset B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_0/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_0> to completely resolve these warnings.
WARNING: [BD 41-926] Following properties on interface pin /reference_oscillators/sin_cos_convert_1/S_AXIS_IN have been updated from connected ip, but BD cell '/reference_oscillators/sin_cos_convert_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/sin_cos_convert_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_0/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_0/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /reference_oscillators/axis_constant_2/aclk have been updated from connected ip, but BD cell '/reference_oscillators/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </reference_oscillators/axis_constant_2> to completely resolve these warnings.
Wrote  : </home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/web'(1) to pin '/axi_bram_reader_0/bram_porta_we'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_1
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /adc_channel_2
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_IN could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /reference_oscillators/sin_cos_convert_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 16.443 MB.
[Sun Aug  6 17:37:41 2023] Launched synth_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/synth_1/runme.log
[Sun Aug  6 17:37:41 2023] Launched impl_1...
Run output will be captured here: /home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:41 ; elapsed = 00:00:43 . Memory (MB): peak = 23872.938 ; gain = 189.965 ; free physical = 3068 ; free virtual = 60814
archive_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/git_repo/wms_bitstream.xpr.zip} -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-487785-chonkyLaptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_lpf2_interleaved4_0_3' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_1_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_3_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_4_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_sin_cos_convert_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_variable_bitshift_in_0_3' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_quadInterleaved.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/.Xil/Vivado-487785-chonkyLaptop/PrjAr/_X_/lockInMeasure_quadInterleaved.runs/synth_1/system_wrapper.dcp
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_counter_binary_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_slicer_variable_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_adc_register_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_3_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_4_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_variable_bitshift_in_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_variable_bitshift_in_0_3_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_3_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_1_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_blk_mem_gen_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_blk_mem_gen_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_signal_split_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_signal_split_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_3_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_3_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axi_bram_reader_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axi_bram_reader_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_lpf2_interleaved4_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_counter_binary_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_ramp_generator_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_variable_bitshift_in_0_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_blk_mem_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_signal_split_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_3_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_bram_reader_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_lpf2_interleaved4_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_ramp_generator_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_bram_reader_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_bram_reader_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_blk_mem_gen_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_blk_mem_gen_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_lpf2_interleaved4_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_lpf2_interleaved4_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_ramp_generator_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_variable_bitshift_in_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
