# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do wrapper_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/program_files/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/projects/circuits/demo/common {E:/projects/circuits/demo/common/wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:16 on Sep 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/projects/circuits/demo/common" E:/projects/circuits/demo/common/wrapper.v 
# -- Compiling module wrapper
# 
# Top level modules:
# 	wrapper
# End time: 20:24:16 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/projects/circuits/demo/common {E:/projects/circuits/demo/common/SEG7_LUT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:16 on Sep 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/projects/circuits/demo/common" E:/projects/circuits/demo/common/SEG7_LUT.v 
# -- Compiling module SEG7_LUT
# 
# Top level modules:
# 	SEG7_LUT
# End time: 20:24:16 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/projects/circuits/demo/common {E:/projects/circuits/demo/common/clk_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:16 on Sep 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/projects/circuits/demo/common" E:/projects/circuits/demo/common/clk_divider.v 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 20:24:16 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/projects/circuits/demo/demo_step5/V {E:/projects/circuits/demo/demo_step5/V/design.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:16 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+E:/projects/circuits/demo/demo_step5/V" E:/projects/circuits/demo/demo_step5/V/design.sv 
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(134): (vlog-13314) Defaulting port 'wd' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(161): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(174): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package design_sv_unit
# -- Compiling module start_req_gen
# -- Compiling module init
# -- Compiling module accum
# -- Compiling module memory
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(134): (vlog-13314) Defaulting port 'wd' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module pr_en
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(161): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module filter
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(174): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module ptr_seq_gen
# -- Compiling module req_gen
# 
# Top level modules:
# 	req_gen
# End time: 20:24:17 on Sep 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vlog -sv -work work +incdir+E:/projects/circuits/demo/demo_step5 {E:/projects/circuits/demo/demo_step5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:24:17 on Sep 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+E:/projects/circuits/demo/demo_step5" E:/projects/circuits/demo/demo_step5/testbench.sv 
# ** Warning: E:/projects/circuits/demo/demo_step5/testbench.sv(1): (vlog-13304) Invalid use of Verilog config keyword 'include' found.
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(134): (vlog-13314) Defaulting port 'wd' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(161): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(174): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package testbench_sv_unit
# -- Compiling module start_req_gen
# -- Compiling module init
# -- Compiling module accum
# -- Compiling module memory
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(134): (vlog-13314) Defaulting port 'wd' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module pr_en
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(161): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module filter
# ** Warning: E:/projects/circuits/demo/demo_step5/V/design.sv(174): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module ptr_seq_gen
# -- Compiling module req_gen
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 20:24:17 on Sep 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 20:24:18 on Sep 14,2021
# Loading sv_std.std
# Loading work.testbench_sv_unit
# Loading work.test
# Loading work.req_gen
# Loading work.init
# Loading work.start_req_gen
# Loading work.ptr_seq_gen
# Loading work.accum
# Loading work.filter
# Loading work.pr_en
# Loading work.memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#           0 rst=1
#           1 rst=1
#           2 rst=0
#           3 rst=0
#           4 rst=0
#           5 rst=0
#           6 rst=0
#           7 rst=0
#           8 rst=0
#           9 rst=0
#          10 rst=0
#          11 rst=0
#          12 rst=0
#          13 rst=0
#          14 rst=0
#          15 rst=0
#          16 rst=0
#          17 rst=0
#          18 rst=0
#          19 rst=0
#          20 rst=0 7
#          21 rst=015
#          22 rst=0 8
#          23 rst=0 6
#          24 rst=0
#          25 rst=0
#          26 rst=0 2
#          27 rst=0 4
#          28 rst=0
#          29 rst=0 1
#          30 rst=0 5
#          31 rst=0 3
#          32 rst=010
#          33 rst=0
#          34 rst=0
#          35 rst=0
#          36 rst=0
#          37 rst=0
#          38 rst=0 9
#          39 rst=014
#          40 rst=011
#          41 rst=013
#          42 rst=012
#          43 rst=0
#          44 rst=0 9
#          45 rst=014
#          46 rst=011
#          47 rst=013
#          48 rst=012
#          49 rst=0
#          50 rst=0 9
#          51 rst=014
# ** Note: $finish    : E:/projects/circuits/demo/demo_step5/testbench.sv(17)
#    Time: 515 ps  Iteration: 1  Instance: /test
# 1
# Break in Module test at E:/projects/circuits/demo/demo_step5/testbench.sv line 17
add wave -position end sim:/test/i_req_gen/i_ptr_seq_gen/*
# End time: 20:27:45 on Sep 14,2021, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
