Return-Path: <SRS0=HA4W=OO=vger.kernel.org=linux-clk-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-8.6 required=3.0 tests=DKIM_SIGNED,DKIM_VALID,
	DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,
	SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED,USER_AGENT_MUTT autolearn=ham
	autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 48115C04EB9
	for <linux-clk@archiver.kernel.org>; Wed,  5 Dec 2018 09:11:20 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 01DEF2082B
	for <linux-clk@archiver.kernel.org>; Wed,  5 Dec 2018 09:11:19 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (2048-bit key) header.d=nvidia.com header.i=@nvidia.com header.b="Z+Li+Hma"
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 01DEF2082B
Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nvidia.com
Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-clk-owner@vger.kernel.org
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726861AbeLEJLT (ORCPT <rfc822;linux-clk@archiver.kernel.org>);
        Wed, 5 Dec 2018 04:11:19 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:13916 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726102AbeLEJLT (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Wed, 5 Dec 2018 04:11:19 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5c0796360000>; Wed, 05 Dec 2018 01:11:18 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Wed, 05 Dec 2018 01:11:17 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Wed, 05 Dec 2018 01:11:17 -0800
Received: from tbergstrom-lnx.Nvidia.com (10.124.1.5) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 5 Dec
 2018 09:11:16 +0000
Received: by tbergstrom-lnx.Nvidia.com (Postfix, from userid 1000)
        id 3CDB040447; Wed,  5 Dec 2018 11:11:14 +0200 (EET)
Date:   Wed, 5 Dec 2018 11:11:14 +0200
From:   Peter De Schrijver <pdeschrijver@nvidia.com>
To:     Joseph Lo <josephl@nvidia.com>
CC:     Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-tegra@vger.kernel.org>, <linux-clk@vger.kernel.org>
Subject: Re: [PATCH 08/19] clk: tegra: dfll: round down voltages based on
 alignment
Message-ID: <20181205091114.GF26056@pdeschrijver-desktop.Nvidia.com>
References: <20181204092548.3038-1-josephl@nvidia.com>
 <20181204092548.3038-9-josephl@nvidia.com>
 <20181204154618.GC26056@pdeschrijver-desktop.Nvidia.com>
 <1cbe2662-1b5e-8261-f0c1-04a760cb08c1@nvidia.com>
 <7f90eae3-42fe-e771-b2f0-421c617db11e@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="iso-8859-1"
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <7f90eae3-42fe-e771-b2f0-421c617db11e@nvidia.com>
X-NVConfidentiality: public
User-Agent: Mutt/1.9.4 (2018-02-28)
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL108.nvidia.com (172.18.146.13) To
 HQMAIL101.nvidia.com (172.20.187.10)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1544001078; bh=at3IDFyqSdqI0GgINh0GwZ7yV9fzT+4qu6e7Q+udJpo=;
        h=X-PGP-Universal:Date:From:To:CC:Subject:Message-ID:References:
         MIME-Version:Content-Type:Content-Disposition:
         Content-Transfer-Encoding:In-Reply-To:X-NVConfidentiality:
         User-Agent:X-Originating-IP:X-ClientProxiedBy;
        b=Z+Li+HmaM8Lt/0/0SQNgfICiGUfo85hcwXUQwEwOYvK9FAUap7BUK1xm5suKbWPM5
         sGtPb5diQ92UrSGaVOJV3hHXtuB88hwd8qVzK9lxrNiFjwhpEP0Go1Zdb4nXMYpXYV
         P1hX/tgu7bji46B95RDny1jXVat5W/Ce9hH2G6soIthGgIePfCPy6Kd8lgQ8uvS2nj
         /MxAvi/8fKhj7ALKVUdvCGbozQBYhJT1fHm41HNJWPALwpvHEBQ9NMk5dlQdZSXCvk
         RZpfsHpd5b1scTmlv9gReXVE0R80Y30yn/UeaiGpFB+q5e/Lg3OGirN81GuKXovvtt
         s0bH6TkGjSMdQ==
Sender: linux-clk-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org

On Wed, Dec 05, 2018 at 02:51:07PM +0800, Joseph Lo wrote:
> On 12/5/18 2:20 PM, Joseph Lo wrote:
> > On 12/4/18 11:46 PM, Peter De Schrijver wrote:
> > > On Tue, Dec 04, 2018 at 05:25:37PM +0800, Joseph Lo wrote:
> > > > When generating the OPP table, the voltages are round down with the
> > > > alignment from the regulator. The alignment should be applied for
> > > > voltages look up as well.
> > > >=20
> > > > Based on the work of Penny Chiu <pchiu@nvidia.com>.
> > > >=20
> > > > Signed-off-by: Joseph Lo <josephl@nvidia.com>
> > > > ---
> > > > =A0 drivers/clk/tegra/clk-dfll.c | 26 +++++++++++++++-----------
> > > > =A0 1 file changed, 15 insertions(+), 11 deletions(-)
> > > >=20
> > > > diff --git a/drivers/clk/tegra/clk-dfll.c b/drivers/clk/tegra/clk-d=
fll.c
> > > > index c294a2989f31..4a943c136d4d 100644
> > > > --- a/drivers/clk/tegra/clk-dfll.c
> > > > +++ b/drivers/clk/tegra/clk-dfll.c
> > > > @@ -804,17 +804,17 @@ static void dfll_init_out_if(struct
> > > > tegra_dfll *td)
> > > > =A0 static int find_lut_index_for_rate(struct tegra_dfll *td,
> > > > unsigned long rate)
> > > > =A0 {
> > > > =A0=A0=A0=A0=A0 struct dev_pm_opp *opp;
> > > > -=A0=A0=A0 int i, uv;
> > > > +=A0=A0=A0 int i, align_volt;
> > > > =A0=A0=A0=A0=A0 opp =3D dev_pm_opp_find_freq_ceil(td->soc->dev, &ra=
te);
> > > > =A0=A0=A0=A0=A0 if (IS_ERR(opp))
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0 return PTR_ERR(opp);
> > > > -=A0=A0=A0 uv =3D dev_pm_opp_get_voltage(opp);
> > > > +=A0=A0=A0 align_volt =3D dev_pm_opp_get_voltage(opp) /
> > > > td->soc->alignment.step_uv;
> > > > =A0=A0=A0=A0=A0 dev_pm_opp_put(opp);
> > > > =A0=A0=A0=A0=A0 for (i =3D td->lut_bottom; i < td->lut_size; i++) {
> > > > -=A0=A0=A0=A0=A0=A0=A0 if (regulator_list_voltage(td->vdd_reg, td->=
lut[i]) =3D=3D uv)
> > > > +=A0=A0=A0=A0=A0=A0=A0 if ((td->lut_uv[i] / td->soc->alignment.step=
_uv) >=3D align_volt)
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 return i;
> > > > =A0=A0=A0=A0=A0 }
> > > > @@ -1532,15 +1532,17 @@ static int dfll_init(struct tegra_dfll *td)
> > > > =A0=A0 */
> > >=20
> > > These 2 functions are only valid for I2C mode. We should probably add=
 a
> > > WARN_ON() in case they are called when PWM mode is used and return
> > > -EINVAL.
> > >=20
> >=20
> > Okay, will add that.
> >=20
> Peter,
>=20
> Sorry, just double check again. These 2 functions are used for generating
> LUT table for DFLL-I2C mode. They are only used in "dfll_build_i2c_lut"
> function. So I think it's fine. The WARN_ON for protection from PWM mode =
is
> not necessary.
>=20

They are indeed not used today, but to prevent them from being used in
the future I was thinking it makes sense to add some form of protection
here.

Peter.

>=20
> >=20
> > > > =A0 static int find_vdd_map_entry_exact(struct tegra_dfll *td, int =
uV)
> > > > =A0 {
> > > > -=A0=A0=A0 int i, n_voltages, reg_uV;
> > > > +=A0=A0=A0 int i, n_voltages, reg_volt, align_volt;
> > > > +=A0=A0=A0 align_volt =3D uV / td->soc->alignment.step_uv;
> > > > =A0=A0=A0=A0=A0 n_voltages =3D regulator_count_voltages(td->vdd_reg=
);
> > > > =A0=A0=A0=A0=A0 for (i =3D 0; i < n_voltages; i++) {
> > > > -=A0=A0=A0=A0=A0=A0=A0 reg_uV =3D regulator_list_voltage(td->vdd_re=
g, i);
> > > > -=A0=A0=A0=A0=A0=A0=A0 if (reg_uV < 0)
> > > > +=A0=A0=A0=A0=A0=A0=A0 reg_volt =3D regulator_list_voltage(td->vdd_=
reg, i) /
> > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 td->soc->alignment.s=
tep_uv;
> > > > +=A0=A0=A0=A0=A0=A0=A0 if (reg_volt < 0)
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 break;
> > > > -=A0=A0=A0=A0=A0=A0=A0 if (uV =3D=3D reg_uV)
> > > > +=A0=A0=A0=A0=A0=A0=A0 if (align_volt =3D=3D reg_volt)
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 return i;
> > > > =A0=A0=A0=A0=A0 }
> > > > @@ -1554,15 +1556,17 @@ static int
> > > > find_vdd_map_entry_exact(struct tegra_dfll *td, int uV)
> > > > =A0=A0 * */
> > > > =A0 static int find_vdd_map_entry_min(struct tegra_dfll *td, int uV=
)
> > > > =A0 {
> > > > -=A0=A0=A0 int i, n_voltages, reg_uV;
> > > > +=A0=A0=A0 int i, n_voltages, reg_volt, align_volt;
> > > > +=A0=A0=A0 align_volt =3D uV / td->soc->alignment.step_uv;
> > > > =A0=A0=A0=A0=A0 n_voltages =3D regulator_count_voltages(td->vdd_reg=
);
> > > > =A0=A0=A0=A0=A0 for (i =3D 0; i < n_voltages; i++) {
> > > > -=A0=A0=A0=A0=A0=A0=A0 reg_uV =3D regulator_list_voltage(td->vdd_re=
g, i);
> > > > -=A0=A0=A0=A0=A0=A0=A0 if (reg_uV < 0)
> > > > +=A0=A0=A0=A0=A0=A0=A0 reg_volt =3D regulator_list_voltage(td->vdd_=
reg, i) /
> > > > +=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 td->soc->alignment.s=
tep_uv;
> > > > +=A0=A0=A0=A0=A0=A0=A0 if (reg_volt < 0)
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 break;
> > > > -=A0=A0=A0=A0=A0=A0=A0 if (uV <=3D reg_uV)
> > > > +=A0=A0=A0=A0=A0=A0=A0 if (align_volt <=3D reg_volt)
> > > > =A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0=A0 return i;
> > > > =A0=A0=A0=A0=A0 }
> > > > --=20
> > > > 2.19.2
> > > >=20
