Analysis & Synthesis report for SpectAnalyzer_top
Sun Jun 22 16:20:45 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |SpectAnalyzer_top|phase
  9. State Machine - |SpectAnalyzer_top|output_buffer:u_out|st
 10. State Machine - |SpectAnalyzer_top|mag_sqr_fft:u_fft|st
 11. State Machine - |SpectAnalyzer_top|input_buffer:u_in|st
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Parameter Settings for User Entity Instance: mag_sqr_fft:u_fft
 17. Parameter Settings for User Entity Instance: output_buffer:u_out
 18. Parameter Settings for Inferred Entity Instance: ram_sp:ram_inst|altdpram:mem_rtl_0
 19. Port Connectivity Checks: "output_buffer:u_out"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jun 22 16:20:45 2025        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; SpectAnalyzer_top                            ;
; Top-level Entity Name       ; SpectAnalyzer_top                            ;
; Family                      ; APEX20KE                                     ;
; Total logic elements        ; 285                                          ;
; Total pins                  ; 37                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 256                                          ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+--------------------------------------------------------------+-------------------+-------------------+
; Option                                                       ; Setting           ; Default Value     ;
+--------------------------------------------------------------+-------------------+-------------------+
; Device                                                       ; EP20K200EFC672-1  ;                   ;
; Top-level entity name                                        ; SpectAnalyzer_top ; SpectAnalyzer_top ;
; Family name                                                  ; APEX20KE          ; Stratix II        ;
; Use Generated Physical Constraints File                      ; Off               ;                   ;
; Use smart compilation                                        ; Off               ; Off               ;
; Create Debugging Nodes for IP Cores                          ; Off               ; Off               ;
; Preserve fewer node names                                    ; On                ; On                ;
; Disable OpenCore Plus hardware evaluation                    ; Off               ; Off               ;
; Verilog Version                                              ; Verilog_2001      ; Verilog_2001      ;
; VHDL Version                                                 ; VHDL93            ; VHDL93            ;
; State Machine Processing                                     ; Auto              ; Auto              ;
; Safe State Machine                                           ; Off               ; Off               ;
; Extract Verilog State Machines                               ; On                ; On                ;
; Extract VHDL State Machines                                  ; On                ; On                ;
; Ignore Verilog initial constructs                            ; Off               ; Off               ;
; Iteration limit for constant Verilog loops                   ; 5000              ; 5000              ;
; Iteration limit for non-constant Verilog loops               ; 250               ; 250               ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                ; On                ;
; Parallel Synthesis                                           ; Off               ; Off               ;
; NOT Gate Push-Back                                           ; On                ; On                ;
; Power-Up Don't Care                                          ; On                ; On                ;
; Remove Redundant Logic Cells                                 ; Off               ; Off               ;
; Remove Duplicate Registers                                   ; On                ; On                ;
; Ignore CARRY Buffers                                         ; Off               ; Off               ;
; Ignore CASCADE Buffers                                       ; Off               ; Off               ;
; Ignore GLOBAL Buffers                                        ; Off               ; Off               ;
; Ignore ROW GLOBAL Buffers                                    ; Off               ; Off               ;
; Ignore LCELL Buffers                                         ; Off               ; Off               ;
; Ignore SOFT Buffers                                          ; On                ; On                ;
; Limit AHDL Integers to 32 Bits                               ; Off               ; Off               ;
; Auto Implement in ROM                                        ; Off               ; Off               ;
; Technology Mapper                                            ; LUT               ; LUT               ;
; Optimization Technique                                       ; Balanced          ; Balanced          ;
; Allow XOR Gate Usage                                         ; On                ; On                ;
; Carry Chain Length                                           ; 48                ; 48                ;
; Cascade Chain Length                                         ; 2                 ; 2                 ;
; Parallel Expander Chain Length                               ; 16                ; 16                ;
; Auto Carry Chains                                            ; On                ; On                ;
; Auto Parallel Expanders                                      ; On                ; On                ;
; Auto Open-Drain Pins                                         ; On                ; On                ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off               ; Off               ;
; Auto ROM Replacement                                         ; On                ; On                ;
; Auto RAM Replacement                                         ; On                ; On                ;
; Auto Shift Register Replacement                              ; Auto              ; Auto              ;
; Auto Clock Enable Replacement                                ; On                ; On                ;
; Strict RAM Replacement                                       ; Off               ; Off               ;
; Auto Resource Sharing                                        ; Off               ; Off               ;
; Allow Any RAM Size For Recognition                           ; Off               ; Off               ;
; Allow Any ROM Size For Recognition                           ; Off               ; Off               ;
; Allow Any Shift Register Size For Recognition                ; Off               ; Off               ;
; Use LogicLock Constraints during Resource Balancing          ; On                ; On                ;
; Ignore translate_off and synthesis_off directives            ; Off               ; Off               ;
; Show Parameter Settings Tables in Synthesis Report           ; On                ; On                ;
; Ignore Maximum Fan-Out Assignments                           ; Off               ; Off               ;
; Synchronization Register Chain Length                        ; 2                 ; 2                 ;
; HDL message level                                            ; Level2            ; Level2            ;
; Suppress Register Optimization Related Messages              ; Off               ; Off               ;
; Number of Removed Registers Reported in Synthesis Report     ; 100               ; 100               ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100               ; 100               ;
; Block Design Naming                                          ; Auto              ; Auto              ;
; Synthesis Effort                                             ; Auto              ; Auto              ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                ; On                ;
; Analysis & Synthesis Message Level                           ; Medium            ; Medium            ;
+--------------------------------------------------------------+-------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                          ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+
; src/mag_sqr_fft.vhd              ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd                                                          ;
; src/spect_pkg.vhd                ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd                                                            ;
; src/SpectAnalyzer_top.vhd        ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd                                                    ;
; src/input_buffer.vhd             ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd                                                         ;
; src/output_buffer.vhd            ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd                                                        ;
; src/ram_sp.vhd                   ; yes             ; User VHDL File  ; G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd                                                               ;
; altdpram.tdf                     ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf        ;
; memmodes.inc                     ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc      ;
; lpm_decode.inc                   ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc      ;
; lpm_mux.inc                      ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc         ;
; a_hdffe.inc                      ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc       ;
; altqpram.inc                     ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc        ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc ;
; altsyncram.inc                   ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc      ;
; aglobal90.inc                    ; yes             ; Megafunction    ; g:/dsd/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc       ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 285     ;
; Total combinational functions     ; 192     ;
;     -- Total 4-input functions    ; 74      ;
;     -- Total 3-input functions    ; 38      ;
;     -- Total 2-input functions    ; 80      ;
;     -- Total 1-input functions    ; 0       ;
;     -- Total 0-input functions    ; 0       ;
; Total registers                   ; 196     ;
; Total logic cells in carry chains ; 64      ;
; I/O pins                          ; 37      ;
; Total memory bits                 ; 256     ;
; Maximum fan-out node              ; clk     ;
; Maximum fan-out                   ; 212     ;
; Total fan-out                     ; 1241    ;
; Average fan-out                   ; 3.67    ;
+-----------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                   ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
; |SpectAnalyzer_top         ; 285 (22)    ; 196          ; 256         ; 37   ; 0            ; 89 (21)      ; 93 (0)            ; 103 (1)          ; 64 (0)          ; 0 (0)      ; |SpectAnalyzer_top                                    ; work         ;
;    |input_buffer:u_in|     ; 38 (38)     ; 31           ; 0           ; 0    ; 0            ; 7 (7)        ; 21 (21)           ; 10 (10)          ; 0 (0)           ; 0 (0)      ; |SpectAnalyzer_top|input_buffer:u_in                  ; work         ;
;    |mag_sqr_fft:u_fft|     ; 225 (225)   ; 164          ; 0           ; 0    ; 0            ; 61 (61)      ; 72 (72)           ; 92 (92)          ; 64 (64)         ; 0 (0)      ; |SpectAnalyzer_top|mag_sqr_fft:u_fft                  ; work         ;
;    |ram_sp:ram_inst|       ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |SpectAnalyzer_top|ram_sp:ram_inst                    ; work         ;
;       |altdpram:mem_rtl_0| ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |SpectAnalyzer_top|ram_sp:ram_inst|altdpram:mem_rtl_0 ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                          ;
+--------------------------------------------+-----------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                       ; Mode      ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+--------------------------------------------+-----------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; ram_sp:ram_inst|altdpram:mem_rtl_0|content ; Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif ;
+--------------------------------------------+-----------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |SpectAnalyzer_top|phase                 ;
+--------------+--------------+--------------+-------------+
; Name         ; phase.PH_OUT ; phase.PH_FFT ; phase.PH_IN ;
+--------------+--------------+--------------+-------------+
; phase.PH_IN  ; 0            ; 0            ; 0           ;
; phase.PH_FFT ; 0            ; 1            ; 1           ;
; phase.PH_OUT ; 1            ; 0            ; 1           ;
+--------------+--------------+--------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |SpectAnalyzer_top|output_buffer:u_out|st   ;
+-------------+---------+-------------+-------------+---------+
; Name        ; st.LAST ; st.READ_OUT ; st.SET_ADDR ; st.IDLE ;
+-------------+---------+-------------+-------------+---------+
; st.IDLE     ; 0       ; 0           ; 0           ; 0       ;
; st.SET_ADDR ; 0       ; 0           ; 1           ; 1       ;
; st.READ_OUT ; 0       ; 1           ; 0           ; 1       ;
; st.LAST     ; 1       ; 0           ; 0           ; 1       ;
+-------------+---------+-------------+-------------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SpectAnalyzer_top|mag_sqr_fft:u_fft|st                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+----------+-----------+-------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+---------+
; Name            ; st.DONE1 ; st.MAG_WR ; st.MAG_CALC ; st.MAG_RD_IM ; st.MAG_RD_RE ; st.S2_WR_BOT_IM ; st.S2_WR_BOT_RE ; st.S2_WR_TOP_IM ; st.S2_WR_TOP_RE ; st.S2_BUTTERFLY ; st.S2_CALC ; st.S2_RD_BOT_IM ; st.S2_RD_BOT_RE ; st.S2_RD_TOP_IM ; st.S2_RD_TOP_RE ; st.S1_WR_BOT_IM ; st.S1_WR_BOT_RE ; st.S1_WR_TOP_IM ; st.S1_WR_TOP_RE ; st.S1_BUTTERFLY ; st.S1_CALC ; st.S1_RD_BOT_IM ; st.S1_RD_BOT_RE ; st.S1_RD_TOP_IM ; st.S1_RD_TOP_RE ; st.S0_WR_BOT_IM ; st.S0_WR_BOT_RE ; st.S0_WR_TOP_IM ; st.S0_WR_TOP_RE ; st.S0_CALC ; st.S0_RD_BOT_IM ; st.S0_RD_BOT_RE ; st.S0_RD_TOP_IM ; st.S0_RD_TOP_RE ; st.IDLE ;
+-----------------+----------+-----------+-------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+---------+
; st.IDLE         ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0       ;
; st.S0_RD_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 1               ; 1       ;
; st.S0_RD_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 1               ; 0               ; 1       ;
; st.S0_RD_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 1               ; 0               ; 0               ; 1       ;
; st.S0_RD_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 1               ; 0               ; 0               ; 0               ; 1       ;
; st.S0_CALC      ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S0_WR_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S0_WR_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S0_WR_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S0_WR_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_RD_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_RD_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_RD_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_RD_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_CALC      ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_BUTTERFLY ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_WR_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_WR_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_WR_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S1_WR_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_RD_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_RD_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_RD_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_RD_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_CALC      ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_BUTTERFLY ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 1               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_WR_TOP_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 1               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_WR_TOP_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 1               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_WR_BOT_RE ; 0        ; 0         ; 0           ; 0            ; 0            ; 0               ; 1               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.S2_WR_BOT_IM ; 0        ; 0         ; 0           ; 0            ; 0            ; 1               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.MAG_RD_RE    ; 0        ; 0         ; 0           ; 0            ; 1            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.MAG_RD_IM    ; 0        ; 0         ; 0           ; 1            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.MAG_CALC     ; 0        ; 0         ; 1           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.MAG_WR       ; 0        ; 1         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
; st.DONE1        ; 1        ; 0         ; 0           ; 0            ; 0            ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ; 0               ; 0               ; 0               ; 0               ; 1       ;
+-----------------+----------+-----------+-------------+--------------+--------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+-----------------+-----------------+-----------------+-----------------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |SpectAnalyzer_top|input_buffer:u_in|st    ;
+-------------+-------------+-----------+----------+---------+
; Name        ; st.WAIT_FFT ; st.WAIT_1 ; st.WRITE ; st.IDLE ;
+-------------+-------------+-----------+----------+---------+
; st.IDLE     ; 0           ; 0         ; 0        ; 0       ;
; st.WRITE    ; 0           ; 0         ; 1        ; 1       ;
; st.WAIT_1   ; 0           ; 1         ; 0        ; 1       ;
; st.WAIT_FFT ; 1           ; 0         ; 0        ; 1       ;
+-------------+-------------+-----------+----------+---------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; output_buffer:u_out|drive_en           ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|drive_en             ; Lost fanout                                 ;
; input_buffer:u_in|drive_en             ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|a_re[16..17]         ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|a_im[16..17]         ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|b_re[16..17]         ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|b_im[16..17]         ; Lost fanout                                 ;
; output_buffer:u_out|addr_int[3]        ; Merged with output_buffer:u_out|idx[2]      ;
; output_buffer:u_out|addr_int[2]        ; Merged with output_buffer:u_out|idx[1]      ;
; output_buffer:u_out|addr_int[1]        ; Merged with output_buffer:u_out|idx[0]      ;
; output_buffer:u_out|addr_int[0]        ; Stuck at GND due to stuck port data_in      ;
; mag_sqr_fft:u_fft|top_cpx[2]           ; Stuck at GND due to stuck port data_in      ;
; mag_sqr_fft:u_fft|mag_idx[0..2]        ; Stuck at GND due to stuck port clock_enable ;
; mag_sqr_fft:u_fft|done                 ; Stuck at GND due to stuck port data_in      ;
; mag_sqr_fft:u_fft|st.S1_RD_TOP_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_RD_TOP_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_RD_BOT_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_RD_BOT_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_CALC           ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_BUTTERFLY      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_WR_TOP_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_WR_TOP_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_WR_BOT_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S1_WR_BOT_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_RD_TOP_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_RD_TOP_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_RD_BOT_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_RD_BOT_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_CALC           ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_BUTTERFLY      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_WR_TOP_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_WR_TOP_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_WR_BOT_RE      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.S2_WR_BOT_IM      ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.MAG_RD_RE         ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.MAG_RD_IM         ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.MAG_CALC          ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.MAG_WR            ; Lost fanout                                 ;
; mag_sqr_fft:u_fft|st.DONE1             ; Lost fanout                                 ;
; phase.PH_OUT                           ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|st.READ_OUT        ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|st.SET_ADDR        ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|st.LAST            ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|done_out           ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|idx[0..2]          ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|st.IDLE            ; Stuck at GND due to stuck port data_in      ;
; output_buffer:u_out|dout_valid         ; Stuck at GND due to stuck port data_in      ;
; mag_sqr_fft:u_fft|up_im[0]             ; Merged with mag_sqr_fft:u_fft|dn_im[0]      ;
; mag_sqr_fft:u_fft|up_re[0]             ; Merged with mag_sqr_fft:u_fft|dn_re[0]      ;
; phase.PH_IN                            ; Merged with phase.PH_FFT                    ;
; Total Number of Removed Registers = 58 ;                                             ;
+----------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+---------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                        ;
+---------------------------------+---------------------------+---------------------------------------------------------------+
; output_buffer:u_out|st.READ_OUT ; Stuck at GND              ; output_buffer:u_out|st.SET_ADDR, output_buffer:u_out|st.LAST, ;
;                                 ; due to stuck port data_in ; output_buffer:u_out|done_out, output_buffer:u_out|st.IDLE,    ;
;                                 ;                           ; output_buffer:u_out|dout_valid                                ;
; mag_sqr_fft:u_fft|done          ; Stuck at GND              ; output_buffer:u_out|idx[0]                                    ;
;                                 ; due to stuck port data_in ;                                                               ;
+---------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 196   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+--------------------------+------------------------+------+
; Register Name            ; Megafunction           ; Type ;
+--------------------------+------------------------+------+
; ram_sp:ram_inst|dout[0]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[1]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[2]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[3]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[4]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[5]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[6]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[7]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[8]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[9]  ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[10] ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[11] ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[12] ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[13] ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[14] ; ram_sp:ram_inst|mem~21 ; RAM  ;
; ram_sp:ram_inst|dout[15] ; ram_sp:ram_inst|mem~21 ; RAM  ;
+--------------------------+------------------------+------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mag_sqr_fft:u_fft ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 16    ; Signed Integer                        ;
; n              ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: output_buffer:u_out ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 16    ; Signed Integer                          ;
; n              ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_sp:ram_inst|altdpram:mem_rtl_0                  ;
+-------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                      ; Value                                         ; Type           ;
+-------------------------------------+-----------------------------------------------+----------------+
; WIDTH_BYTEENA_A                     ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                     ; 1                                             ; Untyped        ;
; WIDTH                               ; 16                                            ; Untyped        ;
; WIDTHAD                             ; 4                                             ; Untyped        ;
; NUMWORDS                            ; 16                                            ; Untyped        ;
; FILE                                ; UNUSED                                        ; Untyped        ;
; LPM_FILE                            ; db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif ; Untyped        ;
; INDATA_REG                          ; INCLOCK                                       ; Untyped        ;
; INDATA_ACLR                         ; OFF                                           ; Untyped        ;
; WRADDRESS_REG                       ; INCLOCK                                       ; Untyped        ;
; WRADDRESS_ACLR                      ; OFF                                           ; Untyped        ;
; WRCONTROL_REG                       ; INCLOCK                                       ; Untyped        ;
; WRCONTROL_ACLR                      ; OFF                                           ; Untyped        ;
; RDADDRESS_REG                       ; UNREGISTERED                                  ; Untyped        ;
; RDADDRESS_ACLR                      ; OFF                                           ; Untyped        ;
; RDCONTROL_REG                       ; UNREGISTERED                                  ; Untyped        ;
; RDCONTROL_ACLR                      ; OFF                                           ; Untyped        ;
; OUTDATA_REG                         ; OUTCLOCK                                      ; Untyped        ;
; OUTDATA_ACLR                        ; OFF                                           ; Untyped        ;
; USE_EAB                             ; ON                                            ; Untyped        ;
; MAXIMUM_DEPTH                       ; 2048                                          ; Untyped        ;
; DEVICE_FAMILY                       ; APEX20KE                                      ; Untyped        ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF                                           ; Untyped        ;
; INTENDED_DEVICE_FAMILY              ; APEX20KE                                      ; Untyped        ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF                                           ; Untyped        ;
; RAM_BLOCK_TYPE                      ; AUTO                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE                                     ; Untyped        ;
; BYTE_SIZE                           ; 8                                             ; Untyped        ;
; WIDTH_BYTEENA                       ; 1                                             ; Untyped        ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF                                           ; Untyped        ;
; CBXI_PARAMETER                      ; NOTHING                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                   ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS                ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                 ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS              ; OFF                                           ; IGNORE_CASCADE ;
+-------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "output_buffer:u_out"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ram_we ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 22 16:20:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top
Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft.vhd
    Info: Found design unit 1: mag_sqr_fft-rtl
    Info: Found entity 1: mag_sqr_fft
Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd
    Info: Found design unit 1: spect_pkg
    Info: Found design unit 2: spect_pkg-body
Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top.vhd
    Info: Found design unit 1: SpectAnalyzer_top-rtl
    Info: Found entity 1: SpectAnalyzer_top
Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd
    Info: Found design unit 1: input_buffer-rtl
    Info: Found entity 1: input_buffer
Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd
    Info: Found design unit 1: output_buffer-rtl
    Info: Found entity 1: output_buffer
Info: Found 2 design units, including 1 entities, in source file src/ram_sp.vhd
    Info: Found design unit 1: ram_sp-rtl
    Info: Found entity 1: ram_sp
Info: Elaborating entity "SpectAnalyzer_top" for the top level hierarchy
Info: Elaborating entity "ram_sp" for hierarchy "ram_sp:ram_inst"
Info: Elaborating entity "input_buffer" for hierarchy "input_buffer:u_in"
Info: Elaborating entity "mag_sqr_fft" for hierarchy "mag_sqr_fft:u_fft"
Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object "w_re" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object "w_im" assigned a value but never read
Warning (10543): VHDL Variable Declaration warning at mag_sqr_fft.vhd(171): used default initial value for variable "mag32" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations.
Info: Elaborating entity "output_buffer" for hierarchy "output_buffer:u_out"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "output_buffer:u_out|ram_addr[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "output_buffer:u_out|ram_addr[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "output_buffer:u_out|ram_addr[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "output_buffer:u_out|ram_addr[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_we" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_dout[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_addr[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_addr[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_addr[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "mag_sqr_fft:u_fft|ram_addr[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_we" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_dout[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_addr[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_addr[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_addr[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "input_buffer:u_in|ram_addr[3]" feeding internal logic into a wire
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altdpram megafunction from the following logic: "ram_sp:ram_inst|mem~21" 
        Info: Parameter WIDTH set to 16
        Info: Parameter WIDTHAD set to 4
        Info: Parameter NUMWORDS set to 16
        Info: Parameter WRADDRESS_REG set to INCLOCK
        Info: Parameter WRADDRESS_ACLR set to OFF
        Info: Parameter WRCONTROL_REG set to INCLOCK
        Info: Parameter WRCONTROL_ACLR set to OFF
        Info: Parameter RDADDRESS_REG set to UNREGISTERED
        Info: Parameter RDADDRESS_ACLR set to OFF
        Info: Parameter RDCONTROL_REG set to UNREGISTERED
        Info: Parameter RDCONTROL_ACLR set to OFF
        Info: Parameter INDATA_REG set to INCLOCK
        Info: Parameter INDATA_ACLR set to OFF
        Info: Parameter OUTDATA_REG set to OUTCLOCK
        Info: Parameter OUTDATA_ACLR set to OFF
        Info: Parameter LPM_FILE set to db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif
Info: Elaborated megafunction instantiation "ram_sp:ram_inst|altdpram:mem_rtl_0"
Info: Instantiated megafunction "ram_sp:ram_inst|altdpram:mem_rtl_0" with the following parameter:
    Info: Parameter "WIDTH" = "16"
    Info: Parameter "WIDTHAD" = "4"
    Info: Parameter "NUMWORDS" = "16"
    Info: Parameter "WRADDRESS_REG" = "INCLOCK"
    Info: Parameter "WRADDRESS_ACLR" = "OFF"
    Info: Parameter "WRCONTROL_REG" = "INCLOCK"
    Info: Parameter "WRCONTROL_ACLR" = "OFF"
    Info: Parameter "RDADDRESS_REG" = "UNREGISTERED"
    Info: Parameter "RDADDRESS_ACLR" = "OFF"
    Info: Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info: Parameter "RDCONTROL_ACLR" = "OFF"
    Info: Parameter "INDATA_REG" = "INCLOCK"
    Info: Parameter "INDATA_ACLR" = "OFF"
    Info: Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info: Parameter "OUTDATA_ACLR" = "OFF"
    Info: Parameter "LPM_FILE" = "db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "dout_valid" is stuck at GND
Info: 36 registers lost all their fanouts during netlist optimizations. The first 36 are displayed below.
    Info: Register "output_buffer:u_out|drive_en" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|drive_en" lost all its fanouts during netlist optimizations.
    Info: Register "input_buffer:u_in|drive_en" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|a_re[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|a_re[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|a_im[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|a_im[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|b_re[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|b_re[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|b_im[17]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|b_im[16]" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_RD_TOP_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_RD_TOP_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_RD_BOT_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_RD_BOT_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_CALC" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_BUTTERFLY" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_WR_TOP_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_WR_TOP_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_WR_BOT_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S1_WR_BOT_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_RD_TOP_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_RD_TOP_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_RD_BOT_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_RD_BOT_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_CALC" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_BUTTERFLY" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_WR_TOP_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_WR_TOP_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_WR_BOT_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.S2_WR_BOT_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.MAG_RD_RE" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.MAG_RD_IM" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.MAG_CALC" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.MAG_WR" lost all its fanouts during netlist optimizations.
    Info: Register "mag_sqr_fft:u_fft|st.DONE1" lost all its fanouts during netlist optimizations.
Info: Implemented 338 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 18 output pins
    Info: Implemented 285 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Sun Jun 22 16:20:45 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


