{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 11:05:01 2013 " "Info: Processing started: Tue Oct 29 11:05:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_precount:inst3\|numout\[1\] " "Warning: Node \"updown_counter_precount:inst3\|numout\[1\]\" is a latch" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_precount:inst3\|numout\[0\] " "Warning: Node \"updown_counter_precount:inst3\|numout\[0\]\" is a latch" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "precount:inst\|outnum\[0\]~latch " "Warning: Node \"precount:inst\|outnum\[0\]~latch\" is a latch" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_precount:inst3\|numout\[2\] " "Warning: Node \"updown_counter_precount:inst3\|numout\[2\]\" is a latch" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_precount:inst3\|numout\[3\] " "Warning: Node \"updown_counter_precount:inst3\|numout\[3\]\" is a latch" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "down " "Info: Assuming node \"down\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "up " "Info: Assuming node \"up\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "precount:inst\|outnum\[0\]~latch " "Info: Detected ripple clock \"precount:inst\|outnum\[0\]~latch\" as buffer" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "precount:inst\|outnum\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "precount:inst\|outnum\[0\]~_emulated " "Info: Detected ripple clock \"precount:inst\|outnum\[0\]~_emulated\" as buffer" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "precount:inst\|outnum\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "precount:inst\|outnum\[0\]~head_lut " "Info: Detected gated clock \"precount:inst\|outnum\[0\]~head_lut\" as buffer" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "precount:inst\|outnum\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register updown_counter_precount:inst3\|numout\[1\] register updown_counter_precount:inst3\|numout\[2\] 335.46 MHz 2.981 ns Internal " "Info: Clock \"reset\" has Internal fmax of 335.46 MHz between source register \"updown_counter_precount:inst3\|numout\[1\]\" and destination register \"updown_counter_precount:inst3\|numout\[2\]\" (period= 2.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns + Longest register register " "Info: + Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_precount:inst3\|numout\[1\] 1 REG LCCOMB_X2_Y18_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.545 ns) 1.351 ns updown_counter_precount:inst3\|numout\[2\]~100 2 COMB LCCOMB_X2_Y18_N10 1 " "Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3\|numout\[2\]~100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.820 ns updown_counter_precount:inst3\|numout\[2\] 3 REG LCCOMB_X2_Y18_N24 6 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 39.73 % ) " "Info: Total cell delay = 0.723 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.097 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 5.820 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 5.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.879 ns) 2.506 ns precount:inst\|outnum\[0\]~_emulated 2 REG LCFF_X49_Y10_N21 1 " "Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst\|outnum\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { reset precount:inst|outnum[0]~_emulated } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 2.864 ns precount:inst\|outnum\[0\]~head_lut 3 COMB LCCOMB_X49_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.889 ns precount:inst\|outnum\[0\]~head_lutclkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.521 ns) 5.820 ns updown_counter_precount:inst3\|numout\[2\] 5 REG LCCOMB_X2_Y18_N24 6 " "Info: 5: + IC(1.410 ns) + CELL(0.521 ns) = 5.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 45.05 % ) " "Info: Total cell delay = 2.622 ns ( 45.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.198 ns ( 54.95 % ) " "Info: Total interconnect delay = 3.198 ns ( 54.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.820 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 5.818 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 5.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.879 ns) 2.506 ns precount:inst\|outnum\[0\]~_emulated 2 REG LCFF_X49_Y10_N21 1 " "Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst\|outnum\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { reset precount:inst|outnum[0]~_emulated } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 2.864 ns precount:inst\|outnum\[0\]~head_lut 3 COMB LCCOMB_X49_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.889 ns precount:inst\|outnum\[0\]~head_lutclkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.521 ns) 5.818 ns updown_counter_precount:inst3\|numout\[1\] 5 REG LCCOMB_X2_Y18_N14 7 " "Info: 5: + IC(1.408 ns) + CELL(0.521 ns) = 5.818 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 45.07 % ) " "Info: Total cell delay = 2.622 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.196 ns ( 54.93 % ) " "Info: Total interconnect delay = 3.196 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.820 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.163 ns + " "Info: + Micro setup delay of destination is 1.163 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.820 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "down register updown_counter_precount:inst3\|numout\[1\] register updown_counter_precount:inst3\|numout\[2\] 335.46 MHz 2.981 ns Internal " "Info: Clock \"down\" has Internal fmax of 335.46 MHz between source register \"updown_counter_precount:inst3\|numout\[1\]\" and destination register \"updown_counter_precount:inst3\|numout\[2\]\" (period= 2.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns + Longest register register " "Info: + Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_precount:inst3\|numout\[1\] 1 REG LCCOMB_X2_Y18_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.545 ns) 1.351 ns updown_counter_precount:inst3\|numout\[2\]~100 2 COMB LCCOMB_X2_Y18_N10 1 " "Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3\|numout\[2\]~100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.820 ns updown_counter_precount:inst3\|numout\[2\] 3 REG LCCOMB_X2_Y18_N24 6 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 39.73 % ) " "Info: Total cell delay = 0.723 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.097 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 5.164 ns + Shortest register " "Info: + Shortest clock path from clock \"down\" to destination register is 5.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.178 ns) 2.208 ns precount:inst\|outnum\[0\]~head_lut 2 COMB LCCOMB_X49_Y10_N20 1 " "Info: 2: + IC(1.156 ns) + CELL(0.178 ns) = 2.208 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { down precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.233 ns precount:inst\|outnum\[0\]~head_lutclkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.233 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.521 ns) 5.164 ns updown_counter_precount:inst3\|numout\[2\] 4 REG LCCOMB_X2_Y18_N24 6 " "Info: 4: + IC(1.410 ns) + CELL(0.521 ns) = 5.164 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 30.46 % ) " "Info: Total cell delay = 1.573 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.591 ns ( 69.54 % ) " "Info: Total interconnect delay = 3.591 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.410ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 5.162 ns - Longest register " "Info: - Longest clock path from clock \"down\" to source register is 5.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 200 -104 64 216 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.178 ns) 2.208 ns precount:inst\|outnum\[0\]~head_lut 2 COMB LCCOMB_X49_Y10_N20 1 " "Info: 2: + IC(1.156 ns) + CELL(0.178 ns) = 2.208 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { down precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.233 ns precount:inst\|outnum\[0\]~head_lutclkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.233 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.521 ns) 5.162 ns updown_counter_precount:inst3\|numout\[1\] 4 REG LCCOMB_X2_Y18_N14 7 " "Info: 4: + IC(1.408 ns) + CELL(0.521 ns) = 5.162 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 30.47 % ) " "Info: Total cell delay = 1.573 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.589 ns ( 69.53 % ) " "Info: Total interconnect delay = 3.589 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.408ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.410ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.408ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.163 ns + " "Info: + Micro setup delay of destination is 1.163 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.164 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.164 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.410ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { down precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { down {} down~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 1.156ns 1.025ns 1.408ns } { 0.000ns 0.874ns 0.178ns 0.000ns 0.521ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up register updown_counter_precount:inst3\|numout\[1\] register updown_counter_precount:inst3\|numout\[2\] 335.46 MHz 2.981 ns Internal " "Info: Clock \"up\" has Internal fmax of 335.46 MHz between source register \"updown_counter_precount:inst3\|numout\[1\]\" and destination register \"updown_counter_precount:inst3\|numout\[2\]\" (period= 2.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns + Longest register register " "Info: + Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_precount:inst3\|numout\[1\] 1 REG LCCOMB_X2_Y18_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.545 ns) 1.351 ns updown_counter_precount:inst3\|numout\[2\]~100 2 COMB LCCOMB_X2_Y18_N10 1 " "Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3\|numout\[2\]~100'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.820 ns updown_counter_precount:inst3\|numout\[2\] 3 REG LCCOMB_X2_Y18_N24 6 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 39.73 % ) " "Info: Total cell delay = 0.723 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.097 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 5.146 ns + Shortest register " "Info: + Shortest clock path from clock \"up\" to destination register is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.521 ns) 2.190 ns precount:inst\|outnum\[0\]~head_lut 2 COMB LCCOMB_X49_Y10_N20 1 " "Info: 2: + IC(0.805 ns) + CELL(0.521 ns) = 2.190 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { up precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.215 ns precount:inst\|outnum\[0\]~head_lutclkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.215 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.521 ns) 5.146 ns updown_counter_precount:inst3\|numout\[2\] 4 REG LCCOMB_X2_Y18_N24 6 " "Info: 4: + IC(1.410 ns) + CELL(0.521 ns) = 5.146 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3\|numout\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 37.04 % ) " "Info: Total cell delay = 1.906 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.240 ns ( 62.96 % ) " "Info: Total interconnect delay = 3.240 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 5.144 ns - Longest register " "Info: - Longest clock path from clock \"up\" to source register is 5.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 24 -80 88 40 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.521 ns) 2.190 ns precount:inst\|outnum\[0\]~head_lut 2 COMB LCCOMB_X49_Y10_N20 1 " "Info: 2: + IC(0.805 ns) + CELL(0.521 ns) = 2.190 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { up precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.215 ns precount:inst\|outnum\[0\]~head_lutclkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.215 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.521 ns) 5.144 ns updown_counter_precount:inst3\|numout\[1\] 4 REG LCCOMB_X2_Y18_N14 7 " "Info: 4: + IC(1.408 ns) + CELL(0.521 ns) = 5.144 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 37.05 % ) " "Info: Total cell delay = 1.906 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.238 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.238 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.163 ns + " "Info: + Micro setup delay of destination is 1.163 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { updown_counter_precount:inst3|numout[1] updown_counter_precount:inst3|numout[2]~100 updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { updown_counter_precount:inst3|numout[1] {} updown_counter_precount:inst3|numout[2]~100 {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.806ns 0.291ns } { 0.000ns 0.545ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[2] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.410ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.144 ns" { up precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.144 ns" { up {} up~combout {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.805ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.521ns 0.000ns 0.521ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "precount:inst\|outnum\[1\] updown_counter_precount:inst3\|numout\[3\] reset 373 ps " "Info: Found hold time violation between source  pin or register \"precount:inst\|outnum\[1\]\" and destination pin or register \"updown_counter_precount:inst3\|numout\[3\]\" for clock \"reset\" (Hold time is 373 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.670 ns + Largest " "Info: + Largest clock skew is 1.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 5.821 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 5.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.879 ns) 2.506 ns precount:inst\|outnum\[0\]~_emulated 2 REG LCFF_X49_Y10_N21 1 " "Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst\|outnum\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { reset precount:inst|outnum[0]~_emulated } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 2.864 ns precount:inst\|outnum\[0\]~head_lut 3 COMB LCCOMB_X49_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.889 ns precount:inst\|outnum\[0\]~head_lutclkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.521 ns) 5.821 ns updown_counter_precount:inst3\|numout\[3\] 5 REG LCCOMB_X2_Y18_N16 5 " "Info: 5: + IC(1.411 ns) + CELL(0.521 ns) = 5.821 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 5; REG Node = 'updown_counter_precount:inst3\|numout\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 45.04 % ) " "Info: Total cell delay = 2.622 ns ( 45.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.199 ns ( 54.96 % ) " "Info: Total interconnect delay = 3.199 ns ( 54.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[3] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.411ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.151 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 4.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.685 ns) + CELL(0.602 ns) 4.151 ns precount:inst\|outnum\[1\] 2 REG LCFF_X2_Y18_N1 4 " "Info: 2: + IC(2.685 ns) + CELL(0.602 ns) = 4.151 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'precount:inst\|outnum\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.287 ns" { reset precount:inst|outnum[1] } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 35.32 % ) " "Info: Total cell delay = 1.466 ns ( 35.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.685 ns ( 64.68 % ) " "Info: Total interconnect delay = 2.685 ns ( 64.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { reset precount:inst|outnum[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.151 ns" { reset {} reset~combout {} precount:inst|outnum[1] {} } { 0.000ns 0.000ns 2.685ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[3] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.411ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { reset precount:inst|outnum[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.151 ns" { reset {} reset~combout {} precount:inst|outnum[1] {} } { 0.000ns 0.000ns 2.685ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.020 ns - Shortest register register " "Info: - Shortest register to register delay is 1.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns precount:inst\|outnum\[1\] 1 REG LCFF_X2_Y18_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'precount:inst\|outnum\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { precount:inst|outnum[1] } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.177 ns) 0.556 ns updown_counter_precount:inst3\|numout\[3\]~99 2 COMB LCCOMB_X2_Y18_N30 1 " "Info: 2: + IC(0.379 ns) + CELL(0.177 ns) = 0.556 ns; Loc. = LCCOMB_X2_Y18_N30; Fanout = 1; COMB Node = 'updown_counter_precount:inst3\|numout\[3\]~99'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { precount:inst|outnum[1] updown_counter_precount:inst3|numout[3]~99 } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 1.020 ns updown_counter_precount:inst3\|numout\[3\] 3 REG LCCOMB_X2_Y18_N16 5 " "Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 1.020 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 5; REG Node = 'updown_counter_precount:inst3\|numout\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { updown_counter_precount:inst3|numout[3]~99 updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 34.80 % ) " "Info: Total cell delay = 0.355 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.665 ns ( 65.20 % ) " "Info: Total interconnect delay = 0.665 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { precount:inst|outnum[1] updown_counter_precount:inst3|numout[3]~99 updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { precount:inst|outnum[1] {} updown_counter_precount:inst3|numout[3]~99 {} updown_counter_precount:inst3|numout[3] {} } { 0.000ns 0.379ns 0.286ns } { 0.000ns 0.177ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[3] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.411ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { reset precount:inst|outnum[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.151 ns" { reset {} reset~combout {} precount:inst|outnum[1] {} } { 0.000ns 0.000ns 2.685ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { precount:inst|outnum[1] updown_counter_precount:inst3|numout[3]~99 updown_counter_precount:inst3|numout[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { precount:inst|outnum[1] {} updown_counter_precount:inst3|numout[3]~99 {} updown_counter_precount:inst3|numout[3] {} } { 0.000ns 0.379ns 0.286ns } { 0.000ns 0.177ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset ssOut1\[5\] updown_counter_precount:inst3\|numout\[1\] 13.500 ns register " "Info: tco from clock \"reset\" to destination pin \"ssOut1\[5\]\" through register \"updown_counter_precount:inst3\|numout\[1\]\" is 13.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 5.818 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 5.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 256 -104 64 272 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.879 ns) 2.506 ns precount:inst\|outnum\[0\]~_emulated 2 REG LCFF_X49_Y10_N21 1 " "Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst\|outnum\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { reset precount:inst|outnum[0]~_emulated } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 2.864 ns precount:inst\|outnum\[0\]~head_lut 3 COMB LCCOMB_X49_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst\|outnum\[0\]~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 3.889 ns precount:inst\|outnum\[0\]~head_lutclkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst\|outnum\[0\]~head_lutclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl } "NODE_NAME" } } { "precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/precount.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.521 ns) 5.818 ns updown_counter_precount:inst3\|numout\[1\] 5 REG LCCOMB_X2_Y18_N14 7 " "Info: 5: + IC(1.408 ns) + CELL(0.521 ns) = 5.818 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 45.07 % ) " "Info: Total cell delay = 2.622 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.196 ns ( 54.93 % ) " "Info: Total interconnect delay = 3.196 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.682 ns + Longest register pin " "Info: + Longest register to pin delay is 7.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_precount:inst3\|numout\[1\] 1 REG LCCOMB_X2_Y18_N14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3\|numout\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "UpDown_counter_Tutorial_precount.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_precount.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.495 ns) 1.286 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~11 2 COMB LCCOMB_X2_Y18_N2 2 " "Info: 2: + IC(0.791 ns) + CELL(0.495 ns) = 1.286 ns; Loc. = LCCOMB_X2_Y18_N2; Fanout = 2; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { updown_counter_precount:inst3|numout[1] sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.366 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 3 COMB LCCOMB_X2_Y18_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.366 ns; Loc. = LCCOMB_X2_Y18_N4; Fanout = 2; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.446 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 4 COMB LCCOMB_X2_Y18_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.446 ns; Loc. = LCCOMB_X2_Y18_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.904 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 5 COMB LCCOMB_X2_Y18_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.904 ns; Loc. = LCCOMB_X2_Y18_N8; Fanout = 3; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.322 ns) 3.013 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~48 6 COMB LCCOMB_X2_Y18_N26 7 " "Info: 6: + IC(0.787 ns) + CELL(0.322 ns) = 3.013 ns; Loc. = LCCOMB_X2_Y18_N26; Fanout = 7; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[13\]~48'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.319 ns) 3.936 ns sevenseg:inst1\|WideOr1~23 7 COMB LCCOMB_X1_Y18_N30 1 " "Info: 7: + IC(0.604 ns) + CELL(0.319 ns) = 3.936 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'sevenseg:inst1\|WideOr1~23'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 sevenseg:inst1|WideOr1~23 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(2.850 ns) 7.682 ns ssOut1\[5\] 8 PIN PIN_F1 0 " "Info: 8: + IC(0.896 ns) + CELL(2.850 ns) = 7.682 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'ssOut1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.746 ns" { sevenseg:inst1|WideOr1~23 ssOut1[5] } "NODE_NAME" } } { "BlockNoclock.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/BlockNoclock.bdf" { { 264 760 936 280 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.604 ns ( 59.93 % ) " "Info: Total cell delay = 4.604 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.078 ns ( 40.07 % ) " "Info: Total interconnect delay = 3.078 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { updown_counter_precount:inst3|numout[1] sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 sevenseg:inst1|WideOr1~23 ssOut1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { updown_counter_precount:inst3|numout[1] {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 {} sevenseg:inst1|WideOr1~23 {} ssOut1[5] {} } { 0.000ns 0.791ns 0.000ns 0.000ns 0.000ns 0.787ns 0.604ns 0.896ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { reset precount:inst|outnum[0]~_emulated precount:inst|outnum[0]~head_lut precount:inst|outnum[0]~head_lutclkctrl updown_counter_precount:inst3|numout[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.818 ns" { reset {} reset~combout {} precount:inst|outnum[0]~_emulated {} precount:inst|outnum[0]~head_lut {} precount:inst|outnum[0]~head_lutclkctrl {} updown_counter_precount:inst3|numout[1] {} } { 0.000ns 0.000ns 0.763ns 0.000ns 1.025ns 1.408ns } { 0.000ns 0.864ns 0.879ns 0.358ns 0.000ns 0.521ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { updown_counter_precount:inst3|numout[1] sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 sevenseg:inst1|WideOr1~23 ssOut1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { updown_counter_precount:inst3|numout[1] {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48 {} sevenseg:inst1|WideOr1~23 {} ssOut1[5] {} } { 0.000ns 0.791ns 0.000ns 0.000ns 0.000ns 0.787ns 0.604ns 0.896ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 11:05:02 2013 " "Info: Processing ended: Tue Oct 29 11:05:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
