// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/23/2022 02:20:04"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	Clk,
	Reset,
	Run,
	SW,
	Xval,
	Aval,
	Bval,
	Sval,
	AhexL,
	AhexU,
	BhexL,
	BhexU);
input 	Clk;
input 	Reset;
input 	Run;
input 	[7:0] SW;
output 	Xval;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	[7:0] Sval;
output 	[6:0] AhexL;
output 	[6:0] AhexU;
output 	[6:0] BhexL;
output 	[6:0] BhexU;

// Design Ports Information
// Xval	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[0]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sval[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Xval~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \Sval[0]~output_o ;
wire \Sval[1]~output_o ;
wire \Sval[2]~output_o ;
wire \Sval[3]~output_o ;
wire \Sval[4]~output_o ;
wire \Sval[5]~output_o ;
wire \Sval[6]~output_o ;
wire \Sval[7]~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \button_sync[1]|q~0_combout ;
wire \button_sync[1]|q~q ;
wire \con_unit|curr_state~25_combout ;
wire \con_unit|curr_state.C~q ;
wire \con_unit|curr_state~24_combout ;
wire \con_unit|curr_state.D~q ;
wire \con_unit|curr_state~23_combout ;
wire \con_unit|curr_state.E~q ;
wire \con_unit|curr_state~22_combout ;
wire \con_unit|curr_state.F~q ;
wire \con_unit|curr_state~21_combout ;
wire \con_unit|curr_state.G~q ;
wire \con_unit|curr_state~20_combout ;
wire \con_unit|curr_state.H~q ;
wire \con_unit|curr_state~19_combout ;
wire \con_unit|curr_state.I~q ;
wire \Run~input_o ;
wire \button_sync[0]|q~0_combout ;
wire \button_sync[0]|q~q ;
wire \con_unit|curr_state~18_combout ;
wire \con_unit|curr_state.J~q ;
wire \con_unit|curr_state~16_combout ;
wire \con_unit|curr_state.A~q ;
wire \con_unit|curr_state~17_combout ;
wire \con_unit|curr_state.B~q ;
wire \reg_unit|reg_A|Data_Out~8_combout ;
wire \reg_unit|reg_A|Data_Out[0]~1_combout ;
wire \mul_unit|A_out[7]~feeder_combout ;
wire \SW[7]~input_o ;
wire \SW_sync[7]|q~feeder_combout ;
wire \SW_sync[7]|q~q ;
wire \reg_unit|reg_S|Data_Out[7]~feeder_combout ;
wire \SW[0]~input_o ;
wire \SW_sync[0]|q~q ;
wire \reg_unit|reg_B|Data_Out~0_combout ;
wire \mul_unit|comb~7_combout ;
wire \mul_unit|X_out~2_combout ;
wire \SW[6]~input_o ;
wire \SW_sync[6]|q~feeder_combout ;
wire \SW_sync[6]|q~q ;
wire \reg_unit|reg_S|Data_Out[6]~feeder_combout ;
wire \mul_unit|comb~0_combout ;
wire \reg_unit|reg_A|Data_Out~7_combout ;
wire \SW[3]~input_o ;
wire \SW_sync[3]|q~feeder_combout ;
wire \SW_sync[3]|q~q ;
wire \reg_unit|reg_S|Data_Out[3]~feeder_combout ;
wire \mul_unit|comb~2_combout ;
wire \SW[4]~input_o ;
wire \SW_sync[4]|q~feeder_combout ;
wire \SW_sync[4]|q~q ;
wire \reg_unit|reg_S|Data_Out[4]~feeder_combout ;
wire \mul_unit|comb~3_combout ;
wire \reg_unit|reg_A|Data_Out~6_combout ;
wire \reg_unit|reg_A|Data_Out~5_combout ;
wire \reg_unit|reg_A|Data_Out~4_combout ;
wire \mul_unit|FA9_0|FA1_4|cout~2_combout ;
wire \SW[5]~input_o ;
wire \SW_sync[5]|q~feeder_combout ;
wire \SW_sync[5]|q~q ;
wire \reg_unit|reg_S|Data_Out[5]~feeder_combout ;
wire \mul_unit|comb~1_combout ;
wire \mul_unit|FA9_0|FA1_4|cout~0_combout ;
wire \SW[2]~input_o ;
wire \SW_sync[2]|q~feeder_combout ;
wire \SW_sync[2]|q~q ;
wire \reg_unit|reg_S|Data_Out[2]~feeder_combout ;
wire \mul_unit|comb~4_combout ;
wire \reg_unit|reg_A|Data_Out~3_combout ;
wire \reg_unit|reg_S|Data_Out[0]~feeder_combout ;
wire \mul_unit|comb~5_combout ;
wire \reg_unit|reg_A|Data_Out~2_combout ;
wire \reg_unit|reg_A|Data_Out~0_combout ;
wire \SW[1]~input_o ;
wire \SW_sync[1]|q~feeder_combout ;
wire \SW_sync[1]|q~q ;
wire \reg_unit|reg_S|Data_Out[1]~feeder_combout ;
wire \mul_unit|comb~6_combout ;
wire \mul_unit|FA9_0|FA1_1|cout~0_combout ;
wire \mul_unit|FA9_0|FA1_4|cout~1_combout ;
wire \mul_unit|FA9_0|FA1_5|cout~0_combout ;
wire \mul_unit|X_out~0_combout ;
wire \mul_unit|FA9_1|FA1_4|cout~2_combout ;
wire \mul_unit|FA9_1|S_9[0]~feeder_combout ;
wire \mul_unit|FA9_1|FA1_1|cout~0_combout ;
wire \mul_unit|FA9_1|FA1_4|cout~0_combout ;
wire \mul_unit|FA9_1|FA1_4|cout~1_combout ;
wire \mul_unit|FA9_1|FA1_5|cout~0_combout ;
wire \mul_unit|X_out~1_combout ;
wire \mul_unit|X_out~3_combout ;
wire \mul_unit|X_out~4_combout ;
wire \mul_unit|X_out~q ;
wire \reg_unit|X~0_combout ;
wire \reg_unit|reg_B|Data_Out~1_combout ;
wire \reg_unit|reg_B|Data_Out~2_combout ;
wire \reg_unit|reg_B|Data_Out~3_combout ;
wire \reg_unit|reg_B|Data_Out~4_combout ;
wire \reg_unit|reg_B|Data_Out~5_combout ;
wire \reg_unit|reg_B|Data_Out~6_combout ;
wire \reg_unit|reg_B|Data_Out~7_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire [7:0] \reg_unit|reg_A|Data_Out ;
wire [7:0] \reg_unit|reg_B|Data_Out ;
wire [7:0] \reg_unit|reg_S|Data_Out ;
wire [7:0] \mul_unit|A_out ;
wire [8:0] \mul_unit|FA9_1|S_9 ;
wire [8:0] \mul_unit|FA9_0|S_9 ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \Xval~output (
	.i(\reg_unit|X~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Xval~output_o ),
	.obar());
// synopsys translate_off
defparam \Xval~output .bus_hold = "false";
defparam \Xval~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\reg_unit|reg_A|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\reg_unit|reg_A|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\reg_unit|reg_A|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\reg_unit|reg_A|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\reg_unit|reg_A|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\reg_unit|reg_A|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\reg_unit|reg_A|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\reg_unit|reg_A|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\reg_unit|reg_B|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\reg_unit|reg_B|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\reg_unit|reg_B|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\reg_unit|reg_B|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\reg_unit|reg_B|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\reg_unit|reg_B|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\reg_unit|reg_B|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\reg_unit|reg_B|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \Sval[0]~output (
	.i(\reg_unit|reg_S|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[0]~output .bus_hold = "false";
defparam \Sval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \Sval[1]~output (
	.i(\reg_unit|reg_S|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[1]~output .bus_hold = "false";
defparam \Sval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \Sval[2]~output (
	.i(\reg_unit|reg_S|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[2]~output .bus_hold = "false";
defparam \Sval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \Sval[3]~output (
	.i(\reg_unit|reg_S|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[3]~output .bus_hold = "false";
defparam \Sval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \Sval[4]~output (
	.i(\reg_unit|reg_S|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[4]~output .bus_hold = "false";
defparam \Sval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Sval[5]~output (
	.i(\reg_unit|reg_S|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[5]~output .bus_hold = "false";
defparam \Sval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Sval[6]~output (
	.i(\reg_unit|reg_S|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[6]~output .bus_hold = "false";
defparam \Sval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \Sval[7]~output (
	.i(\reg_unit|reg_S|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sval[7]~output .bus_hold = "false";
defparam \Sval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N2
fiftyfivenm_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N16
fiftyfivenm_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .listen_to_nsleep_signal = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
fiftyfivenm_lcell_comb \button_sync[1]|q~0 (
// Equation(s):
// \button_sync[1]|q~0_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_sync[1]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[1]|q~0 .lut_mask = 16'h0F0F;
defparam \button_sync[1]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N5
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[1]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
fiftyfivenm_lcell_comb \con_unit|curr_state~25 (
// Equation(s):
// \con_unit|curr_state~25_combout  = (\con_unit|curr_state.B~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\con_unit|curr_state.B~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~25 .lut_mask = 16'h00F0;
defparam \con_unit|curr_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \con_unit|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.C .is_wysiwyg = "true";
defparam \con_unit|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
fiftyfivenm_lcell_comb \con_unit|curr_state~24 (
// Equation(s):
// \con_unit|curr_state~24_combout  = (\con_unit|curr_state.C~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(\con_unit|curr_state.C~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~24 .lut_mask = 16'h00CC;
defparam \con_unit|curr_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N5
dffeas \con_unit|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.D .is_wysiwyg = "true";
defparam \con_unit|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
fiftyfivenm_lcell_comb \con_unit|curr_state~23 (
// Equation(s):
// \con_unit|curr_state~23_combout  = (\con_unit|curr_state.D~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\con_unit|curr_state.D~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~23 .lut_mask = 16'h00F0;
defparam \con_unit|curr_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N11
dffeas \con_unit|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.E .is_wysiwyg = "true";
defparam \con_unit|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
fiftyfivenm_lcell_comb \con_unit|curr_state~22 (
// Equation(s):
// \con_unit|curr_state~22_combout  = (\con_unit|curr_state.E~q  & !\button_sync[1]|q~q )

	.dataa(\con_unit|curr_state.E~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~22 .lut_mask = 16'h00AA;
defparam \con_unit|curr_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \con_unit|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.F .is_wysiwyg = "true";
defparam \con_unit|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
fiftyfivenm_lcell_comb \con_unit|curr_state~21 (
// Equation(s):
// \con_unit|curr_state~21_combout  = (\con_unit|curr_state.F~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(\con_unit|curr_state.F~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~21 .lut_mask = 16'h00CC;
defparam \con_unit|curr_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N15
dffeas \con_unit|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.G .is_wysiwyg = "true";
defparam \con_unit|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
fiftyfivenm_lcell_comb \con_unit|curr_state~20 (
// Equation(s):
// \con_unit|curr_state~20_combout  = (\con_unit|curr_state.G~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\con_unit|curr_state.G~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~20 .lut_mask = 16'h00F0;
defparam \con_unit|curr_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N17
dffeas \con_unit|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.H .is_wysiwyg = "true";
defparam \con_unit|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
fiftyfivenm_lcell_comb \con_unit|curr_state~19 (
// Equation(s):
// \con_unit|curr_state~19_combout  = (\con_unit|curr_state.H~q  & !\button_sync[1]|q~q )

	.dataa(gnd),
	.datab(\con_unit|curr_state.H~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~19 .lut_mask = 16'h00CC;
defparam \con_unit|curr_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N31
dffeas \con_unit|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.I .is_wysiwyg = "true";
defparam \con_unit|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
fiftyfivenm_lcell_comb \button_sync[0]|q~0 (
// Equation(s):
// \button_sync[0]|q~0_combout  = !\Run~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\button_sync[0]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[0]|q~0 .lut_mask = 16'h00FF;
defparam \button_sync[0]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N1
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[0]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
fiftyfivenm_lcell_comb \con_unit|curr_state~18 (
// Equation(s):
// \con_unit|curr_state~18_combout  = (!\button_sync[1]|q~q  & ((\con_unit|curr_state.I~q ) # ((\button_sync[0]|q~q  & \con_unit|curr_state.J~q ))))

	.dataa(\con_unit|curr_state.I~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\con_unit|curr_state.J~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~18 .lut_mask = 16'h00EA;
defparam \con_unit|curr_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N7
dffeas \con_unit|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.J .is_wysiwyg = "true";
defparam \con_unit|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
fiftyfivenm_lcell_comb \con_unit|curr_state~16 (
// Equation(s):
// \con_unit|curr_state~16_combout  = (!\button_sync[1]|q~q  & ((\button_sync[0]|q~q ) # ((!\con_unit|curr_state.J~q  & \con_unit|curr_state.A~q ))))

	.dataa(\con_unit|curr_state.J~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\con_unit|curr_state.A~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~16 .lut_mask = 16'h00DC;
defparam \con_unit|curr_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \con_unit|curr_state.A (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.A .is_wysiwyg = "true";
defparam \con_unit|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
fiftyfivenm_lcell_comb \con_unit|curr_state~17 (
// Equation(s):
// \con_unit|curr_state~17_combout  = (!\con_unit|curr_state.A~q  & (\button_sync[0]|q~q  & !\button_sync[1]|q~q ))

	.dataa(gnd),
	.datab(\con_unit|curr_state.A~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\con_unit|curr_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \con_unit|curr_state~17 .lut_mask = 16'h0030;
defparam \con_unit|curr_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \con_unit|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\con_unit|curr_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\con_unit|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \con_unit|curr_state.B .is_wysiwyg = "true";
defparam \con_unit|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~8 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~8_combout  = (!\Reset~input_o  & \mul_unit|X_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|X_out~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~8 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out[0]~1 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[0]~1_combout  = (\Reset~input_o ) # ((!\con_unit|curr_state.B~q  & \con_unit|curr_state.A~q ))

	.dataa(\con_unit|curr_state.B~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\con_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0]~1 .lut_mask = 16'hDDCC;
defparam \reg_unit|reg_A|Data_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N15
dffeas \reg_unit|reg_A|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \mul_unit|A_out[7]~feeder (
// Equation(s):
// \mul_unit|A_out[7]~feeder_combout  = \reg_unit|reg_A|Data_Out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_A|Data_Out [7]),
	.cin(gnd),
	.combout(\mul_unit|A_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|A_out[7]~feeder .lut_mask = 16'hFF00;
defparam \mul_unit|A_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N21
dffeas \mul_unit|A_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|A_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[7] .is_wysiwyg = "true";
defparam \mul_unit|A_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \SW_sync[7]|q~feeder (
// Equation(s):
// \SW_sync[7]|q~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[7]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[7]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[7]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \SW_sync[7]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[7]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[7]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[7]|q .is_wysiwyg = "true";
defparam \SW_sync[7]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[7]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[7]~feeder_combout  = \SW_sync[7]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[7]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg_unit|reg_S|Data_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N9
dffeas \reg_unit|reg_S|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N19
dffeas \mul_unit|FA9_1|S_9[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[7] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \SW_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[0]|q .is_wysiwyg = "true";
defparam \SW_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~0 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~0_combout  = (!\con_unit|curr_state.A~q  & \SW_sync[0]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\con_unit|curr_state.A~q ),
	.datad(\SW_sync[0]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~0 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_B|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N29
dffeas \reg_unit|reg_B|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \mul_unit|comb~7 (
// Equation(s):
// \mul_unit|comb~7_combout  = \reg_unit|reg_S|Data_Out [7] $ (\reg_unit|reg_B|Data_Out [0])

	.dataa(gnd),
	.datab(\reg_unit|reg_S|Data_Out [7]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mul_unit|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~7 .lut_mask = 16'h3C3C;
defparam \mul_unit|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \mul_unit|FA9_0|S_9[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[7] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \mul_unit|X_out~2 (
// Equation(s):
// \mul_unit|X_out~2_combout  = (\con_unit|curr_state.J~q  & ((\mul_unit|FA9_0|S_9 [7]))) # (!\con_unit|curr_state.J~q  & (\mul_unit|FA9_1|S_9 [7]))

	.dataa(gnd),
	.datab(\con_unit|curr_state.J~q ),
	.datac(\mul_unit|FA9_1|S_9 [7]),
	.datad(\mul_unit|FA9_0|S_9 [7]),
	.cin(gnd),
	.combout(\mul_unit|X_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|X_out~2 .lut_mask = 16'hFC30;
defparam \mul_unit|X_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
fiftyfivenm_lcell_comb \SW_sync[6]|q~feeder (
// Equation(s):
// \SW_sync[6]|q~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[6]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[6]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[6]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N13
dffeas \SW_sync[6]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[6]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[6]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[6]|q .is_wysiwyg = "true";
defparam \SW_sync[6]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[6]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[6]~feeder_combout  = \SW_sync[6]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[6]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_unit|reg_S|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N7
dffeas \reg_unit|reg_S|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \mul_unit|comb~0 (
// Equation(s):
// \mul_unit|comb~0_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_S|Data_Out [6]),
	.cin(gnd),
	.combout(\mul_unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~0 .lut_mask = 16'h0FF0;
defparam \mul_unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \mul_unit|FA9_0|S_9[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[6] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~7_combout  = (!\Reset~input_o  & \mul_unit|A_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [7]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~7 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N29
dffeas \reg_unit|reg_A|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N13
dffeas \mul_unit|A_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[6] .is_wysiwyg = "true";
defparam \mul_unit|A_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
fiftyfivenm_lcell_comb \SW_sync[3]|q~feeder (
// Equation(s):
// \SW_sync[3]|q~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[3]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[3]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[3]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \SW_sync[3]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[3]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[3]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[3]|q .is_wysiwyg = "true";
defparam \SW_sync[3]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[3]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[3]~feeder_combout  = \SW_sync[3]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW_sync[3]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_unit|reg_S|Data_Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N1
dffeas \reg_unit|reg_S|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \mul_unit|comb~2 (
// Equation(s):
// \mul_unit|comb~2_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [3])

	.dataa(\reg_unit|reg_B|Data_Out [0]),
	.datab(gnd),
	.datac(\reg_unit|reg_S|Data_Out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mul_unit|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~2 .lut_mask = 16'h5A5A;
defparam \mul_unit|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \mul_unit|FA9_0|S_9[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[3] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
fiftyfivenm_lcell_comb \SW_sync[4]|q~feeder (
// Equation(s):
// \SW_sync[4]|q~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[4]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[4]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[4]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \SW_sync[4]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[4]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[4]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[4]|q .is_wysiwyg = "true";
defparam \SW_sync[4]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[4]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[4]~feeder_combout  = \SW_sync[4]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW_sync[4]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_unit|reg_S|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N29
dffeas \reg_unit|reg_S|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \mul_unit|comb~3 (
// Equation(s):
// \mul_unit|comb~3_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_S|Data_Out [4]),
	.cin(gnd),
	.combout(\mul_unit|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~3 .lut_mask = 16'h0FF0;
defparam \mul_unit|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \mul_unit|FA9_0|S_9[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[4] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~6_combout  = (!\Reset~input_o  & \mul_unit|A_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [6]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~6 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N27
dffeas \reg_unit|reg_A|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \mul_unit|A_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[5] .is_wysiwyg = "true";
defparam \mul_unit|A_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~5_combout  = (!\Reset~input_o  & \mul_unit|A_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [5]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~5 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N13
dffeas \reg_unit|reg_A|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \mul_unit|A_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[4] .is_wysiwyg = "true";
defparam \mul_unit|A_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~4 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~4_combout  = (!\Reset~input_o  & \mul_unit|A_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [4]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~4 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N11
dffeas \reg_unit|reg_A|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N31
dffeas \mul_unit|A_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[3] .is_wysiwyg = "true";
defparam \mul_unit|A_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \mul_unit|FA9_0|FA1_4|cout~2 (
// Equation(s):
// \mul_unit|FA9_0|FA1_4|cout~2_combout  = (\mul_unit|FA9_0|S_9 [4] & ((\mul_unit|A_out [4]) # ((\mul_unit|FA9_0|S_9 [3] & \mul_unit|A_out [3])))) # (!\mul_unit|FA9_0|S_9 [4] & (\mul_unit|FA9_0|S_9 [3] & (\mul_unit|A_out [4] & \mul_unit|A_out [3])))

	.dataa(\mul_unit|FA9_0|S_9 [3]),
	.datab(\mul_unit|FA9_0|S_9 [4]),
	.datac(\mul_unit|A_out [4]),
	.datad(\mul_unit|A_out [3]),
	.cin(gnd),
	.combout(\mul_unit|FA9_0|FA1_4|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_0|FA1_4|cout~2 .lut_mask = 16'hE8C0;
defparam \mul_unit|FA9_0|FA1_4|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
fiftyfivenm_lcell_comb \SW_sync[5]|q~feeder (
// Equation(s):
// \SW_sync[5]|q~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[5]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[5]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[5]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N17
dffeas \SW_sync[5]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[5]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[5]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[5]|q .is_wysiwyg = "true";
defparam \SW_sync[5]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[5]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[5]~feeder_combout  = \SW_sync[5]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW_sync[5]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_unit|reg_S|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \reg_unit|reg_S|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \mul_unit|comb~1 (
// Equation(s):
// \mul_unit|comb~1_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_S|Data_Out [5]),
	.cin(gnd),
	.combout(\mul_unit|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~1 .lut_mask = 16'h0FF0;
defparam \mul_unit|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \mul_unit|FA9_0|S_9[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[5] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
fiftyfivenm_lcell_comb \mul_unit|FA9_0|FA1_4|cout~0 (
// Equation(s):
// \mul_unit|FA9_0|FA1_4|cout~0_combout  = (\mul_unit|FA9_0|S_9 [3] & ((\mul_unit|FA9_0|S_9 [4]) # ((\mul_unit|A_out [4])))) # (!\mul_unit|FA9_0|S_9 [3] & (\mul_unit|A_out [3] & ((\mul_unit|FA9_0|S_9 [4]) # (\mul_unit|A_out [4]))))

	.dataa(\mul_unit|FA9_0|S_9 [3]),
	.datab(\mul_unit|FA9_0|S_9 [4]),
	.datac(\mul_unit|A_out [3]),
	.datad(\mul_unit|A_out [4]),
	.cin(gnd),
	.combout(\mul_unit|FA9_0|FA1_4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_0|FA1_4|cout~0 .lut_mask = 16'hFAC8;
defparam \mul_unit|FA9_0|FA1_4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \SW_sync[2]|q~feeder (
// Equation(s):
// \SW_sync[2]|q~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[2]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[2]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[2]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N13
dffeas \SW_sync[2]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[2]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[2]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[2]|q .is_wysiwyg = "true";
defparam \SW_sync[2]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[2]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[2]~feeder_combout  = \SW_sync[2]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW_sync[2]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_unit|reg_S|Data_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N3
dffeas \reg_unit|reg_S|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
fiftyfivenm_lcell_comb \mul_unit|comb~4 (
// Equation(s):
// \mul_unit|comb~4_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [2])

	.dataa(\reg_unit|reg_B|Data_Out [0]),
	.datab(gnd),
	.datac(\reg_unit|reg_S|Data_Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mul_unit|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~4 .lut_mask = 16'h5A5A;
defparam \mul_unit|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N15
dffeas \mul_unit|FA9_0|S_9[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[2] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~3 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~3_combout  = (!\Reset~input_o  & \mul_unit|A_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [3]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~3 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \reg_unit|reg_A|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N11
dffeas \mul_unit|A_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[2] .is_wysiwyg = "true";
defparam \mul_unit|A_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[0]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[0]~feeder_combout  = \SW_sync[0]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[0]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_unit|reg_S|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N9
dffeas \reg_unit|reg_S|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \mul_unit|comb~5 (
// Equation(s):
// \mul_unit|comb~5_combout  = \reg_unit|reg_S|Data_Out [0] $ (\reg_unit|reg_B|Data_Out [0])

	.dataa(gnd),
	.datab(\reg_unit|reg_S|Data_Out [0]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mul_unit|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~5 .lut_mask = 16'h3C3C;
defparam \mul_unit|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \mul_unit|FA9_0|S_9[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|comb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[0] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~2 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~2_combout  = (!\Reset~input_o  & \mul_unit|A_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [2]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~2 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N15
dffeas \reg_unit|reg_A|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N3
dffeas \mul_unit|A_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[1] .is_wysiwyg = "true";
defparam \mul_unit|A_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~0 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~0_combout  = (!\Reset~input_o  & \mul_unit|A_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\mul_unit|A_out [1]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~0 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_A|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N21
dffeas \reg_unit|reg_A|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \mul_unit|A_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_A|Data_Out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|A_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|A_out[0] .is_wysiwyg = "true";
defparam \mul_unit|A_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \SW_sync[1]|q~feeder (
// Equation(s):
// \SW_sync[1]|q~feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\SW_sync[1]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SW_sync[1]|q~feeder .lut_mask = 16'hFF00;
defparam \SW_sync[1]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N13
dffeas \SW_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SW_sync[1]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SW_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SW_sync[1]|q .is_wysiwyg = "true";
defparam \SW_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \reg_unit|reg_S|Data_Out[1]~feeder (
// Equation(s):
// \reg_unit|reg_S|Data_Out[1]~feeder_combout  = \SW_sync[1]|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_S|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_unit|reg_S|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N1
dffeas \reg_unit|reg_S|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_S|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_S|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_S|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_S|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \mul_unit|comb~6 (
// Equation(s):
// \mul_unit|comb~6_combout  = \reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_S|Data_Out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_S|Data_Out [1]),
	.cin(gnd),
	.combout(\mul_unit|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|comb~6 .lut_mask = 16'h0FF0;
defparam \mul_unit|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \mul_unit|FA9_0|S_9[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mul_unit|comb~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_0|S_9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_0|S_9[1] .is_wysiwyg = "true";
defparam \mul_unit|FA9_0|S_9[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \mul_unit|FA9_0|FA1_1|cout~0 (
// Equation(s):
// \mul_unit|FA9_0|FA1_1|cout~0_combout  = (\mul_unit|FA9_0|S_9 [1] & ((\mul_unit|FA9_0|S_9 [0]) # ((\mul_unit|A_out [0]) # (\mul_unit|A_out [1])))) # (!\mul_unit|FA9_0|S_9 [1] & (\mul_unit|A_out [1] & ((\mul_unit|FA9_0|S_9 [0]) # (\mul_unit|A_out [0]))))

	.dataa(\mul_unit|FA9_0|S_9 [0]),
	.datab(\mul_unit|A_out [0]),
	.datac(\mul_unit|FA9_0|S_9 [1]),
	.datad(\mul_unit|A_out [1]),
	.cin(gnd),
	.combout(\mul_unit|FA9_0|FA1_1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_0|FA1_1|cout~0 .lut_mask = 16'hFEE0;
defparam \mul_unit|FA9_0|FA1_1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \mul_unit|FA9_0|FA1_4|cout~1 (
// Equation(s):
// \mul_unit|FA9_0|FA1_4|cout~1_combout  = (\mul_unit|FA9_0|FA1_4|cout~0_combout  & ((\mul_unit|FA9_0|S_9 [2] & ((\mul_unit|A_out [2]) # (\mul_unit|FA9_0|FA1_1|cout~0_combout ))) # (!\mul_unit|FA9_0|S_9 [2] & (\mul_unit|A_out [2] & 
// \mul_unit|FA9_0|FA1_1|cout~0_combout ))))

	.dataa(\mul_unit|FA9_0|FA1_4|cout~0_combout ),
	.datab(\mul_unit|FA9_0|S_9 [2]),
	.datac(\mul_unit|A_out [2]),
	.datad(\mul_unit|FA9_0|FA1_1|cout~0_combout ),
	.cin(gnd),
	.combout(\mul_unit|FA9_0|FA1_4|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_0|FA1_4|cout~1 .lut_mask = 16'hA880;
defparam \mul_unit|FA9_0|FA1_4|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \mul_unit|FA9_0|FA1_5|cout~0 (
// Equation(s):
// \mul_unit|FA9_0|FA1_5|cout~0_combout  = (\mul_unit|FA9_0|S_9 [5] & ((\mul_unit|FA9_0|FA1_4|cout~2_combout ) # ((\mul_unit|A_out [5]) # (\mul_unit|FA9_0|FA1_4|cout~1_combout )))) # (!\mul_unit|FA9_0|S_9 [5] & (\mul_unit|A_out [5] & 
// ((\mul_unit|FA9_0|FA1_4|cout~2_combout ) # (\mul_unit|FA9_0|FA1_4|cout~1_combout ))))

	.dataa(\mul_unit|FA9_0|FA1_4|cout~2_combout ),
	.datab(\mul_unit|FA9_0|S_9 [5]),
	.datac(\mul_unit|A_out [5]),
	.datad(\mul_unit|FA9_0|FA1_4|cout~1_combout ),
	.cin(gnd),
	.combout(\mul_unit|FA9_0|FA1_5|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_0|FA1_5|cout~0 .lut_mask = 16'hFCE8;
defparam \mul_unit|FA9_0|FA1_5|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \mul_unit|X_out~0 (
// Equation(s):
// \mul_unit|X_out~0_combout  = (\con_unit|curr_state.J~q  & ((\mul_unit|FA9_0|S_9 [6] & ((\mul_unit|A_out [6]) # (\mul_unit|FA9_0|FA1_5|cout~0_combout ))) # (!\mul_unit|FA9_0|S_9 [6] & (\mul_unit|A_out [6] & \mul_unit|FA9_0|FA1_5|cout~0_combout )))) # 
// (!\con_unit|curr_state.J~q  & (((\mul_unit|A_out [6]))))

	.dataa(\con_unit|curr_state.J~q ),
	.datab(\mul_unit|FA9_0|S_9 [6]),
	.datac(\mul_unit|A_out [6]),
	.datad(\mul_unit|FA9_0|FA1_5|cout~0_combout ),
	.cin(gnd),
	.combout(\mul_unit|X_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|X_out~0 .lut_mask = 16'hF8D0;
defparam \mul_unit|X_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N21
dffeas \mul_unit|FA9_1|S_9[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[6] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \mul_unit|FA9_1|S_9[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[4] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N27
dffeas \mul_unit|FA9_1|S_9[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[3] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \mul_unit|FA9_1|FA1_4|cout~2 (
// Equation(s):
// \mul_unit|FA9_1|FA1_4|cout~2_combout  = (\mul_unit|FA9_1|S_9 [4] & ((\mul_unit|A_out [4]) # ((\mul_unit|FA9_1|S_9 [3] & \mul_unit|A_out [3])))) # (!\mul_unit|FA9_1|S_9 [4] & (\mul_unit|A_out [4] & (\mul_unit|FA9_1|S_9 [3] & \mul_unit|A_out [3])))

	.dataa(\mul_unit|FA9_1|S_9 [4]),
	.datab(\mul_unit|A_out [4]),
	.datac(\mul_unit|FA9_1|S_9 [3]),
	.datad(\mul_unit|A_out [3]),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|FA1_4|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|FA1_4|cout~2 .lut_mask = 16'hE888;
defparam \mul_unit|FA9_1|FA1_4|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \mul_unit|FA9_1|S_9[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[5] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \mul_unit|FA9_1|S_9[0]~feeder (
// Equation(s):
// \mul_unit|FA9_1|S_9[0]~feeder_combout  = \reg_unit|reg_S|Data_Out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_unit|reg_S|Data_Out [0]),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|S_9[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[0]~feeder .lut_mask = 16'hFF00;
defparam \mul_unit|FA9_1|S_9[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \mul_unit|FA9_1|S_9[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|FA9_1|S_9[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[0] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N19
dffeas \mul_unit|FA9_1|S_9[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[1] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb \mul_unit|FA9_1|FA1_1|cout~0 (
// Equation(s):
// \mul_unit|FA9_1|FA1_1|cout~0_combout  = (\mul_unit|FA9_1|S_9 [1] & ((\mul_unit|A_out [1]) # ((\mul_unit|A_out [0] & \mul_unit|FA9_1|S_9 [0])))) # (!\mul_unit|FA9_1|S_9 [1] & (\mul_unit|A_out [0] & (\mul_unit|FA9_1|S_9 [0] & \mul_unit|A_out [1])))

	.dataa(\mul_unit|A_out [0]),
	.datab(\mul_unit|FA9_1|S_9 [0]),
	.datac(\mul_unit|FA9_1|S_9 [1]),
	.datad(\mul_unit|A_out [1]),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|FA1_1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|FA1_1|cout~0 .lut_mask = 16'hF880;
defparam \mul_unit|FA9_1|FA1_1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N25
dffeas \mul_unit|FA9_1|S_9[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_S|Data_Out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|FA9_1|S_9 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|FA9_1|S_9[2] .is_wysiwyg = "true";
defparam \mul_unit|FA9_1|S_9[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
fiftyfivenm_lcell_comb \mul_unit|FA9_1|FA1_4|cout~0 (
// Equation(s):
// \mul_unit|FA9_1|FA1_4|cout~0_combout  = (\mul_unit|FA9_1|S_9 [3] & ((\mul_unit|A_out [4]) # ((\mul_unit|FA9_1|S_9 [4])))) # (!\mul_unit|FA9_1|S_9 [3] & (\mul_unit|A_out [3] & ((\mul_unit|A_out [4]) # (\mul_unit|FA9_1|S_9 [4]))))

	.dataa(\mul_unit|FA9_1|S_9 [3]),
	.datab(\mul_unit|A_out [4]),
	.datac(\mul_unit|FA9_1|S_9 [4]),
	.datad(\mul_unit|A_out [3]),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|FA1_4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|FA1_4|cout~0 .lut_mask = 16'hFCA8;
defparam \mul_unit|FA9_1|FA1_4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \mul_unit|FA9_1|FA1_4|cout~1 (
// Equation(s):
// \mul_unit|FA9_1|FA1_4|cout~1_combout  = (\mul_unit|FA9_1|FA1_4|cout~0_combout  & ((\mul_unit|A_out [2] & ((\mul_unit|FA9_1|FA1_1|cout~0_combout ) # (\mul_unit|FA9_1|S_9 [2]))) # (!\mul_unit|A_out [2] & (\mul_unit|FA9_1|FA1_1|cout~0_combout  & 
// \mul_unit|FA9_1|S_9 [2]))))

	.dataa(\mul_unit|A_out [2]),
	.datab(\mul_unit|FA9_1|FA1_1|cout~0_combout ),
	.datac(\mul_unit|FA9_1|S_9 [2]),
	.datad(\mul_unit|FA9_1|FA1_4|cout~0_combout ),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|FA1_4|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|FA1_4|cout~1 .lut_mask = 16'hE800;
defparam \mul_unit|FA9_1|FA1_4|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
fiftyfivenm_lcell_comb \mul_unit|FA9_1|FA1_5|cout~0 (
// Equation(s):
// \mul_unit|FA9_1|FA1_5|cout~0_combout  = (\mul_unit|A_out [5] & ((\mul_unit|FA9_1|FA1_4|cout~2_combout ) # ((\mul_unit|FA9_1|S_9 [5]) # (\mul_unit|FA9_1|FA1_4|cout~1_combout )))) # (!\mul_unit|A_out [5] & (\mul_unit|FA9_1|S_9 [5] & 
// ((\mul_unit|FA9_1|FA1_4|cout~2_combout ) # (\mul_unit|FA9_1|FA1_4|cout~1_combout ))))

	.dataa(\mul_unit|A_out [5]),
	.datab(\mul_unit|FA9_1|FA1_4|cout~2_combout ),
	.datac(\mul_unit|FA9_1|S_9 [5]),
	.datad(\mul_unit|FA9_1|FA1_4|cout~1_combout ),
	.cin(gnd),
	.combout(\mul_unit|FA9_1|FA1_5|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|FA9_1|FA1_5|cout~0 .lut_mask = 16'hFAE8;
defparam \mul_unit|FA9_1|FA1_5|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \mul_unit|X_out~1 (
// Equation(s):
// \mul_unit|X_out~1_combout  = (\mul_unit|X_out~0_combout  & ((\con_unit|curr_state.J~q ) # ((\mul_unit|FA9_1|S_9 [6]) # (\mul_unit|FA9_1|FA1_5|cout~0_combout )))) # (!\mul_unit|X_out~0_combout  & (!\con_unit|curr_state.J~q  & (\mul_unit|FA9_1|S_9 [6] & 
// \mul_unit|FA9_1|FA1_5|cout~0_combout )))

	.dataa(\mul_unit|X_out~0_combout ),
	.datab(\con_unit|curr_state.J~q ),
	.datac(\mul_unit|FA9_1|S_9 [6]),
	.datad(\mul_unit|FA9_1|FA1_5|cout~0_combout ),
	.cin(gnd),
	.combout(\mul_unit|X_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|X_out~1 .lut_mask = 16'hBAA8;
defparam \mul_unit|X_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \mul_unit|X_out~3 (
// Equation(s):
// \mul_unit|X_out~3_combout  = (\mul_unit|A_out [7] & ((\mul_unit|X_out~2_combout ) # (!\mul_unit|X_out~1_combout ))) # (!\mul_unit|A_out [7] & (\mul_unit|X_out~2_combout  & !\mul_unit|X_out~1_combout ))

	.dataa(\mul_unit|A_out [7]),
	.datab(\mul_unit|X_out~2_combout ),
	.datac(gnd),
	.datad(\mul_unit|X_out~1_combout ),
	.cin(gnd),
	.combout(\mul_unit|X_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|X_out~3 .lut_mask = 16'h88EE;
defparam \mul_unit|X_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \mul_unit|X_out~4 (
// Equation(s):
// \mul_unit|X_out~4_combout  = (\reg_unit|reg_B|Data_Out [0] & ((\mul_unit|X_out~3_combout ))) # (!\reg_unit|reg_B|Data_Out [0] & (\reg_unit|X~0_combout ))

	.dataa(\reg_unit|X~0_combout ),
	.datab(gnd),
	.datac(\mul_unit|X_out~3_combout ),
	.datad(\reg_unit|reg_B|Data_Out [0]),
	.cin(gnd),
	.combout(\mul_unit|X_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \mul_unit|X_out~4 .lut_mask = 16'hF0AA;
defparam \mul_unit|X_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N5
dffeas \mul_unit|X_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\mul_unit|X_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mul_unit|X_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mul_unit|X_out .is_wysiwyg = "true";
defparam \mul_unit|X_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
fiftyfivenm_lcell_comb \reg_unit|X~0 (
// Equation(s):
// \reg_unit|X~0_combout  = (!\con_unit|curr_state.B~q  & (\mul_unit|X_out~q  & \con_unit|curr_state.A~q ))

	.dataa(\con_unit|curr_state.B~q ),
	.datab(\mul_unit|X_out~q ),
	.datac(gnd),
	.datad(\con_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|X~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|X~0 .lut_mask = 16'h4400;
defparam \reg_unit|X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~1 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~1_combout  = (!\con_unit|curr_state.A~q  & \SW_sync[1]|q~q )

	.dataa(gnd),
	.datab(\con_unit|curr_state.A~q ),
	.datac(\SW_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~1 .lut_mask = 16'h3030;
defparam \reg_unit|reg_B|Data_Out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N27
dffeas \reg_unit|reg_B|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~2 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~2_combout  = (!\con_unit|curr_state.A~q  & \SW_sync[2]|q~q )

	.dataa(gnd),
	.datab(\con_unit|curr_state.A~q ),
	.datac(\SW_sync[2]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~2 .lut_mask = 16'h3030;
defparam \reg_unit|reg_B|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \reg_unit|reg_B|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~3 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~3_combout  = (!\con_unit|curr_state.A~q  & \SW_sync[3]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\con_unit|curr_state.A~q ),
	.datad(\SW_sync[3]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~3 .lut_mask = 16'h0F00;
defparam \reg_unit|reg_B|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \reg_unit|reg_B|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N4
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~4 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~4_combout  = (!\con_unit|curr_state.A~q  & \SW_sync[4]|q~q )

	.dataa(\con_unit|curr_state.A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW_sync[4]|q~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~4 .lut_mask = 16'h5500;
defparam \reg_unit|reg_B|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N5
dffeas \reg_unit|reg_B|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N6
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~5_combout  = (\SW_sync[5]|q~q  & !\con_unit|curr_state.A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[5]|q~q ),
	.datad(\con_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~5 .lut_mask = 16'h00F0;
defparam \reg_unit|reg_B|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N7
dffeas \reg_unit|reg_B|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N8
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~6_combout  = (\SW_sync[6]|q~q  & !\con_unit|curr_state.A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW_sync[6]|q~q ),
	.datad(\con_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~6 .lut_mask = 16'h00F0;
defparam \reg_unit|reg_B|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N9
dffeas \reg_unit|reg_B|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~7_combout  = (\con_unit|curr_state.A~q  & (\mul_unit|A_out [0])) # (!\con_unit|curr_state.A~q  & ((\SW_sync[7]|q~q )))

	.dataa(\mul_unit|A_out [0]),
	.datab(gnd),
	.datac(\SW_sync[7]|q~q ),
	.datad(\con_unit|curr_state.A~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~7 .lut_mask = 16'hAAF0;
defparam \reg_unit|reg_B|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N31
dffeas \reg_unit|reg_B|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\con_unit|curr_state.B~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [2] & (!\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out [3] $ (!\reg_unit|reg_A|Data_Out [0])))) # (!\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out 
// [3] $ (!\reg_unit|reg_A|Data_Out [1]))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h4902;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [3] & ((\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [1]))) # (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [3] & 
// (\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [1] $ (\reg_unit|reg_A|Data_Out [0]))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [3] & ((\reg_unit|reg_A|Data_Out [1]) # (!\reg_unit|reg_A|Data_Out [0])))) # (!\reg_unit|reg_A|Data_Out [2] & (!\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out 
// [1] & !\reg_unit|reg_A|Data_Out [0])))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8098;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [2] & ((\reg_unit|reg_A|Data_Out [0]))) # (!\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [3] & !\reg_unit|reg_A|Data_Out [0])))) # 
// (!\reg_unit|reg_A|Data_Out [1] & (!\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [2] $ (\reg_unit|reg_A|Data_Out [0]))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'hA142;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
fiftyfivenm_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [1] & (((!\reg_unit|reg_A|Data_Out [3] & \reg_unit|reg_A|Data_Out [0])))) # (!\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [2] & (!\reg_unit|reg_A|Data_Out [3])) # 
// (!\reg_unit|reg_A|Data_Out [2] & ((\reg_unit|reg_A|Data_Out [0])))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h3702;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
fiftyfivenm_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [3] $ (\reg_unit|reg_A|Data_Out [1])))) # (!\reg_unit|reg_A|Data_Out [2] & (!\reg_unit|reg_A|Data_Out [3] & ((\reg_unit|reg_A|Data_Out 
// [1]) # (\reg_unit|reg_A|Data_Out [0]))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h3910;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [3]) # (\reg_unit|reg_A|Data_Out [2] $ (\reg_unit|reg_A|Data_Out [1])))) # (!\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [1]) # (\reg_unit|reg_A|Data_Out 
// [2] $ (\reg_unit|reg_A|Data_Out [3]))))

	.dataa(\reg_unit|reg_A|Data_Out [2]),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [5] & (\reg_unit|reg_A|Data_Out [4] $ (!\reg_unit|reg_A|Data_Out [7])))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out 
// [7] $ (!\reg_unit|reg_A|Data_Out [5]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h2086;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
fiftyfivenm_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [5]))) # (!\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [6])))) # (!\reg_unit|reg_A|Data_Out [7] & 
// (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4] $ (\reg_unit|reg_A|Data_Out [5]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hE448;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [5]) # (!\reg_unit|reg_A|Data_Out [4])))) # (!\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [4] & (!\reg_unit|reg_A|Data_Out 
// [7] & \reg_unit|reg_A|Data_Out [5])))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hC140;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [6])) # (!\reg_unit|reg_A|Data_Out [4] & (!\reg_unit|reg_A|Data_Out [6] & \reg_unit|reg_A|Data_Out [7])))) # (!\reg_unit|reg_A|Data_Out 
// [5] & (!\reg_unit|reg_A|Data_Out [7] & (\reg_unit|reg_A|Data_Out [4] $ (\reg_unit|reg_A|Data_Out [6]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'h9806;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
fiftyfivenm_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [5] & (\reg_unit|reg_A|Data_Out [4] & ((!\reg_unit|reg_A|Data_Out [7])))) # (!\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [6] & ((!\reg_unit|reg_A|Data_Out [7]))) # 
// (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [7] $ (((\reg_unit|reg_A|Data_Out [5]) # (!\reg_unit|reg_A|Data_Out [6]))))) # (!\reg_unit|reg_A|Data_Out [4] & (!\reg_unit|reg_A|Data_Out [6] & 
// (!\reg_unit|reg_A|Data_Out [7] & \reg_unit|reg_A|Data_Out [5])))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h0B82;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [7]) # (\reg_unit|reg_A|Data_Out [6] $ (\reg_unit|reg_A|Data_Out [5])))) # (!\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [5]) # (\reg_unit|reg_A|Data_Out 
// [6] $ (\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [3] & (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] 
// $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h4190;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [3])) # (!\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [2]))))) # (!\reg_unit|reg_B|Data_Out [1] & 
// (\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [3] $ (\reg_unit|reg_B|Data_Out [0]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [2] & ((\reg_unit|reg_B|Data_Out [1]) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out 
// [0] & !\reg_unit|reg_B|Data_Out [2])))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [2]))) # (!\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [3] & !\reg_unit|reg_B|Data_Out [2])))) # 
// (!\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hA118;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0]))) # (!\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [2] & (!\reg_unit|reg_B|Data_Out [3])) # (!\reg_unit|reg_B|Data_Out 
// [2] & ((\reg_unit|reg_B|Data_Out [0])))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h3170;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & ((\reg_unit|reg_B|Data_Out [0]) # (!\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out 
// [3] $ (!\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h6032;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [3]) # (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [1]) # (\reg_unit|reg_B|Data_Out 
// [3] $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [1]),
	.datab(\reg_unit|reg_B|Data_Out [3]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N18
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [5] & (\reg_unit|reg_B|Data_Out [4] $ (!\reg_unit|reg_B|Data_Out [7])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out 
// [5] $ (!\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6014;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N24
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]))) # (!\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [5] & 
// (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4] $ (\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] & ((\reg_unit|reg_B|Data_Out [5]) # (!\reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out 
// [4] & !\reg_unit|reg_B|Data_Out [7])))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h8C02;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4])) # (!\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [4] & \reg_unit|reg_B|Data_Out [7])))) # (!\reg_unit|reg_B|Data_Out 
// [5] & (!\reg_unit|reg_B|Data_Out [7] & (\reg_unit|reg_B|Data_Out [6] $ (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8294;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N10
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [5] & (((\reg_unit|reg_B|Data_Out [4] & !\reg_unit|reg_B|Data_Out [7])))) # (!\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & ((!\reg_unit|reg_B|Data_Out [7]))) # 
// (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h10F4;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out [7] & ((\reg_unit|reg_B|Data_Out [4]) # (!\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [5] & (\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out 
// [6] $ (!\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h40B2;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N26
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]) # (\reg_unit|reg_B|Data_Out [5] $ (\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [5]) # (\reg_unit|reg_B|Data_Out 
// [6] $ (\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [4]),
	.datad(\reg_unit|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Xval = \Xval~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign Sval[0] = \Sval[0]~output_o ;

assign Sval[1] = \Sval[1]~output_o ;

assign Sval[2] = \Sval[2]~output_o ;

assign Sval[3] = \Sval[3]~output_o ;

assign Sval[4] = \Sval[4]~output_o ;

assign Sval[5] = \Sval[5]~output_o ;

assign Sval[6] = \Sval[6]~output_o ;

assign Sval[7] = \Sval[7]~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
