--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    8.157(R)|      SLOW  |   -3.811(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.225(R)|      SLOW  |   -1.948(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.788(R)|      SLOW  |   -2.346(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIO1                      |        11.897(R)|      SLOW  |         7.535(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.245(R)|      SLOW  |         7.123(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.153(R)|      SLOW  |         7.026(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.041(R)|      SLOW  |         5.924(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.083(R)|      SLOW  |         5.940(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.596(R)|      SLOW  |         6.682(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        17.269(R)|      SLOW  |        10.955(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        17.941(R)|      SLOW  |        11.389(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        17.733(R)|      SLOW  |        11.172(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        15.233(R)|      SLOW  |         9.575(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        15.602(R)|      SLOW  |         9.827(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        15.594(R)|      SLOW  |         9.824(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.647(R)|      SLOW  |        10.522(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.646(R)|      SLOW  |        10.524(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        17.292(R)|      SLOW  |        10.997(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.651(R)|      SLOW  |        10.553(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        16.460(R)|      SLOW  |        10.472(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        16.737(R)|      SLOW  |        10.552(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        17.109(R)|      SLOW  |        10.803(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        17.293(R)|      SLOW  |        10.930(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        16.332(R)|      SLOW  |        10.340(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        16.315(R)|      SLOW  |        10.335(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.982(R)|      SLOW  |        11.402(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.558(R)|      SLOW  |        11.724(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        19.116(R)|      SLOW  |        12.117(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        19.108(R)|      SLOW  |        12.148(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        17.084(R)|      SLOW  |        10.857(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        17.239(R)|      SLOW  |        10.974(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        17.238(R)|      SLOW  |        10.983(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        15.924(R)|      SLOW  |        10.070(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        15.329(R)|      SLOW  |         9.633(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.681(R)|      SLOW  |         4.290(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.472(R)|      SLOW  |         5.488(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.550(R)|      SLOW  |         5.458(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.660(R)|      SLOW  |         5.117(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.660(R)|      SLOW  |         4.811(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.383(R)|      SLOW  |         5.950(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.579(R)|      SLOW  |         6.080(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.428(R)|      SLOW  |         6.858(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.032(R)|      SLOW  |         6.858(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.798(R)|      SLOW  |         6.126(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.903(R)|      SLOW  |         6.362(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.903(R)|      SLOW  |         6.307(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.875(R)|      SLOW  |         4.946(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.326(R)|      SLOW  |         4.869(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.326(R)|      SLOW  |         4.995(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         6.919(R)|      SLOW  |         3.828(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.129(R)|      SLOW  |         4.153(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.461(R)|      SLOW  |         4.155(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.418(R)|      SLOW  |         3.792(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |         9.911(R)|      SLOW  |         4.945(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         7.844(R)|      SLOW  |         3.737(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.843(R)|      SLOW  |         3.639(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.868(R)|      SLOW  |         3.829(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.583(R)|      SLOW  |         3.684(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.867(R)|      SLOW  |         5.221(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         8.804(R)|      SLOW  |         5.470(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.113(R)|      SLOW  |         3.769(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.036(R)|      SLOW  |         4.000(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.418(R)|      SLOW  |         4.285(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.606(R)|      SLOW  |         3.854(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.115(R)|      SLOW  |         3.639(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.608(R)|      SLOW  |         3.787(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.319(R)|      SLOW  |         4.118(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.321(R)|      SLOW  |         4.054(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_PCLK   |         5.175(R)|      SLOW  |         3.412(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.356(R)|      SLOW  |         6.081(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         8.169(R)|      SLOW  |         5.348(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.744(R)|      SLOW  |         6.900(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.353|         |         |         |
RESET          |   18.808|   18.808|   18.163|   18.163|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   14.695|         |         |         |
GPIFII_PCLK_IN |    7.629|         |         |         |
RESET          |    6.070|    6.070|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.762|         |
RESET          |         |         |    1.994|    1.994|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.320|
---------------+---------------+---------+


Analysis completed Tue Nov  8 13:59:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



