#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000113e420 .scope module, "register_bank_tb" "register_bank_tb" 2 7;
 .timescale 0 0;
v000000000101b820_0 .net "Q", 127 0, v000000000113dc90_0;  1 drivers
v000000000101b8c0_0 .var "alu_data", 15 0;
v000000000101b960_0 .var "en", 7 0;
v000000000101ba00_0 .var/i "i", 31 0;
S_000000000113e5a0 .scope module, "MUT" "register_bank" 2 25, 3 5 0, S_000000000113e420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "enable"
    .port_info 1 /INPUT 16 "destination_data"
    .port_info 2 /OUTPUT 128 "q"
v000000000113ddd0_0 .net "destination_data", 15 0, v000000000101b8c0_0;  1 drivers
v000000000113de70_0 .net "enable", 7 0, v000000000101b960_0;  1 drivers
v000000000101b780_0 .net "q", 127 0, v000000000113dc90_0;  alias, 1 drivers
L_000000000101baa0 .part v000000000101b960_0, 0, 1;
S_000000000113db10 .scope module, "r" "register" 3 11, 3 21 0, S_000000000113e5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 128 "Q"
    .port_info 1 /INPUT 16 "D"
    .port_info 2 /INPUT 1 "en"
v000000000113e720_0 .net "D", 15 0, v000000000101b8c0_0;  alias, 1 drivers
v000000000113dc90_0 .var "Q", 127 0;
v000000000113dd30_0 .net "en", 0 0, L_000000000101baa0;  1 drivers
E_0000000001013fb0 .event edge, v000000000113dd30_0, v000000000113e720_0;
    .scope S_000000000113db10;
T_0 ;
    %wait E_0000000001013fb0;
    %load/vec4 v000000000113dd30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000000000113e720_0;
    %pad/u 128;
    %store/vec4 v000000000113dc90_0, 0, 128;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000113e420;
T_1 ;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000000000101b8c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000101ba00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000000000101ba00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000000000101ba00_0;
    %pad/s 8;
    %store/vec4 v000000000101b960_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000101b960_0, 0, 8;
    %delay 5, 0;
    %load/vec4 v000000000101ba00_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000101ba00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000000000113e420;
T_2 ;
    %vpi_call 2 29 "$monitor", "t=%d  en= %d  alu_data= %d  Q= %d\012", $time, v000000000101b960_0, v000000000101b8c0_0, v000000000101b820_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_bank_tb.v";
    "./register_bank.v";
