\hypertarget{system_8h}{}\doxysection{Файл include/system.h}
\label{system_8h}\index{include/system.h@{include/system.h}}


System Driver Header File.  


{\ttfamily \#include \char`\"{}reg\+\_\+system.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}reg\+\_\+flash.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}reg\+\_\+tcram.\+h\char`\"{}}\newline
\doxysubsection*{Структуры данных}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg}}
\item 
struct \mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg}}
\item 
struct \mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg}}
\end{DoxyCompactItemize}
\doxysubsection*{Макросы}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{system_8h_ae7a5692682e0f29ab595aaa04cdc1e87}\label{system_8h_ae7a5692682e0f29ab595aaa04cdc1e87}} 
\#define {\bfseries SYS\+\_\+\+DOZE\+\_\+\+MODE}~0x000\+F3\+F02U
\item 
\mbox{\Hypertarget{system_8h_a6f8084f593d0f5527c63dd48dd5c8433}\label{system_8h_a6f8084f593d0f5527c63dd48dd5c8433}} 
\#define {\bfseries SYS\+\_\+\+SNOOZE\+\_\+\+MODE}~0x000\+F3\+F03U
\item 
\mbox{\Hypertarget{system_8h_af1e8ae4bf9aa0901f4fb82d50ce2e4e5}\label{system_8h_af1e8ae4bf9aa0901f4fb82d50ce2e4e5}} 
\#define {\bfseries SYS\+\_\+\+SLEEP\+\_\+\+MODE}~0x000\+FFFFFU
\item 
\mbox{\Hypertarget{system_8h_aedd462bfccb806f9e85c8b718463ee7c}\label{system_8h_aedd462bfccb806f9e85c8b718463ee7c}} 
\#define {\bfseries LPO\+\_\+\+TRIM\+\_\+\+VALUE}~((($\ast$(volatile uint32 $\ast$)0x\+F00801\+B4U) \& 0x\+FFFF0000U)$>$$>$16U)
\item 
\mbox{\Hypertarget{system_8h_a9c91213f6c124bc8f24ccb1b344fbb0f}\label{system_8h_a9c91213f6c124bc8f24ccb1b344fbb0f}} 
\#define {\bfseries SYS\+\_\+\+EXCEPTION}~($\ast$(volatile uint32 $\ast$)0x\+FFFFFFE4U)
\item 
\mbox{\Hypertarget{system_8h_a2389fc15d9496311fa8f6916dd8c2ae5}\label{system_8h_a2389fc15d9496311fa8f6916dd8c2ae5}} 
\#define {\bfseries POWERON\+\_\+\+RESET}~0x8000U
\item 
\mbox{\Hypertarget{system_8h_adcd6631a91324d1cfaa79a83350d9a7b}\label{system_8h_adcd6631a91324d1cfaa79a83350d9a7b}} 
\#define {\bfseries OSC\+\_\+\+FAILURE\+\_\+\+RESET}~0x4000U
\item 
\mbox{\Hypertarget{system_8h_a16a650be85b42339db7fb0e583d51648}\label{system_8h_a16a650be85b42339db7fb0e583d51648}} 
\#define {\bfseries WATCHDOG\+\_\+\+RESET}~0x2000U
\item 
\mbox{\Hypertarget{system_8h_a3d36094ecec8048918b4751698d9dd57}\label{system_8h_a3d36094ecec8048918b4751698d9dd57}} 
\#define {\bfseries ICEPICK\+\_\+\+RESET}~0x2000U
\item 
\mbox{\Hypertarget{system_8h_ad61b24da340ce7b55ea98d804744c785}\label{system_8h_ad61b24da340ce7b55ea98d804744c785}} 
\#define {\bfseries CPU\+\_\+\+RESET}~0x0020U
\item 
\mbox{\Hypertarget{system_8h_a7a76670ff212ef11fb7daf1c9fd5836a}\label{system_8h_a7a76670ff212ef11fb7daf1c9fd5836a}} 
\#define {\bfseries SW\+\_\+\+RESET}~0x0010U
\item 
\mbox{\Hypertarget{system_8h_a470a2e4a1bdc840b241c4d0633252834}\label{system_8h_a470a2e4a1bdc840b241c4d0633252834}} 
\#define {\bfseries WATCHDOG\+\_\+\+STATUS}~($\ast$(volatile uint32 $\ast$)0x\+FFFFFC98U)
\item 
\mbox{\Hypertarget{system_8h_addc3d8ea2d003ccc5ae90267b1734484}\label{system_8h_addc3d8ea2d003ccc5ae90267b1734484}} 
\#define {\bfseries DEVICE\+\_\+\+ID\+\_\+\+REV}~($\ast$(volatile uint32 $\ast$)0x\+FFFFFFF0U)
\item 
\#define \mbox{\hyperlink{system_8h_a91ed25b07bdff25ce25e42c2fb36f655}{OSC\+\_\+\+FREQ}}~16.\+0F
\begin{DoxyCompactList}\small\item\em Oscillator clock source exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a8d29681199850bdf1c72c648f406d1df}{PLL1\+\_\+\+FREQ}}~80.\+00F
\begin{DoxyCompactList}\small\item\em PLL 1 clock source exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a82e6e8e3b0a586e1120592ceefb08f63}{LPO\+\_\+\+LF\+\_\+\+FREQ}}~0.\+080F
\begin{DoxyCompactList}\small\item\em LPO Low Freq Oscillator source exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_aa736916f5ab1fbd671f784e9a02ad023}{LPO\+\_\+\+HF\+\_\+\+FREQ}}~10.\+000F
\begin{DoxyCompactList}\small\item\em LPO High Freq Oscillator source exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{system_8h_a8d8427c4caed9c6e0d41bac93cd06229}\label{system_8h_a8d8427c4caed9c6e0d41bac93cd06229}} 
\#define {\bfseries PLL2\+\_\+\+FREQ}~0.\+00F
\item 
\#define \mbox{\hyperlink{system_8h_a3530701a5c6def8a2e5d43c9e0750b1a}{GCLK\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em GCLK domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a1029845057ffa1be09dc5681da9a3ff7}{HCLK\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em HCLK domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a8d2eb367049e436ab75ff30522dcc9bc}{RTI\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em RTI Clock frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a51cb6f17ba18463bfda04e072693c9f2}{AVCLK1\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em AVCLK1 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a6fadd474ee3ae4d3995450188ccd57a0}{AVCLK2\+\_\+\+FREQ}}~0.\+0F
\begin{DoxyCompactList}\small\item\em AVCLK2 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a2fac26754430422d3080df44d3300ced}{AVCLK3\+\_\+\+FREQ}}~0.\+0F
\begin{DoxyCompactList}\small\item\em AVCLK3 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a959cdc6f3174c0c21534f3bbe50f5e11}{AVCLK4\+\_\+\+FREQ}}~0.\+0F
\begin{DoxyCompactList}\small\item\em AVCLK4 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a92d1bf5047c4525efc4699e09db47aa9}{VCLK1\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em VCLK1 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_aad0c9c7796f8cc004ab3fc96b0bb3ab5}{VCLK2\+\_\+\+FREQ}}~80.\+000F
\begin{DoxyCompactList}\small\item\em VCLK2 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a38973c3e9cc044e6246e5b6b6ff4462c}{VCLK3\+\_\+\+FREQ}}~40.\+000F
\begin{DoxyCompactList}\small\item\em VCLK3 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a65a076021e41a87bb965b161203b6853}{VCLK4\+\_\+\+FREQ}}~0.\+0F
\begin{DoxyCompactList}\small\item\em VCLK4 Domain frequency exported from HALCo\+Gen GUI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a72719681af72bed25f48fb95cce8b5c0}{SYS\+\_\+\+PRE1}}~(\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\+\_\+\+PLL1}})
\begin{DoxyCompactList}\small\item\em Alias name for RTI1\+CLK PRE clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{system_8h_a4b6fb798365b7738c7d7b20c6f03e313}{SYS\+\_\+\+PRE2}}~(\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\+\_\+\+PLL1}})
\begin{DoxyCompactList}\small\item\em Alias name for RTI2\+CLK pre clock source. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{system_8h_a25329dea704d0931dc76c0dbe7cc56c5}\label{system_8h_a25329dea704d0931dc76c0dbe7cc56c5}} 
\#define {\bfseries SYS\+\_\+\+SYSPC1\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a4449bd54220f21f9ba2b19b04c8256ad}\label{system_8h_a4449bd54220f21f9ba2b19b04c8256ad}} 
\#define {\bfseries SYS\+\_\+\+SYSPC2\+\_\+\+CONFIGVALUE}~1U
\item 
\mbox{\Hypertarget{system_8h_a9fb86dc660e2e946a2326ceb91c3196e}\label{system_8h_a9fb86dc660e2e946a2326ceb91c3196e}} 
\#define {\bfseries SYS\+\_\+\+SYSPC7\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_ac4d5d2bad3f41e557ffbccab41ee36f3}\label{system_8h_ac4d5d2bad3f41e557ffbccab41ee36f3}} 
\#define {\bfseries SYS\+\_\+\+SYSPC8\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a63a5962a1b08030d714463ecd962dec6}\label{system_8h_a63a5962a1b08030d714463ecd962dec6}} 
\#define {\bfseries SYS\+\_\+\+SYSPC9\+\_\+\+CONFIGVALUE}~1U
\item 
\#define \mbox{\hyperlink{system_8h_ad942cd5adac14468b8c5dbbff8093bcf}{SYS\+\_\+\+CSDIS\+\_\+\+CONFIGVALUE}}
\item 
\#define \mbox{\hyperlink{system_8h_a769edf4d86ddc968148b7a9c293f92e8}{SYS\+\_\+\+CDDIS\+\_\+\+CONFIGVALUE}}
\item 
\#define \mbox{\hyperlink{system_8h_ad3629c26121f88976e6fb4847431b01f}{SYS\+\_\+\+GHVSRC\+\_\+\+CONFIGVALUE}}
\item 
\#define \mbox{\hyperlink{system_8h_a760a9e030b37a78c1d89be5b70c7a9d0}{SYS\+\_\+\+VCLKASRC\+\_\+\+CONFIGVALUE}}
\item 
\#define \mbox{\hyperlink{system_8h_a51eb00b86a34b92b21d061c4ef6db02d}{SYS\+\_\+\+RCLKSRC\+\_\+\+CONFIGVALUE}}
\item 
\mbox{\Hypertarget{system_8h_a7e0af5c54af9bddbe919ee2e979cdcd2}\label{system_8h_a7e0af5c54af9bddbe919ee2e979cdcd2}} 
\#define {\bfseries SYS\+\_\+\+MSTGCR\+\_\+\+CONFIGVALUE}~0x00000105U
\item 
\mbox{\Hypertarget{system_8h_a1bbaade5c95ad8ff8f3dc22ed5c43c94}\label{system_8h_a1bbaade5c95ad8ff8f3dc22ed5c43c94}} 
\#define {\bfseries SYS\+\_\+\+MINITGCR\+\_\+\+CONFIGVALUE}~0x5U
\item 
\mbox{\Hypertarget{system_8h_a7838860df188855f00b86d321b79cb53}\label{system_8h_a7838860df188855f00b86d321b79cb53}} 
\#define {\bfseries SYS\+\_\+\+MSINENA\+\_\+\+CONFIGVALUE}~0U
\item 
\#define \mbox{\hyperlink{system_8h_a8b83d58d78c30b2e92ea702321232e9d}{SYS\+\_\+\+PLLCTL1\+\_\+\+CONFIGVALUE\+\_\+1}}
\item 
\mbox{\Hypertarget{system_8h_a0e1d478100319d2992ac3d26fd71c61c}\label{system_8h_a0e1d478100319d2992ac3d26fd71c61c}} 
\#define {\bfseries SYS\+\_\+\+PLLCTL1\+\_\+\+CONFIGVALUE\+\_\+2}~(((SYS\+\_\+\+PLLCTL1\+\_\+\+CONFIGVALUE\+\_\+1) \& 0x\+E0\+FFFFFFU) $\vert$ (uint32)((uint32)(2U -\/ 1U) $<$$<$ 24U))
\item 
\#define \mbox{\hyperlink{system_8h_ae8db82ad3097cf3058997acb896724fe}{SYS\+\_\+\+PLLCTL2\+\_\+\+CONFIGVALUE}}
\item 
\mbox{\Hypertarget{system_8h_a89ba0421d6fab6e9b95c189b46a07b9e}\label{system_8h_a89ba0421d6fab6e9b95c189b46a07b9e}} 
\#define {\bfseries SYS\+\_\+\+UERFLAG\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_ac33d1a2a4a01832753df1f92a2982e19}\label{system_8h_ac33d1a2a4a01832753df1f92a2982e19}} 
\#define {\bfseries SYS\+\_\+\+LPOMONCTL\+\_\+\+CONFIGVALUE\+\_\+1}~((uint32)((uint32)1U $<$$<$ 24U) $\vert$ LPO\+\_\+\+TRIM\+\_\+\+VALUE)
\item 
\mbox{\Hypertarget{system_8h_ae88fcbb47e8d7a7ffb7f9a2b0397c27f}\label{system_8h_ae88fcbb47e8d7a7ffb7f9a2b0397c27f}} 
\#define {\bfseries SYS\+\_\+\+LPOMONCTL\+\_\+\+CONFIGVALUE\+\_\+2}~((uint32)((uint32)1U $<$$<$ 24U) $\vert$ (uint32)((uint32)16U $<$$<$ 8U) $\vert$ 16U)
\item 
\mbox{\Hypertarget{system_8h_ad0c97bcad327a7af30227c41563d88a9}\label{system_8h_ad0c97bcad327a7af30227c41563d88a9}} 
\#define {\bfseries SYS\+\_\+\+CLKTEST\+\_\+\+CONFIGVALUE}~0x000\+A0000U
\item 
\mbox{\Hypertarget{system_8h_a3f97285e71c3b68e7b93abb0727c78e3}\label{system_8h_a3f97285e71c3b68e7b93abb0727c78e3}} 
\#define {\bfseries SYS\+\_\+\+DFTCTRLREG1\+\_\+\+CONFIGVALUE}~0x00002205U
\item 
\mbox{\Hypertarget{system_8h_a036bac942d383002ce46ea96711b1d35}\label{system_8h_a036bac942d383002ce46ea96711b1d35}} 
\#define {\bfseries SYS\+\_\+\+DFTCTRLREG2\+\_\+\+CONFIGVALUE}~0x5U
\item 
\mbox{\Hypertarget{system_8h_aed9790ce5c7d2a9595e5eee3d0e05a45}\label{system_8h_aed9790ce5c7d2a9595e5eee3d0e05a45}} 
\#define {\bfseries SYS\+\_\+\+GPREG1\+\_\+\+CONFIGVALUE}~0x0005\+FFFFU
\item 
\mbox{\Hypertarget{system_8h_aafbf02d46c251149a567be8c2dbb1843}\label{system_8h_aafbf02d46c251149a567be8c2dbb1843}} 
\#define {\bfseries SYS\+\_\+\+RAMGCR\+\_\+\+CONFIGVALUE}~0x00050000U
\item 
\mbox{\Hypertarget{system_8h_a46f3eb6d97b5b5c1df67cb4a1dbb1ce5}\label{system_8h_a46f3eb6d97b5b5c1df67cb4a1dbb1ce5}} 
\#define {\bfseries SYS\+\_\+\+BMMCR1\+\_\+\+CONFIGVALUE}~0x\+AU
\item 
\mbox{\Hypertarget{system_8h_a3020d7f32f3e067d693858a37e370fe0}\label{system_8h_a3020d7f32f3e067d693858a37e370fe0}} 
\#define {\bfseries SYS\+\_\+\+MMUGCR\+\_\+\+CONFIGVALUE}~0U
\item 
\#define \mbox{\hyperlink{system_8h_a1c4e4828df47d5812118ad642461afd4}{SYS\+\_\+\+CLKCNTL\+\_\+\+CONFIGVALUE}}
\item 
\#define \mbox{\hyperlink{system_8h_a941136ba1cb28a814ac3a49dc45b4594}{SYS\+\_\+\+ECPCNTL\+\_\+\+CONFIGVALUE}}
\item 
\mbox{\Hypertarget{system_8h_a82354b43c4bf0c2a506eee137b738f34}\label{system_8h_a82354b43c4bf0c2a506eee137b738f34}} 
\#define {\bfseries SYS\+\_\+\+DEVCR1\+\_\+\+CONFIGVALUE}~0x\+AU
\item 
\mbox{\Hypertarget{system_8h_a718657729c662a7ed6df52f66f02c9be}\label{system_8h_a718657729c662a7ed6df52f66f02c9be}} 
\#define {\bfseries SYS\+\_\+\+SYSECR\+\_\+\+CONFIGVALUE}~0x00004000U
\item 
\mbox{\Hypertarget{system_8h_a74df5cdfdb706f4ed5f2468d7650c71a}\label{system_8h_a74df5cdfdb706f4ed5f2468d7650c71a}} 
\#define {\bfseries SYS2\+\_\+\+PLLCTL3\+\_\+\+CONFIGVALUE\+\_\+2}~(((SYS2\+\_\+\+PLLCTL3\+\_\+\+CONFIGVALUE\+\_\+1) \& 0x\+E0\+FFFFFFU) $\vert$ (uint32)((uint32)(1U -\/ 1U) $<$$<$ 24U))
\item 
\mbox{\Hypertarget{system_8h_a56461cc1bcedc85f363336e796c7890d}\label{system_8h_a56461cc1bcedc85f363336e796c7890d}} 
\#define {\bfseries SYS2\+\_\+\+STCCLKDIV\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a3472211f36222c2b96255707b289789b}\label{system_8h_a3472211f36222c2b96255707b289789b}} 
\#define {\bfseries SYS2\+\_\+\+CLKSLIP\+\_\+\+CONFIGVALUE}~0x5U
\item 
\mbox{\Hypertarget{system_8h_ae7b86e4e363b31ef418e5af97b016c19}\label{system_8h_ae7b86e4e363b31ef418e5af97b016c19}} 
\#define {\bfseries SYS2\+\_\+\+EFC\+\_\+\+CTLEN\+\_\+\+CONFIGVALUE}~0x5U
\item 
\mbox{\Hypertarget{system_8h_a6d59e972e8ec761efc988c07683cfbeb}\label{system_8h_a6d59e972e8ec761efc988c07683cfbeb}} 
\#define {\bfseries FSM\+\_\+\+WR\+\_\+\+ENA\+\_\+\+HL}~($\ast$(volatile uint32 $\ast$)0x\+FFF87288U)
\item 
\mbox{\Hypertarget{system_8h_a097529dd63fd26eb69fb7487ed16da0f}\label{system_8h_a097529dd63fd26eb69fb7487ed16da0f}} 
\#define {\bfseries EEPROM\+\_\+\+CONFIG\+\_\+\+HL}~($\ast$(volatile uint32 $\ast$)0x\+FFF872\+B8U)
\item 
\mbox{\Hypertarget{system_8h_a41b4c1a53b3d7f0bdd6c71813e36f36c}\label{system_8h_a41b4c1a53b3d7f0bdd6c71813e36f36c}} 
\#define {\bfseries TCMFLASH\+\_\+\+FRDCNTL\+\_\+\+CONFIGVALUE}~(0x00000000U $\vert$ (uint32)((uint32)1U $<$$<$ 8U) $\vert$ (uint32)((uint32)0U $<$$<$ 4U) $\vert$  1U)
\item 
\mbox{\Hypertarget{system_8h_a3aee8e09b2c6a554b6f99c5c30654761}\label{system_8h_a3aee8e09b2c6a554b6f99c5c30654761}} 
\#define {\bfseries TCMFLASH\+\_\+\+FEDACCTRL1\+\_\+\+CONFIGVALUE}~0x000\+A0005U
\item 
\mbox{\Hypertarget{system_8h_ab35a9b5daf501bae9bb559c9be6aca32}\label{system_8h_ab35a9b5daf501bae9bb559c9be6aca32}} 
\#define {\bfseries TCMFLASH\+\_\+\+FEDACCTRL2\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_ab36fe94824e7997f9af00d41ee040617}\label{system_8h_ab36fe94824e7997f9af00d41ee040617}} 
\#define {\bfseries TCMFLASH\+\_\+\+FEDACSDIS\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a9c7dbe32622acc7c281afbcda494aed3}\label{system_8h_a9c7dbe32622acc7c281afbcda494aed3}} 
\#define {\bfseries TCMFLASH\+\_\+\+FBPROT\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_ae05c50bdb3d7ded4a2817221e24b0d04}\label{system_8h_ae05c50bdb3d7ded4a2817221e24b0d04}} 
\#define {\bfseries TCMFLASH\+\_\+\+FBSE\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_abca7aec156a4bd716baa8f465d790a60}\label{system_8h_abca7aec156a4bd716baa8f465d790a60}} 
\#define {\bfseries TCMFLASH\+\_\+\+FBAC\+\_\+\+CONFIGVALUE}~0x\+FU
\item 
\#define \mbox{\hyperlink{system_8h_afc5c1ce4f1f79b6e7fc0401c535b6184}{TCMFLASH\+\_\+\+FBFALLBACK\+\_\+\+CONFIGVALUE}}
\item 
\mbox{\Hypertarget{system_8h_a7a52f95e8c76b46bb14f850972bdfd3c}\label{system_8h_a7a52f95e8c76b46bb14f850972bdfd3c}} 
\#define {\bfseries TCMFLASH\+\_\+\+FPAC1\+\_\+\+CONFIGVALUE}~0x00\+C80001U
\item 
\mbox{\Hypertarget{system_8h_a6579d30ad2f2dcb4adb7542c47473b55}\label{system_8h_a6579d30ad2f2dcb4adb7542c47473b55}} 
\#define {\bfseries TCMFLASH\+\_\+\+FPAC2\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a04b8fae9db2bff9ba0058a74857791fe}\label{system_8h_a04b8fae9db2bff9ba0058a74857791fe}} 
\#define {\bfseries TCMFLASH\+\_\+\+FMAC\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_a00329d8240c447108afbaf27bf59dfa9}\label{system_8h_a00329d8240c447108afbaf27bf59dfa9}} 
\#define {\bfseries TCMFLASH\+\_\+\+FLOCK\+\_\+\+CONFIGVALUE}~0x55\+AAU
\item 
\mbox{\Hypertarget{system_8h_a3f717a91c6df4a1766c1228ec89e3255}\label{system_8h_a3f717a91c6df4a1766c1228ec89e3255}} 
\#define {\bfseries TCMFLASH\+\_\+\+FDIAGCTRL\+\_\+\+CONFIGVALUE}~0x000\+A0000U
\item 
\mbox{\Hypertarget{system_8h_a41a4ff1e170e14a2e1c44334eccf5c73}\label{system_8h_a41a4ff1e170e14a2e1c44334eccf5c73}} 
\#define {\bfseries TCMFLASH\+\_\+\+FEDACSDIS2\+\_\+\+CONFIGVALUE}~0U
\item 
\mbox{\Hypertarget{system_8h_aa8083615164922af7ea8ec6a87cc1ca2}\label{system_8h_aa8083615164922af7ea8ec6a87cc1ca2}} 
\#define {\bfseries SRAM\+\_\+\+RAMCTRL\+\_\+\+CONFIGVALUE}~0x0005000\+AU
\item 
\mbox{\Hypertarget{system_8h_ab4959bd734ca1f82cb661d4ab63d1069}\label{system_8h_ab4959bd734ca1f82cb661d4ab63d1069}} 
\#define {\bfseries SRAM\+\_\+\+RAMTHRESHOLD\+\_\+\+CONFIGVALUE}~1U
\item 
\mbox{\Hypertarget{system_8h_a39902075974175602b7c2a9f18e62bfb}\label{system_8h_a39902075974175602b7c2a9f18e62bfb}} 
\#define {\bfseries SRAM\+\_\+\+RAMINTCTRL\+\_\+\+CONFIGVALUE}~1U
\item 
\mbox{\Hypertarget{system_8h_ac3a6185dad27825abcebbbef9eea23ad}\label{system_8h_ac3a6185dad27825abcebbbef9eea23ad}} 
\#define {\bfseries SRAM\+\_\+\+RAMTEST\+\_\+\+CONFIGVALUE}~0x5U
\item 
\mbox{\Hypertarget{system_8h_a5c04333aa8a051c70e55bbf4691c939e}\label{system_8h_a5c04333aa8a051c70e55bbf4691c939e}} 
\#define {\bfseries SRAM\+\_\+\+RAMADDRDECVECT\+\_\+\+CONFIGVALUE}~0U
\end{DoxyCompactItemize}
\doxysubsection*{Определения типов}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{system_8h_a27034aa8ea4767e7c9ea9ccc89d2369f}\label{system_8h_a27034aa8ea4767e7c9ea9ccc89d2369f}} 
typedef struct \mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg}} {\bfseries system\+\_\+config\+\_\+reg\+\_\+t}
\item 
\mbox{\Hypertarget{system_8h_a0a4da484314f62eff6d3816fb957e478}\label{system_8h_a0a4da484314f62eff6d3816fb957e478}} 
typedef struct \mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg}} {\bfseries tcmflash\+\_\+config\+\_\+reg\+\_\+t}
\item 
\mbox{\Hypertarget{system_8h_ae86f456d6bb85c9a7830b44cee29cd76}\label{system_8h_ae86f456d6bb85c9a7830b44cee29cd76}} 
typedef struct \mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg}} {\bfseries sram\+\_\+config\+\_\+reg\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{Перечисления}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166}{system\+Clock\+Source}} \{ \newline
\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166ada755f70c500bf43d169a22b4ecef801}{SYS\+\_\+\+OSC}} = 0U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\+\_\+\+PLL1}} = 1U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad42fcc1d275719112a852c11b3eede7a}{SYS\+\_\+\+EXTERNAL1}} = 3U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a656058b3b4ba277c21d4d87a16ca413a}{SYS\+\_\+\+LPO\+\_\+\+LOW}} = 4U
, \newline
\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a938db45d5c14c66808b8a6bd4dd02f03}{SYS\+\_\+\+LPO\+\_\+\+HIGH}} = 5U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad93eb68c73c5e29c5b12b37589fe80f0}{SYS\+\_\+\+PLL2}} = 6U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a8c9b841abfc1e4233557848305d5e831}{SYS\+\_\+\+EXTERNAL2}} = 7U
, \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}{SYS\+\_\+\+VCLK}} = 9U
 \}
\begin{DoxyCompactList}\small\item\em Alias names for clock sources. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332}{flash\+WPower\+Modes}} \{ \mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332a0aad210a70d765f145599be0d031305a}{SYS\+\_\+\+SLEEP}} = 0U
, \mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332aa2d92b531427b40c13049bd7e1976187}{SYS\+\_\+\+STANDBY}} = 1U
, \mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332a093a300506cc138fbc459a4e18976dc3}{SYS\+\_\+\+ACTIVE}} = 3U
 \}
\begin{DoxyCompactList}\small\item\em Alias names for flash bank power modes. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Функции}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{system_8h_ab3c7742b0b313a8ac595a0ae677c3ccc}{system\+Get\+Config\+Value}} (\mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg\+\_\+t}} $\ast$config\+\_\+reg, \mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}} type)
\begin{DoxyCompactList}\small\item\em Get the initial or current values of the configuration registers. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{system_8h_afa983f739f63d48487aec38706af5a6f}{tcmflash\+Get\+Config\+Value}} (\mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg\+\_\+t}} $\ast$config\+\_\+reg, \mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}} type)
\begin{DoxyCompactList}\small\item\em Get the initial or current values of the configuration registers. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{system_8h_a45f46deb7644048176d5e9347afb939a}{setup\+PLL}} (void)
\item 
void \mbox{\hyperlink{system_8h_aaa231cc5e90591363431c63f15360567}{trim\+LPO}} (void)
\begin{DoxyCompactList}\small\item\em Initialize LPO trim values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{system_8h_ac357ba2b9a5627af15fa7be057fffd06}{custom\+Trim\+LPO}} (void)
\begin{DoxyCompactList}\small\item\em custom function to initilize LPO trim values \end{DoxyCompactList}\item 
void \mbox{\hyperlink{system_8h_a4490b16ad7d041537868dc9732b3dac2}{setup\+Flash}} (void)
\item 
void \mbox{\hyperlink{system_8h_a57d84f612fd0d9fec4cd8ac58b5d10c3}{periph\+Init}} (void)
\item 
void \mbox{\hyperlink{system_8h_aa26c333cac9e8481986232eb8f0d9244}{map\+Clocks}} (void)
\item 
void \mbox{\hyperlink{system_8h_ab11a117f1e08391f23d1da05930e7acf}{system\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Initializes System Driver. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{system_8h_af970bbab0b866f007e84e236cb1654e9}\label{system_8h_af970bbab0b866f007e84e236cb1654e9}} 
void {\bfseries system\+Power\+Down} (uint32 mode)
\item 
void \mbox{\hyperlink{system_8h_ac61ec208839bdc4fec42ea50268b4db3}{sram\+Get\+Config\+Value}} (\mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg\+\_\+t}} $\ast$config\+\_\+reg, \mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}} type)
\begin{DoxyCompactList}\small\item\em Get the initial or current values of the configuration registers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Подробное описание}
System Driver Header File. 

\begin{DoxyDate}{Дата}
11-\/Dec-\/2018 
\end{DoxyDate}
\begin{DoxyVersion}{Версия}
04.\+07.\+01
\end{DoxyVersion}
This file contains\+:
\begin{DoxyItemize}
\item Definitions
\item Types
\end{DoxyItemize}which are relevant for the System driver. 

\doxysubsection{Макросы}
\mbox{\Hypertarget{system_8h_a51cb6f17ba18463bfda04e072693c9f2}\label{system_8h_a51cb6f17ba18463bfda04e072693c9f2}} 
\index{system.h@{system.h}!AVCLK1\_FREQ@{AVCLK1\_FREQ}}
\index{AVCLK1\_FREQ@{AVCLK1\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{AVCLK1\_FREQ}{AVCLK1\_FREQ}}
{\footnotesize\ttfamily \#define AVCLK1\+\_\+\+FREQ~80.\+000F}



AVCLK1 Domain frequency exported from HALCo\+Gen GUI. 

AVCLK Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a6fadd474ee3ae4d3995450188ccd57a0}\label{system_8h_a6fadd474ee3ae4d3995450188ccd57a0}} 
\index{system.h@{system.h}!AVCLK2\_FREQ@{AVCLK2\_FREQ}}
\index{AVCLK2\_FREQ@{AVCLK2\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{AVCLK2\_FREQ}{AVCLK2\_FREQ}}
{\footnotesize\ttfamily \#define AVCLK2\+\_\+\+FREQ~0.\+0F}



AVCLK2 Domain frequency exported from HALCo\+Gen GUI. 

AVCLK2 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a2fac26754430422d3080df44d3300ced}\label{system_8h_a2fac26754430422d3080df44d3300ced}} 
\index{system.h@{system.h}!AVCLK3\_FREQ@{AVCLK3\_FREQ}}
\index{AVCLK3\_FREQ@{AVCLK3\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{AVCLK3\_FREQ}{AVCLK3\_FREQ}}
{\footnotesize\ttfamily \#define AVCLK3\+\_\+\+FREQ~0.\+0F}



AVCLK3 Domain frequency exported from HALCo\+Gen GUI. 

AVCLK3 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a959cdc6f3174c0c21534f3bbe50f5e11}\label{system_8h_a959cdc6f3174c0c21534f3bbe50f5e11}} 
\index{system.h@{system.h}!AVCLK4\_FREQ@{AVCLK4\_FREQ}}
\index{AVCLK4\_FREQ@{AVCLK4\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{AVCLK4\_FREQ}{AVCLK4\_FREQ}}
{\footnotesize\ttfamily \#define AVCLK4\+\_\+\+FREQ~0.\+0F}



AVCLK4 Domain frequency exported from HALCo\+Gen GUI. 

AVCLK4 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a3530701a5c6def8a2e5d43c9e0750b1a}\label{system_8h_a3530701a5c6def8a2e5d43c9e0750b1a}} 
\index{system.h@{system.h}!GCLK\_FREQ@{GCLK\_FREQ}}
\index{GCLK\_FREQ@{GCLK\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{GCLK\_FREQ}{GCLK\_FREQ}}
{\footnotesize\ttfamily \#define GCLK\+\_\+\+FREQ~80.\+000F}



GCLK domain frequency exported from HALCo\+Gen GUI. 

GCLK domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a1029845057ffa1be09dc5681da9a3ff7}\label{system_8h_a1029845057ffa1be09dc5681da9a3ff7}} 
\index{system.h@{system.h}!HCLK\_FREQ@{HCLK\_FREQ}}
\index{HCLK\_FREQ@{HCLK\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{HCLK\_FREQ}{HCLK\_FREQ}}
{\footnotesize\ttfamily \#define HCLK\+\_\+\+FREQ~80.\+000F}



HCLK domain frequency exported from HALCo\+Gen GUI. 

HCLK domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_aa736916f5ab1fbd671f784e9a02ad023}\label{system_8h_aa736916f5ab1fbd671f784e9a02ad023}} 
\index{system.h@{system.h}!LPO\_HF\_FREQ@{LPO\_HF\_FREQ}}
\index{LPO\_HF\_FREQ@{LPO\_HF\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{LPO\_HF\_FREQ}{LPO\_HF\_FREQ}}
{\footnotesize\ttfamily \#define LPO\+\_\+\+HF\+\_\+\+FREQ~10.\+000F}



LPO High Freq Oscillator source exported from HALCo\+Gen GUI. 

LPO High Freq Oscillator source exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a82e6e8e3b0a586e1120592ceefb08f63}\label{system_8h_a82e6e8e3b0a586e1120592ceefb08f63}} 
\index{system.h@{system.h}!LPO\_LF\_FREQ@{LPO\_LF\_FREQ}}
\index{LPO\_LF\_FREQ@{LPO\_LF\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{LPO\_LF\_FREQ}{LPO\_LF\_FREQ}}
{\footnotesize\ttfamily \#define LPO\+\_\+\+LF\+\_\+\+FREQ~0.\+080F}



LPO Low Freq Oscillator source exported from HALCo\+Gen GUI. 

LPO Low Freq Oscillator source exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a91ed25b07bdff25ce25e42c2fb36f655}\label{system_8h_a91ed25b07bdff25ce25e42c2fb36f655}} 
\index{system.h@{system.h}!OSC\_FREQ@{OSC\_FREQ}}
\index{OSC\_FREQ@{OSC\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{OSC\_FREQ}{OSC\_FREQ}}
{\footnotesize\ttfamily \#define OSC\+\_\+\+FREQ~16.\+0F}



Oscillator clock source exported from HALCo\+Gen GUI. 

Oscillator clock source exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a8d29681199850bdf1c72c648f406d1df}\label{system_8h_a8d29681199850bdf1c72c648f406d1df}} 
\index{system.h@{system.h}!PLL1\_FREQ@{PLL1\_FREQ}}
\index{PLL1\_FREQ@{PLL1\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{PLL1\_FREQ}{PLL1\_FREQ}}
{\footnotesize\ttfamily \#define PLL1\+\_\+\+FREQ~80.\+00F}



PLL 1 clock source exported from HALCo\+Gen GUI. 

PLL 2 clock source exported from HALCo\+Gen GUI.

PLL 1 clock source exported from HALCo\+Gen GUI

PLL 2 clock source exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a8d2eb367049e436ab75ff30522dcc9bc}\label{system_8h_a8d2eb367049e436ab75ff30522dcc9bc}} 
\index{system.h@{system.h}!RTI\_FREQ@{RTI\_FREQ}}
\index{RTI\_FREQ@{RTI\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{RTI\_FREQ}{RTI\_FREQ}}
{\footnotesize\ttfamily \#define RTI\+\_\+\+FREQ~80.\+000F}



RTI Clock frequency exported from HALCo\+Gen GUI. 

RTI Clock frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a769edf4d86ddc968148b7a9c293f92e8}\label{system_8h_a769edf4d86ddc968148b7a9c293f92e8}} 
\index{system.h@{system.h}!SYS\_CDDIS\_CONFIGVALUE@{SYS\_CDDIS\_CONFIGVALUE}}
\index{SYS\_CDDIS\_CONFIGVALUE@{SYS\_CDDIS\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_CDDIS\_CONFIGVALUE}{SYS\_CDDIS\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+CDDIS\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)0U\ <<\ 4U\ )\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)1U\ <<\ 5U\ )\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 8U\ )\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 10U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 11U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a1c4e4828df47d5812118ad642461afd4}\label{system_8h_a1c4e4828df47d5812118ad642461afd4}} 
\index{system.h@{system.h}!SYS\_CLKCNTL\_CONFIGVALUE@{SYS\_CLKCNTL\_CONFIGVALUE}}
\index{SYS\_CLKCNTL\_CONFIGVALUE@{SYS\_CLKCNTL\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_CLKCNTL\_CONFIGVALUE}{SYS\_CLKCNTL\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+CLKCNTL\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 0x00000100U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 16U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 24U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_ad942cd5adac14468b8c5dbbff8093bcf}\label{system_8h_ad942cd5adac14468b8c5dbbff8093bcf}} 
\index{system.h@{system.h}!SYS\_CSDIS\_CONFIGVALUE@{SYS\_CSDIS\_CONFIGVALUE}}
\index{SYS\_CSDIS\_CONFIGVALUE@{SYS\_CSDIS\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_CSDIS\_CONFIGVALUE}{SYS\_CSDIS\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+CSDIS\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000000U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000008U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000080U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000000U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000040U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x00000000U\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ 0x4U)}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a941136ba1cb28a814ac3a49dc45b4594}\label{system_8h_a941136ba1cb28a814ac3a49dc45b4594}} 
\index{system.h@{system.h}!SYS\_ECPCNTL\_CONFIGVALUE@{SYS\_ECPCNTL\_CONFIGVALUE}}
\index{SYS\_ECPCNTL\_CONFIGVALUE@{SYS\_ECPCNTL\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_ECPCNTL\_CONFIGVALUE}{SYS\_ECPCNTL\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+ECPCNTL\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)0U\ <<\ 24U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0U\ <<\ 23U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)(8U\ -\/\ 1U)\ \&\ 0xFFFFU)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_ad3629c26121f88976e6fb4847431b01f}\label{system_8h_ad3629c26121f88976e6fb4847431b01f}} 
\index{system.h@{system.h}!SYS\_GHVSRC\_CONFIGVALUE@{SYS\_GHVSRC\_CONFIGVALUE}}
\index{SYS\_GHVSRC\_CONFIGVALUE@{SYS\_GHVSRC\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_GHVSRC\_CONFIGVALUE}{SYS\_GHVSRC\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+GHVSRC\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166ada755f70c500bf43d169a22b4ecef801}{SYS\_OSC}}\ <<\ 24U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166ada755f70c500bf43d169a22b4ecef801}{SYS\_OSC}}\ <<\ 16U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\_PLL1}}\ <<\ 0U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a8b83d58d78c30b2e92ea702321232e9d}\label{system_8h_a8b83d58d78c30b2e92ea702321232e9d}} 
\index{system.h@{system.h}!SYS\_PLLCTL1\_CONFIGVALUE\_1@{SYS\_PLLCTL1\_CONFIGVALUE\_1}}
\index{SYS\_PLLCTL1\_CONFIGVALUE\_1@{SYS\_PLLCTL1\_CONFIGVALUE\_1}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_PLLCTL1\_CONFIGVALUE\_1}{SYS\_PLLCTL1\_CONFIGVALUE\_1}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+PLLCTL1\+\_\+\+CONFIGVALUE\+\_\+1}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)0x00000000U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)0x20000000U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)0x1FU\ <<\ 24U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)0x00000000U\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)(6U\ -\/\ 1U)<<\ 16U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)(0x7700U))}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_ae8db82ad3097cf3058997acb896724fe}\label{system_8h_ae8db82ad3097cf3058997acb896724fe}} 
\index{system.h@{system.h}!SYS\_PLLCTL2\_CONFIGVALUE@{SYS\_PLLCTL2\_CONFIGVALUE}}
\index{SYS\_PLLCTL2\_CONFIGVALUE@{SYS\_PLLCTL2\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_PLLCTL2\_CONFIGVALUE}{SYS\_PLLCTL2\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+PLLCTL2\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)0x00000000U\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)255U\ <<\ 22U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)7U\ <<\ 12U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)(2U\ -\/\ 1U)<<\ 9U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)61U)}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a72719681af72bed25f48fb95cce8b5c0}\label{system_8h_a72719681af72bed25f48fb95cce8b5c0}} 
\index{system.h@{system.h}!SYS\_PRE1@{SYS\_PRE1}}
\index{SYS\_PRE1@{SYS\_PRE1}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_PRE1}{SYS\_PRE1}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+PRE1~(\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\+\_\+\+PLL1}})}



Alias name for RTI1\+CLK PRE clock source. 

This is an alias name for the RTI1\+CLK pre clock source. This can be either\+:
\begin{DoxyItemize}
\item Oscillator
\item Pll
\item 32 k\+Hz Oscillator
\item External
\item Low Power Oscillator Low
\item Low Power Oscillator High
\item Flexray Pll 
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_a4b6fb798365b7738c7d7b20c6f03e313}\label{system_8h_a4b6fb798365b7738c7d7b20c6f03e313}} 
\index{system.h@{system.h}!SYS\_PRE2@{SYS\_PRE2}}
\index{SYS\_PRE2@{SYS\_PRE2}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_PRE2}{SYS\_PRE2}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+PRE2~(\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}{SYS\+\_\+\+PLL1}})}



Alias name for RTI2\+CLK pre clock source. 

This is an alias name for the RTI2\+CLK pre clock source. This can be either\+:
\begin{DoxyItemize}
\item Oscillator
\item Pll
\item 32 k\+Hz Oscillator
\item External
\item Low Power Oscillator Low
\item Low Power Oscillator High
\item Flexray Pll 
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_a51eb00b86a34b92b21d061c4ef6db02d}\label{system_8h_a51eb00b86a34b92b21d061c4ef6db02d}} 
\index{system.h@{system.h}!SYS\_RCLKSRC\_CONFIGVALUE@{SYS\_RCLKSRC\_CONFIGVALUE}}
\index{SYS\_RCLKSRC\_CONFIGVALUE@{SYS\_RCLKSRC\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_RCLKSRC\_CONFIGVALUE}{SYS\_RCLKSRC\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+RCLKSRC\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)1U\ <<\ 24U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}{SYS\_VCLK}}\ <<\ 16U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)1U\ <<\ 8U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}{SYS\_VCLK}}\ <<\ 0U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a760a9e030b37a78c1d89be5b70c7a9d0}\label{system_8h_a760a9e030b37a78c1d89be5b70c7a9d0}} 
\index{system.h@{system.h}!SYS\_VCLKASRC\_CONFIGVALUE@{SYS\_VCLKASRC\_CONFIGVALUE}}
\index{SYS\_VCLKASRC\_CONFIGVALUE@{SYS\_VCLKASRC\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{SYS\_VCLKASRC\_CONFIGVALUE}{SYS\_VCLKASRC\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define SYS\+\_\+\+VCLKASRC\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}{SYS\_VCLK}}\ <<\ 8U)\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}{SYS\_VCLK}}\ <<\ 0U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_afc5c1ce4f1f79b6e7fc0401c535b6184}\label{system_8h_afc5c1ce4f1f79b6e7fc0401c535b6184}} 
\index{system.h@{system.h}!TCMFLASH\_FBFALLBACK\_CONFIGVALUE@{TCMFLASH\_FBFALLBACK\_CONFIGVALUE}}
\index{TCMFLASH\_FBFALLBACK\_CONFIGVALUE@{TCMFLASH\_FBFALLBACK\_CONFIGVALUE}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{TCMFLASH\_FBFALLBACK\_CONFIGVALUE}{TCMFLASH\_FBFALLBACK\_CONFIGVALUE}}
{\footnotesize\ttfamily \#define TCMFLASH\+\_\+\+FBFALLBACK\+\_\+\+CONFIGVALUE}

{\bfseries Макроопределение\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332a093a300506cc138fbc459a4e18976dc3}{SYS\_ACTIVE}}\ <<\ 14U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 12U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 10U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 8U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 6U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 4U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)3U\ <<\ 2U)\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (uint32)((uint32)\mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332a093a300506cc138fbc459a4e18976dc3}{SYS\_ACTIVE}}\ <<\ 0U)\ )}

\end{DoxyCode}
\mbox{\Hypertarget{system_8h_a92d1bf5047c4525efc4699e09db47aa9}\label{system_8h_a92d1bf5047c4525efc4699e09db47aa9}} 
\index{system.h@{system.h}!VCLK1\_FREQ@{VCLK1\_FREQ}}
\index{VCLK1\_FREQ@{VCLK1\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{VCLK1\_FREQ}{VCLK1\_FREQ}}
{\footnotesize\ttfamily \#define VCLK1\+\_\+\+FREQ~80.\+000F}



VCLK1 Domain frequency exported from HALCo\+Gen GUI. 

VCLK1 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_aad0c9c7796f8cc004ab3fc96b0bb3ab5}\label{system_8h_aad0c9c7796f8cc004ab3fc96b0bb3ab5}} 
\index{system.h@{system.h}!VCLK2\_FREQ@{VCLK2\_FREQ}}
\index{VCLK2\_FREQ@{VCLK2\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{VCLK2\_FREQ}{VCLK2\_FREQ}}
{\footnotesize\ttfamily \#define VCLK2\+\_\+\+FREQ~80.\+000F}



VCLK2 Domain frequency exported from HALCo\+Gen GUI. 

VCLK2 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a38973c3e9cc044e6246e5b6b6ff4462c}\label{system_8h_a38973c3e9cc044e6246e5b6b6ff4462c}} 
\index{system.h@{system.h}!VCLK3\_FREQ@{VCLK3\_FREQ}}
\index{VCLK3\_FREQ@{VCLK3\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{VCLK3\_FREQ}{VCLK3\_FREQ}}
{\footnotesize\ttfamily \#define VCLK3\+\_\+\+FREQ~40.\+000F}



VCLK3 Domain frequency exported from HALCo\+Gen GUI. 

VCLK3 Domain frequency exported from HALCo\+Gen GUI \mbox{\Hypertarget{system_8h_a65a076021e41a87bb965b161203b6853}\label{system_8h_a65a076021e41a87bb965b161203b6853}} 
\index{system.h@{system.h}!VCLK4\_FREQ@{VCLK4\_FREQ}}
\index{VCLK4\_FREQ@{VCLK4\_FREQ}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{VCLK4\_FREQ}{VCLK4\_FREQ}}
{\footnotesize\ttfamily \#define VCLK4\+\_\+\+FREQ~0.\+0F}



VCLK4 Domain frequency exported from HALCo\+Gen GUI. 

VCLK4 Domain frequency exported from HALCo\+Gen GUI 

\doxysubsection{Перечисления}
\mbox{\Hypertarget{system_8h_a3b352eed98abd9349057ec14d23ad332}\label{system_8h_a3b352eed98abd9349057ec14d23ad332}} 
\index{system.h@{system.h}!flashWPowerModes@{flashWPowerModes}}
\index{flashWPowerModes@{flashWPowerModes}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{flashWPowerModes}{flashWPowerModes}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{system_8h_a3b352eed98abd9349057ec14d23ad332}{flash\+WPower\+Modes}}}



Alias names for flash bank power modes. 

This enumeration is used to provide alias names for the flash bank power modes\+:
\begin{DoxyItemize}
\item sleep
\item standby
\item active 
\end{DoxyItemize}\begin{DoxyEnumFields}{Элементы перечислений}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_SLEEP@{SYS\_SLEEP}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_SLEEP@{SYS\_SLEEP}}}\mbox{\Hypertarget{system_8h_a3b352eed98abd9349057ec14d23ad332a0aad210a70d765f145599be0d031305a}\label{system_8h_a3b352eed98abd9349057ec14d23ad332a0aad210a70d765f145599be0d031305a}} 
SYS\+\_\+\+SLEEP&Alias for flash bank power mode sleep ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_STANDBY@{SYS\_STANDBY}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_STANDBY@{SYS\_STANDBY}}}\mbox{\Hypertarget{system_8h_a3b352eed98abd9349057ec14d23ad332aa2d92b531427b40c13049bd7e1976187}\label{system_8h_a3b352eed98abd9349057ec14d23ad332aa2d92b531427b40c13049bd7e1976187}} 
SYS\+\_\+\+STANDBY&Alias for flash bank power mode standby \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_ACTIVE@{SYS\_ACTIVE}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_ACTIVE@{SYS\_ACTIVE}}}\mbox{\Hypertarget{system_8h_a3b352eed98abd9349057ec14d23ad332a093a300506cc138fbc459a4e18976dc3}\label{system_8h_a3b352eed98abd9349057ec14d23ad332a093a300506cc138fbc459a4e18976dc3}} 
SYS\+\_\+\+ACTIVE&Alias for flash bank power mode active ~\newline
 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166}} 
\index{system.h@{system.h}!systemClockSource@{systemClockSource}}
\index{systemClockSource@{systemClockSource}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{systemClockSource}{systemClockSource}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{system_8h_a3a0d64b1ad18cdebaada564d5e443166}{system\+Clock\+Source}}}



Alias names for clock sources. 

This enumeration is used to provide alias names for the clock sources\+:
\begin{DoxyItemize}
\item Oscillator
\item Pll1
\item External1
\item Low Power Oscillator Low
\item Low Power Oscillator High
\item PLL2
\item External2
\item Synchronous VCLK1 
\end{DoxyItemize}\begin{DoxyEnumFields}{Элементы перечислений}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_OSC@{SYS\_OSC}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_OSC@{SYS\_OSC}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166ada755f70c500bf43d169a22b4ecef801}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166ada755f70c500bf43d169a22b4ecef801}} 
SYS\+\_\+\+OSC&Alias for oscillator clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_PLL1@{SYS\_PLL1}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_PLL1@{SYS\_PLL1}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166a0e28ad7e3d2b547ef5daeea864149430}} 
SYS\+\_\+\+PLL1&Alias for Pll1 clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_EXTERNAL1@{SYS\_EXTERNAL1}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_EXTERNAL1@{SYS\_EXTERNAL1}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad42fcc1d275719112a852c11b3eede7a}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad42fcc1d275719112a852c11b3eede7a}} 
SYS\+\_\+\+EXTERNAL1&Alias for external clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_LPO\_LOW@{SYS\_LPO\_LOW}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_LPO\_LOW@{SYS\_LPO\_LOW}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166a656058b3b4ba277c21d4d87a16ca413a}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166a656058b3b4ba277c21d4d87a16ca413a}} 
SYS\+\_\+\+LPO\+\_\+\+LOW&Alias for low power oscillator low clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_LPO\_HIGH@{SYS\_LPO\_HIGH}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_LPO\_HIGH@{SYS\_LPO\_HIGH}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166a938db45d5c14c66808b8a6bd4dd02f03}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166a938db45d5c14c66808b8a6bd4dd02f03}} 
SYS\+\_\+\+LPO\+\_\+\+HIGH&Alias for low power oscillator high clock Source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_PLL2@{SYS\_PLL2}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_PLL2@{SYS\_PLL2}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad93eb68c73c5e29c5b12b37589fe80f0}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166ad93eb68c73c5e29c5b12b37589fe80f0}} 
SYS\+\_\+\+PLL2&Alias for Pll2 clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_EXTERNAL2@{SYS\_EXTERNAL2}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_EXTERNAL2@{SYS\_EXTERNAL2}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166a8c9b841abfc1e4233557848305d5e831}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166a8c9b841abfc1e4233557848305d5e831}} 
SYS\+\_\+\+EXTERNAL2&Alias for external 2 clock Source ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SYS\_VCLK@{SYS\_VCLK}!system.h@{system.h}}\index{system.h@{system.h}!SYS\_VCLK@{SYS\_VCLK}}}\mbox{\Hypertarget{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}\label{system_8h_a3a0d64b1ad18cdebaada564d5e443166a37da1df194eef5a2287322e22eb37c27}} 
SYS\+\_\+\+VCLK&Alias for synchronous VCLK1 clock Source ~\newline
 \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Функции}
\mbox{\Hypertarget{system_8h_ac357ba2b9a5627af15fa7be057fffd06}\label{system_8h_ac357ba2b9a5627af15fa7be057fffd06}} 
\index{system.h@{system.h}!customTrimLPO@{customTrimLPO}}
\index{customTrimLPO@{customTrimLPO}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{customTrimLPO()}{customTrimLPO()}}
{\footnotesize\ttfamily custom\+Trim\+LPO (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



custom function to initilize LPO trim values 

This function initializes default LPO trim values if OTP value is 0XFFFF, user can also write their own code to handle this case . \mbox{\Hypertarget{system_8h_aa26c333cac9e8481986232eb8f0d9244}\label{system_8h_aa26c333cac9e8481986232eb8f0d9244}} 
\index{system.h@{system.h}!mapClocks@{mapClocks}}
\index{mapClocks@{mapClocks}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{mapClocks()}{mapClocks()}}
{\footnotesize\ttfamily void map\+Clocks (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

{\bfseries{Initialize}} {\bfseries{Clock}} {\bfseries{Tree\+:}} 


\begin{DoxyItemize}
\item Disable / Enable clock domain
\item Wait for until clocks are locked
\item Map device clock domains to desired sources and configure top-\/level dividers
\item All clock domains are working off the default clock sources until now
\item The below assignments can be easily modified using the HALCo\+Gen GUI
\item Setup GCLK, HCLK and VCLK clock source for normal operation, power down mode and after wakeup
\item Setup RTICLK1 and RTICLK2 clocks
\item Setup asynchronous peripheral clock sources for AVCLK1 and AVCLK2
\item Setup synchronous peripheral clock dividers for VCLK1, VCLK2, VCLK3
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_a57d84f612fd0d9fec4cd8ac58b5d10c3}\label{system_8h_a57d84f612fd0d9fec4cd8ac58b5d10c3}} 
\index{system.h@{system.h}!periphInit@{periphInit}}
\index{periphInit@{periphInit}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{periphInit()}{periphInit()}}
{\footnotesize\ttfamily void periph\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}


\begin{DoxyItemize}
\item Disable Peripherals before peripheral powerup
\item Release peripherals from reset and enable clocks to all peripherals
\item Power-\/up all peripherals
\item Enable Peripherals
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_a4490b16ad7d041537868dc9732b3dac2}\label{system_8h_a4490b16ad7d041537868dc9732b3dac2}} 
\index{system.h@{system.h}!setupFlash@{setupFlash}}
\index{setupFlash@{setupFlash}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{setupFlash()}{setupFlash()}}
{\footnotesize\ttfamily void setup\+Flash (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}


\begin{DoxyItemize}
\item Setup flash read mode, address wait states and data wait states
\item Setup flash access wait states for bank 7
\item Disable write access to flash state machine registers
\item Setup flash bank power modes
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_a45f46deb7644048176d5e9347afb939a}\label{system_8h_a45f46deb7644048176d5e9347afb939a}} 
\index{system.h@{system.h}!setupPLL@{setupPLL}}
\index{setupPLL@{setupPLL}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{setupPLL()}{setupPLL()}}
{\footnotesize\ttfamily void setup\+PLL (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}


\begin{DoxyItemize}
\item Configure PLL control registers
\end{DoxyItemize}

{\bfseries{Initialize}} {\bfseries{Pll1\+:}} 


\begin{DoxyItemize}
\item Setup pll control register 1\+:
\item Setup reset on oscillator slip
\item Setup bypass on pll slip
\item setup Pll output clock divider to max before Lock
\item Setup reset on oscillator fail
\item Setup reference clock divider
\item Setup Pll multiplier
\item Setup pll control register 2
\item Setup spreading rate
\item Setup bandwidth adjustment
\item Setup internal Pll output divider
\item Setup spreading amount
\item Enable PLL(s) to start up or Lock
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_ac61ec208839bdc4fec42ea50268b4db3}\label{system_8h_ac61ec208839bdc4fec42ea50268b4db3}} 
\index{system.h@{system.h}!sramGetConfigValue@{sramGetConfigValue}}
\index{sramGetConfigValue@{sramGetConfigValue}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{sramGetConfigValue()}{sramGetConfigValue()}}
{\footnotesize\ttfamily void sram\+Get\+Config\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg\+\_\+t}} $\ast$}]{config\+\_\+reg,  }\item[{\mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}}}]{type }\end{DoxyParamCaption})}



Get the initial or current values of the configuration registers. 


\begin{DoxyParams}[1]{Аргументы}
\mbox{\texttt{ in}}  & {\em $\ast$config\+\_\+reg} & pointer to the struct to which the initial or current value of the configuration registers need to be stored \\
\hline
\mbox{\texttt{ in}}  & {\em type} & whether initial or current value of the configuration registers need to be stored
\begin{DoxyItemize}
\item Initial\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\item Current\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
This function will copy the initial or current value (depending on the parameter \textquotesingle{}type\textquotesingle{}) of the configuration registers to the struct pointed by config\+\_\+reg \mbox{\Hypertarget{system_8h_ab3c7742b0b313a8ac595a0ae677c3ccc}\label{system_8h_ab3c7742b0b313a8ac595a0ae677c3ccc}} 
\index{system.h@{system.h}!systemGetConfigValue@{systemGetConfigValue}}
\index{systemGetConfigValue@{systemGetConfigValue}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{systemGetConfigValue()}{systemGetConfigValue()}}
{\footnotesize\ttfamily void system\+Get\+Config\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg\+\_\+t}} $\ast$}]{config\+\_\+reg,  }\item[{\mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}}}]{type }\end{DoxyParamCaption})}



Get the initial or current values of the configuration registers. 


\begin{DoxyParams}[1]{Аргументы}
\mbox{\texttt{ in}}  & {\em $\ast$config\+\_\+reg} & pointer to the struct to which the initial or current value of the configuration registers need to be stored \\
\hline
\mbox{\texttt{ in}}  & {\em type} & whether initial or current value of the configuration registers need to be stored
\begin{DoxyItemize}
\item Initial\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\item Current\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
This function will copy the initial or current value (depending on the parameter \textquotesingle{}type\textquotesingle{}) of the configuration registers to the struct pointed by config\+\_\+reg \mbox{\Hypertarget{system_8h_ab11a117f1e08391f23d1da05930e7acf}\label{system_8h_ab11a117f1e08391f23d1da05930e7acf}} 
\index{system.h@{system.h}!systemInit@{systemInit}}
\index{systemInit@{systemInit}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{systemInit()}{systemInit()}}
{\footnotesize\ttfamily void system\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initializes System Driver. 

This function initializes the System driver. 
\begin{DoxyItemize}
\item Set up flash address and data wait states based on the target CPU clock frequency The number of address and data wait states for the target CPU clock frequency are specified in the specific part\textquotesingle{}s datasheet.
\item Configure the LPO such that HF LPO is as close to 10MHz as possible
\item Wait for PLLs to start up and map clock domains to desired clock sources
\item set ECLK pins functional mode
\item set ECLK pins default output value
\item set ECLK pins output direction
\item set ECLK pins open drain enable
\item set ECLK pins pullup/pulldown enable
\item set ECLK pins pullup/pulldown select
\item Setup ECLK
\end{DoxyItemize}\mbox{\Hypertarget{system_8h_afa983f739f63d48487aec38706af5a6f}\label{system_8h_afa983f739f63d48487aec38706af5a6f}} 
\index{system.h@{system.h}!tcmflashGetConfigValue@{tcmflashGetConfigValue}}
\index{tcmflashGetConfigValue@{tcmflashGetConfigValue}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{tcmflashGetConfigValue()}{tcmflashGetConfigValue()}}
{\footnotesize\ttfamily void tcmflash\+Get\+Config\+Value (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg\+\_\+t}} $\ast$}]{config\+\_\+reg,  }\item[{\mbox{\hyperlink{sys__common_8h_a9daf9a5992391b058477d28d107ee5e2}{config\+\_\+value\+\_\+type\+\_\+t}}}]{type }\end{DoxyParamCaption})}



Get the initial or current values of the configuration registers. 


\begin{DoxyParams}[1]{Аргументы}
\mbox{\texttt{ in}}  & {\em $\ast$config\+\_\+reg} & pointer to the struct to which the initial or current value of the configuration registers need to be stored \\
\hline
\mbox{\texttt{ in}}  & {\em type} & whether initial or current value of the configuration registers need to be stored
\begin{DoxyItemize}
\item Initial\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\item Current\+Value\+: initial value of the configuration registers will be stored in the struct pointed by config\+\_\+reg
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
This function will copy the initial or current value (depending on the parameter \textquotesingle{}type\textquotesingle{}) of the configuration registers to the struct pointed by config\+\_\+reg \mbox{\Hypertarget{system_8h_aaa231cc5e90591363431c63f15360567}\label{system_8h_aaa231cc5e90591363431c63f15360567}} 
\index{system.h@{system.h}!trimLPO@{trimLPO}}
\index{trimLPO@{trimLPO}!system.h@{system.h}}
\doxysubsubsection{\texorpdfstring{trimLPO()}{trimLPO()}}
{\footnotesize\ttfamily void trim\+LPO (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Initialize LPO trim values. 

Load TRIM values from OTP if present else call \mbox{\hyperlink{system_8c_abbbce4c6ef1dc58dfc0538525c4788f4}{custom\+Trim\+LPO()}} function 