Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 10 18:11:43 2024
| Host         : FocusedXYArchlinuxLaptop running 64-bit Arch Linux
| Command      : report_bus_skew -warn_on_violation -file TOP_wrapper_bus_skew_routed.rpt -pb TOP_wrapper_bus_skew_routed.pb -rpx TOP_wrapper_bus_skew_routed.rpx
| Design       : TOP_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   23        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.771      9.229
2   25        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       1.039      8.961
3   27        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.668      9.332
4   29        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.657      9.343
5   31        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.772      9.228
6   33        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.736      9.264
7   35        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.628      9.372
8   37        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.748      9.252
9   39        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.642      9.358
10  41        [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.775      9.225


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_TOP_clk_wiz_0_0
                      clk_out2_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.771      9.229


Slack (MET) :             9.229ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.773ns
  Reference Relative Delay:   0.391ns
  Relative CRPR:              0.610ns
  Actual Bus Skew:            0.771ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.719     3.016    <hidden>
    SLICE_X56Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  <hidden>
                         net (fo=1, routed)           0.874     4.346    <hidden>
    SLICE_X55Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.544     2.727    <hidden>
    SLICE_X55Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.668    
    SLICE_X55Y15         FDRE (Setup_fdre_C_D)       -0.095     2.573    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.346    
                         clock arrival                          2.573    
  -------------------------------------------------------------------
                         relative delay                         1.773    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.538     2.720    <hidden>
    SLICE_X54Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.418     3.138 r  <hidden>
                         net (fo=1, routed)           0.491     3.629    <hidden>
    SLICE_X55Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.714     3.011    <hidden>
    SLICE_X55Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.069    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.169     3.238    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.629    
                         clock arrival                          3.238    
  -------------------------------------------------------------------
                         relative delay                         0.391    



Id: 2
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_TOP_clk_wiz_0_0
                      clk_out2_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.039      8.961


Slack (MET) :             8.961ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    2.073ns
  Reference Relative Delay:   0.392ns
  Relative CRPR:              0.642ns
  Actual Bus Skew:            1.039ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.652     2.949    <hidden>
    SLICE_X44Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     3.405 r  <hidden>
                         net (fo=1, routed)           1.179     4.584    <hidden>
    SLICE_X43Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.481     2.664    <hidden>
    SLICE_X43Y29         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.605    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.095     2.510    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.584    
                         clock arrival                          2.510    
  -------------------------------------------------------------------
                         relative delay                         2.073    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.477     2.660    <hidden>
    SLICE_X44Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.367     3.027 r  <hidden>
                         net (fo=1, routed)           0.537     3.564    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.648     2.945    <hidden>
    SLICE_X43Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.003    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.169     3.172    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.564    
                         clock arrival                          3.172    
  -------------------------------------------------------------------
                         relative delay                         0.392    



Id: 3
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_TOP_clk_wiz_0_0
                      clk_out1_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.668      9.332


Slack (MET) :             9.332ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.655ns
  Reference Relative Delay:   0.344ns
  Relative CRPR:              0.643ns
  Actual Bus Skew:            0.668ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.651     2.948    <hidden>
    SLICE_X45Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.419     3.367 r  <hidden>
                         net (fo=1, routed)           0.624     3.991    <hidden>
    SLICE_X45Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.481     2.664    <hidden>
    SLICE_X45Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.605    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)       -0.270     2.335    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.991    
                         clock arrival                          2.335    
  -------------------------------------------------------------------
                         relative delay                         1.655    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.480     2.663    <hidden>
    SLICE_X44Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.367     3.030 r  <hidden>
                         net (fo=1, routed)           0.493     3.522    <hidden>
    SLICE_X45Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.653     2.950    <hidden>
    SLICE_X45Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.008    
    SLICE_X45Y19         FDRE (Hold_fdre_C_D)         0.170     3.178    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.522    
                         clock arrival                          3.178    
  -------------------------------------------------------------------
                         relative delay                         0.344    



Id: 4
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_TOP_clk_wiz_0_0
                      clk_out2_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.657      9.343


Slack (MET) :             9.343ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.626ns
  Reference Relative Delay:   0.326ns
  Relative CRPR:              0.643ns
  Actual Bus Skew:            0.657ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.633     2.930    <hidden>
    SLICE_X50Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.478     3.408 r  <hidden>
                         net (fo=1, routed)           0.592     4.000    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.467     2.650    <hidden>
    SLICE_X50Y21         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.591    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)       -0.218     2.373    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.000    
                         clock arrival                          2.373    
  -------------------------------------------------------------------
                         relative delay                         1.626    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.464     2.647    <hidden>
    SLICE_X50Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.385     3.032 r  <hidden>
                         net (fo=1, routed)           0.378     3.409    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.636     2.933    <hidden>
    SLICE_X50Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.058     2.991    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.092     3.083    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.409    
                         clock arrival                          3.083    
  -------------------------------------------------------------------
                         relative delay                         0.326    



Id: 5
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_TOP_clk_wiz_0_0
                      clk_out1_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.772      9.228


Slack (MET) :             9.228ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.655ns
  Reference Relative Delay:   0.218ns
  Relative CRPR:              0.665ns
  Actual Bus Skew:            0.772ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.635     2.932    <hidden>
    SLICE_X51Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  <hidden>
                         net (fo=1, routed)           0.624     3.975    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.465     2.648    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.589    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)       -0.270     2.319    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.975    
                         clock arrival                          2.319    
  -------------------------------------------------------------------
                         relative delay                         1.655    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.465     2.648    <hidden>
    SLICE_X51Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.367     3.015 r  <hidden>
                         net (fo=1, routed)           0.364     3.379    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.636     2.933    <hidden>
    SLICE_X52Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.058     2.991    
    SLICE_X52Y27         FDRE (Hold_fdre_C_D)         0.170     3.161    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.379    
                         clock arrival                          3.161    
  -------------------------------------------------------------------
                         relative delay                         0.218    



Id: 6
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_TOP_clk_wiz_0_0
                      clk_out1_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.736      9.264


Slack (MET) :             9.264ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.666ns
  Reference Relative Delay:   0.266ns
  Relative CRPR:              0.665ns
  Actual Bus Skew:            0.736ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.646     2.943    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  <hidden>
                         net (fo=1, routed)           0.578     3.999    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.475     2.658    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.599    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.267     2.332    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.999    
                         clock arrival                          2.332    
  -------------------------------------------------------------------
                         relative delay                         1.666    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.475     2.658    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.418     3.076 r  <hidden>
                         net (fo=1, routed)           0.423     3.499    <hidden>
    SLICE_X36Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.648     2.945    <hidden>
    SLICE_X36Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.003    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.230     3.233    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.499    
                         clock arrival                          3.233    
  -------------------------------------------------------------------
                         relative delay                         0.266    



Id: 7
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_TOP_clk_wiz_0_0
                      clk_out2_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.628      9.372


Slack (MET) :             9.372ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.611ns
  Reference Relative Delay:   0.353ns
  Relative CRPR:              0.631ns
  Actual Bus Skew:            0.628ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.646     2.943    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  <hidden>
                         net (fo=1, routed)           0.765     4.164    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.475     2.658    <hidden>
    SLICE_X36Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.599    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.047     2.553    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.164    
                         clock arrival                          2.553    
  -------------------------------------------------------------------
                         relative delay                         1.611    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.475     2.658    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.367     3.025 r  <hidden>
                         net (fo=1, routed)           0.562     3.587    <hidden>
    SLICE_X36Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.649     2.946    <hidden>
    SLICE_X36Y22         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.004    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.230     3.234    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.587    
                         clock arrival                          3.234    
  -------------------------------------------------------------------
                         relative delay                         0.353    



Id: 8
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_TOP_clk_wiz_0_0
                      clk_out2_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.748      9.252


Slack (MET) :             9.252ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.652ns
  Reference Relative Delay:   0.258ns
  Relative CRPR:              0.645ns
  Actual Bus Skew:            0.748ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.717     3.014    <hidden>
    SLICE_X65Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  <hidden>
                         net (fo=1, routed)           0.754     4.224    <hidden>
    SLICE_X64Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.543     2.726    <hidden>
    SLICE_X64Y19         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.667    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)       -0.095     2.572    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.224    
                         clock arrival                          2.572    
  -------------------------------------------------------------------
                         relative delay                         1.652    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.542     2.725    <hidden>
    SLICE_X64Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.367     3.092 r  <hidden>
                         net (fo=1, routed)           0.407     3.498    <hidden>
    SLICE_X64Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.716     3.013    <hidden>
    SLICE_X64Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.071    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.169     3.240    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.498    
                         clock arrival                          3.240    
  -------------------------------------------------------------------
                         relative delay                         0.258    



Id: 9
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_TOP_clk_wiz_0_0
                      clk_out1_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.642      9.358


Slack (MET) :             9.358ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.677ns
  Reference Relative Delay:   0.401ns
  Relative CRPR:              0.634ns
  Actual Bus Skew:            0.642ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.717     3.014    <hidden>
    SLICE_X66Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19         FDRE (Prop_fdre_C_Q)         0.478     3.492 r  <hidden>
                         net (fo=1, routed)           0.587     4.079    <hidden>
    SLICE_X65Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.543     2.726    <hidden>
    SLICE_X65Y20         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.667    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)       -0.266     2.401    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.079    
                         clock arrival                          2.401    
  -------------------------------------------------------------------
                         relative delay                         1.677    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.543     2.726    <hidden>
    SLICE_X66Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19         FDRE (Prop_fdre_C_Q)         0.418     3.144 r  <hidden>
                         net (fo=1, routed)           0.498     3.642    <hidden>
    SLICE_X68Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.717     3.014    <hidden>
    SLICE_X68Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.058     3.072    
    SLICE_X68Y20         FDRE (Hold_fdre_C_D)         0.169     3.241    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.642    
                         clock arrival                          3.241    
  -------------------------------------------------------------------
                         relative delay                         0.401    



Id: 10
set_bus_skew -from [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_TOP_clk_wiz_0_0
                      clk_out1_TOP_clk_wiz_0_0
                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.775      9.225


Slack (MET) :             9.225ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_TOP_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    1.779ns
  Reference Relative Delay:   0.339ns
  Relative CRPR:              0.665ns
  Actual Bus Skew:            0.775ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.635     2.932    <hidden>
    SLICE_X53Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.419     3.351 r  <hidden>
                         net (fo=1, routed)           0.750     4.101    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.465     2.648    <hidden>
    SLICE_X53Y22         FDRE                                         r  <hidden>
                         clock pessimism             -0.058     2.589    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)       -0.268     2.321    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.101    
                         clock arrival                          2.321    
  -------------------------------------------------------------------
                         relative delay                         1.779    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.634     2.813    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.442    -0.629 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     1.091    TOP_i/clk_wiz/inst/clk_out2_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.182 r  TOP_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=805, routed)         1.464     2.647    <hidden>
    SLICE_X53Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.367     3.014 r  <hidden>
                         net (fo=1, routed)           0.485     3.498    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TOP_i/ZYNQ_7020/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TOP_i/ZYNQ_7020/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TOP_i/ZYNQ_7020/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.831     3.125    TOP_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.687 r  TOP_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.196    TOP_i/clk_wiz/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.297 r  TOP_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=3714, routed)        1.635     2.932    <hidden>
    SLICE_X52Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.058     2.990    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.169     3.159    <hidden>
  -------------------------------------------------------------------
                         data arrival                           3.498    
                         clock arrival                          3.159    
  -------------------------------------------------------------------
                         relative delay                         0.339    



