<profile>

<section name = "Vivado HLS Report for 'p_wt_kernel_385'" level="0">
<item name = "Date">Thu Oct 18 23:41:51 2018
</item>
<item name = "Version">2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)</item>
<item name = "Project">stream_deconv_fixed</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.90, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1154, 1154, 1154, 1154, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1152, 1152, 33, 32, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 135</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 244</column>
<column name="Register">-, -, 623, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_544_p2">+, 0, 0, 15, 6, 1</column>
<column name="kh_V_fu_550_p2">+, 0, 0, 12, 3, 1</column>
<column name="kw_V_fu_578_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp_209_fu_614_p2">+, 0, 0, 11, 7, 7</column>
<column name="tmp_208_fu_605_p2">-, 0, 0, 11, 7, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state10_pp0_stage8_iter0">and, 0, 0, 8, 1, 1</column>
<column name="exitcond19_i_fu_556_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_flatten_fu_538_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="p_i_mid2_fu_562_p3">select, 0, 0, 3, 1, 1</column>
<column name="tmp_i_mid2_v_fu_570_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">157, 35, 1, 35</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="indvar_flatten_phi_fu_509_p4">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_505">9, 2, 6, 12</column>
<column name="kernel_i_V_V2_blk_n">9, 2, 1, 2</column>
<column name="p_02_i_phi_fu_520_p4">9, 2, 3, 6</column>
<column name="p_02_i_reg_516">9, 2, 3, 6</column>
<column name="p_i_phi_fu_531_p4">9, 2, 3, 6</column>
<column name="p_i_reg_527">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_656">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_660">6, 0, 6, 0</column>
<column name="indvar_flatten_reg_505">6, 0, 6, 0</column>
<column name="kw_V_reg_833">3, 0, 3, 0</column>
<column name="p_02_i_reg_516">3, 0, 3, 0</column>
<column name="p_i_mid2_reg_665">3, 0, 3, 0</column>
<column name="p_i_reg_527">3, 0, 3, 0</column>
<column name="tmp_V_57_reg_683">18, 0, 18, 0</column>
<column name="tmp_V_58_reg_688">18, 0, 18, 0</column>
<column name="tmp_V_59_reg_693">18, 0, 18, 0</column>
<column name="tmp_V_60_reg_698">18, 0, 18, 0</column>
<column name="tmp_V_61_reg_703">18, 0, 18, 0</column>
<column name="tmp_V_62_reg_708">18, 0, 18, 0</column>
<column name="tmp_V_63_reg_713">18, 0, 18, 0</column>
<column name="tmp_V_64_reg_718">18, 0, 18, 0</column>
<column name="tmp_V_65_reg_723">18, 0, 18, 0</column>
<column name="tmp_V_66_reg_728">18, 0, 18, 0</column>
<column name="tmp_V_67_reg_733">18, 0, 18, 0</column>
<column name="tmp_V_68_reg_738">18, 0, 18, 0</column>
<column name="tmp_V_69_reg_743">18, 0, 18, 0</column>
<column name="tmp_V_70_reg_748">18, 0, 18, 0</column>
<column name="tmp_V_71_reg_753">18, 0, 18, 0</column>
<column name="tmp_V_72_reg_758">18, 0, 18, 0</column>
<column name="tmp_V_73_reg_763">18, 0, 18, 0</column>
<column name="tmp_V_74_reg_768">18, 0, 18, 0</column>
<column name="tmp_V_75_reg_773">18, 0, 18, 0</column>
<column name="tmp_V_76_reg_778">18, 0, 18, 0</column>
<column name="tmp_V_77_reg_783">18, 0, 18, 0</column>
<column name="tmp_V_78_reg_788">18, 0, 18, 0</column>
<column name="tmp_V_79_reg_793">18, 0, 18, 0</column>
<column name="tmp_V_80_reg_798">18, 0, 18, 0</column>
<column name="tmp_V_81_reg_803">18, 0, 18, 0</column>
<column name="tmp_V_82_reg_808">18, 0, 18, 0</column>
<column name="tmp_V_83_reg_813">18, 0, 18, 0</column>
<column name="tmp_V_84_reg_818">18, 0, 18, 0</column>
<column name="tmp_V_85_reg_823">18, 0, 18, 0</column>
<column name="tmp_V_86_reg_828">18, 0, 18, 0</column>
<column name="tmp_V_reg_678">18, 0, 18, 0</column>
<column name="tmp_i_mid2_v_reg_671">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, _wt_kernel_385, return value</column>
<column name="kernel_i_V_V2_dout">in, 18, ap_fifo, kernel_i_V_V2, pointer</column>
<column name="kernel_i_V_V2_empty_n">in, 1, ap_fifo, kernel_i_V_V2, pointer</column>
<column name="kernel_i_V_V2_read">out, 1, ap_fifo, kernel_i_V_V2, pointer</column>
<column name="layer3_kernel_V_0_address0">out, 6, ap_memory, layer3_kernel_V_0, array</column>
<column name="layer3_kernel_V_0_ce0">out, 1, ap_memory, layer3_kernel_V_0, array</column>
<column name="layer3_kernel_V_0_we0">out, 1, ap_memory, layer3_kernel_V_0, array</column>
<column name="layer3_kernel_V_0_d0">out, 18, ap_memory, layer3_kernel_V_0, array</column>
<column name="layer3_kernel_V_1_address0">out, 6, ap_memory, layer3_kernel_V_1, array</column>
<column name="layer3_kernel_V_1_ce0">out, 1, ap_memory, layer3_kernel_V_1, array</column>
<column name="layer3_kernel_V_1_we0">out, 1, ap_memory, layer3_kernel_V_1, array</column>
<column name="layer3_kernel_V_1_d0">out, 18, ap_memory, layer3_kernel_V_1, array</column>
<column name="layer3_kernel_V_10_address0">out, 6, ap_memory, layer3_kernel_V_10, array</column>
<column name="layer3_kernel_V_10_ce0">out, 1, ap_memory, layer3_kernel_V_10, array</column>
<column name="layer3_kernel_V_10_we0">out, 1, ap_memory, layer3_kernel_V_10, array</column>
<column name="layer3_kernel_V_10_d0">out, 18, ap_memory, layer3_kernel_V_10, array</column>
<column name="layer3_kernel_V_11_address0">out, 6, ap_memory, layer3_kernel_V_11, array</column>
<column name="layer3_kernel_V_11_ce0">out, 1, ap_memory, layer3_kernel_V_11, array</column>
<column name="layer3_kernel_V_11_we0">out, 1, ap_memory, layer3_kernel_V_11, array</column>
<column name="layer3_kernel_V_11_d0">out, 18, ap_memory, layer3_kernel_V_11, array</column>
<column name="layer3_kernel_V_12_address0">out, 6, ap_memory, layer3_kernel_V_12, array</column>
<column name="layer3_kernel_V_12_ce0">out, 1, ap_memory, layer3_kernel_V_12, array</column>
<column name="layer3_kernel_V_12_we0">out, 1, ap_memory, layer3_kernel_V_12, array</column>
<column name="layer3_kernel_V_12_d0">out, 18, ap_memory, layer3_kernel_V_12, array</column>
<column name="layer3_kernel_V_13_address0">out, 6, ap_memory, layer3_kernel_V_13, array</column>
<column name="layer3_kernel_V_13_ce0">out, 1, ap_memory, layer3_kernel_V_13, array</column>
<column name="layer3_kernel_V_13_we0">out, 1, ap_memory, layer3_kernel_V_13, array</column>
<column name="layer3_kernel_V_13_d0">out, 18, ap_memory, layer3_kernel_V_13, array</column>
<column name="layer3_kernel_V_14_address0">out, 6, ap_memory, layer3_kernel_V_14, array</column>
<column name="layer3_kernel_V_14_ce0">out, 1, ap_memory, layer3_kernel_V_14, array</column>
<column name="layer3_kernel_V_14_we0">out, 1, ap_memory, layer3_kernel_V_14, array</column>
<column name="layer3_kernel_V_14_d0">out, 18, ap_memory, layer3_kernel_V_14, array</column>
<column name="layer3_kernel_V_15_address0">out, 6, ap_memory, layer3_kernel_V_15, array</column>
<column name="layer3_kernel_V_15_ce0">out, 1, ap_memory, layer3_kernel_V_15, array</column>
<column name="layer3_kernel_V_15_we0">out, 1, ap_memory, layer3_kernel_V_15, array</column>
<column name="layer3_kernel_V_15_d0">out, 18, ap_memory, layer3_kernel_V_15, array</column>
<column name="layer3_kernel_V_16_address0">out, 6, ap_memory, layer3_kernel_V_16, array</column>
<column name="layer3_kernel_V_16_ce0">out, 1, ap_memory, layer3_kernel_V_16, array</column>
<column name="layer3_kernel_V_16_we0">out, 1, ap_memory, layer3_kernel_V_16, array</column>
<column name="layer3_kernel_V_16_d0">out, 18, ap_memory, layer3_kernel_V_16, array</column>
<column name="layer3_kernel_V_17_address0">out, 6, ap_memory, layer3_kernel_V_17, array</column>
<column name="layer3_kernel_V_17_ce0">out, 1, ap_memory, layer3_kernel_V_17, array</column>
<column name="layer3_kernel_V_17_we0">out, 1, ap_memory, layer3_kernel_V_17, array</column>
<column name="layer3_kernel_V_17_d0">out, 18, ap_memory, layer3_kernel_V_17, array</column>
<column name="layer3_kernel_V_18_address0">out, 6, ap_memory, layer3_kernel_V_18, array</column>
<column name="layer3_kernel_V_18_ce0">out, 1, ap_memory, layer3_kernel_V_18, array</column>
<column name="layer3_kernel_V_18_we0">out, 1, ap_memory, layer3_kernel_V_18, array</column>
<column name="layer3_kernel_V_18_d0">out, 18, ap_memory, layer3_kernel_V_18, array</column>
<column name="layer3_kernel_V_19_address0">out, 6, ap_memory, layer3_kernel_V_19, array</column>
<column name="layer3_kernel_V_19_ce0">out, 1, ap_memory, layer3_kernel_V_19, array</column>
<column name="layer3_kernel_V_19_we0">out, 1, ap_memory, layer3_kernel_V_19, array</column>
<column name="layer3_kernel_V_19_d0">out, 18, ap_memory, layer3_kernel_V_19, array</column>
<column name="layer3_kernel_V_2_address0">out, 6, ap_memory, layer3_kernel_V_2, array</column>
<column name="layer3_kernel_V_2_ce0">out, 1, ap_memory, layer3_kernel_V_2, array</column>
<column name="layer3_kernel_V_2_we0">out, 1, ap_memory, layer3_kernel_V_2, array</column>
<column name="layer3_kernel_V_2_d0">out, 18, ap_memory, layer3_kernel_V_2, array</column>
<column name="layer3_kernel_V_20_address0">out, 6, ap_memory, layer3_kernel_V_20, array</column>
<column name="layer3_kernel_V_20_ce0">out, 1, ap_memory, layer3_kernel_V_20, array</column>
<column name="layer3_kernel_V_20_we0">out, 1, ap_memory, layer3_kernel_V_20, array</column>
<column name="layer3_kernel_V_20_d0">out, 18, ap_memory, layer3_kernel_V_20, array</column>
<column name="layer3_kernel_V_21_address0">out, 6, ap_memory, layer3_kernel_V_21, array</column>
<column name="layer3_kernel_V_21_ce0">out, 1, ap_memory, layer3_kernel_V_21, array</column>
<column name="layer3_kernel_V_21_we0">out, 1, ap_memory, layer3_kernel_V_21, array</column>
<column name="layer3_kernel_V_21_d0">out, 18, ap_memory, layer3_kernel_V_21, array</column>
<column name="layer3_kernel_V_22_address0">out, 6, ap_memory, layer3_kernel_V_22, array</column>
<column name="layer3_kernel_V_22_ce0">out, 1, ap_memory, layer3_kernel_V_22, array</column>
<column name="layer3_kernel_V_22_we0">out, 1, ap_memory, layer3_kernel_V_22, array</column>
<column name="layer3_kernel_V_22_d0">out, 18, ap_memory, layer3_kernel_V_22, array</column>
<column name="layer3_kernel_V_23_address0">out, 6, ap_memory, layer3_kernel_V_23, array</column>
<column name="layer3_kernel_V_23_ce0">out, 1, ap_memory, layer3_kernel_V_23, array</column>
<column name="layer3_kernel_V_23_we0">out, 1, ap_memory, layer3_kernel_V_23, array</column>
<column name="layer3_kernel_V_23_d0">out, 18, ap_memory, layer3_kernel_V_23, array</column>
<column name="layer3_kernel_V_24_address0">out, 6, ap_memory, layer3_kernel_V_24, array</column>
<column name="layer3_kernel_V_24_ce0">out, 1, ap_memory, layer3_kernel_V_24, array</column>
<column name="layer3_kernel_V_24_we0">out, 1, ap_memory, layer3_kernel_V_24, array</column>
<column name="layer3_kernel_V_24_d0">out, 18, ap_memory, layer3_kernel_V_24, array</column>
<column name="layer3_kernel_V_25_address0">out, 6, ap_memory, layer3_kernel_V_25, array</column>
<column name="layer3_kernel_V_25_ce0">out, 1, ap_memory, layer3_kernel_V_25, array</column>
<column name="layer3_kernel_V_25_we0">out, 1, ap_memory, layer3_kernel_V_25, array</column>
<column name="layer3_kernel_V_25_d0">out, 18, ap_memory, layer3_kernel_V_25, array</column>
<column name="layer3_kernel_V_26_address0">out, 6, ap_memory, layer3_kernel_V_26, array</column>
<column name="layer3_kernel_V_26_ce0">out, 1, ap_memory, layer3_kernel_V_26, array</column>
<column name="layer3_kernel_V_26_we0">out, 1, ap_memory, layer3_kernel_V_26, array</column>
<column name="layer3_kernel_V_26_d0">out, 18, ap_memory, layer3_kernel_V_26, array</column>
<column name="layer3_kernel_V_27_address0">out, 6, ap_memory, layer3_kernel_V_27, array</column>
<column name="layer3_kernel_V_27_ce0">out, 1, ap_memory, layer3_kernel_V_27, array</column>
<column name="layer3_kernel_V_27_we0">out, 1, ap_memory, layer3_kernel_V_27, array</column>
<column name="layer3_kernel_V_27_d0">out, 18, ap_memory, layer3_kernel_V_27, array</column>
<column name="layer3_kernel_V_28_address0">out, 6, ap_memory, layer3_kernel_V_28, array</column>
<column name="layer3_kernel_V_28_ce0">out, 1, ap_memory, layer3_kernel_V_28, array</column>
<column name="layer3_kernel_V_28_we0">out, 1, ap_memory, layer3_kernel_V_28, array</column>
<column name="layer3_kernel_V_28_d0">out, 18, ap_memory, layer3_kernel_V_28, array</column>
<column name="layer3_kernel_V_29_address0">out, 6, ap_memory, layer3_kernel_V_29, array</column>
<column name="layer3_kernel_V_29_ce0">out, 1, ap_memory, layer3_kernel_V_29, array</column>
<column name="layer3_kernel_V_29_we0">out, 1, ap_memory, layer3_kernel_V_29, array</column>
<column name="layer3_kernel_V_29_d0">out, 18, ap_memory, layer3_kernel_V_29, array</column>
<column name="layer3_kernel_V_3_address0">out, 6, ap_memory, layer3_kernel_V_3, array</column>
<column name="layer3_kernel_V_3_ce0">out, 1, ap_memory, layer3_kernel_V_3, array</column>
<column name="layer3_kernel_V_3_we0">out, 1, ap_memory, layer3_kernel_V_3, array</column>
<column name="layer3_kernel_V_3_d0">out, 18, ap_memory, layer3_kernel_V_3, array</column>
<column name="layer3_kernel_V_30_address0">out, 6, ap_memory, layer3_kernel_V_30, array</column>
<column name="layer3_kernel_V_30_ce0">out, 1, ap_memory, layer3_kernel_V_30, array</column>
<column name="layer3_kernel_V_30_we0">out, 1, ap_memory, layer3_kernel_V_30, array</column>
<column name="layer3_kernel_V_30_d0">out, 18, ap_memory, layer3_kernel_V_30, array</column>
<column name="layer3_kernel_V_31_address0">out, 6, ap_memory, layer3_kernel_V_31, array</column>
<column name="layer3_kernel_V_31_ce0">out, 1, ap_memory, layer3_kernel_V_31, array</column>
<column name="layer3_kernel_V_31_we0">out, 1, ap_memory, layer3_kernel_V_31, array</column>
<column name="layer3_kernel_V_31_d0">out, 18, ap_memory, layer3_kernel_V_31, array</column>
<column name="layer3_kernel_V_4_address0">out, 6, ap_memory, layer3_kernel_V_4, array</column>
<column name="layer3_kernel_V_4_ce0">out, 1, ap_memory, layer3_kernel_V_4, array</column>
<column name="layer3_kernel_V_4_we0">out, 1, ap_memory, layer3_kernel_V_4, array</column>
<column name="layer3_kernel_V_4_d0">out, 18, ap_memory, layer3_kernel_V_4, array</column>
<column name="layer3_kernel_V_5_address0">out, 6, ap_memory, layer3_kernel_V_5, array</column>
<column name="layer3_kernel_V_5_ce0">out, 1, ap_memory, layer3_kernel_V_5, array</column>
<column name="layer3_kernel_V_5_we0">out, 1, ap_memory, layer3_kernel_V_5, array</column>
<column name="layer3_kernel_V_5_d0">out, 18, ap_memory, layer3_kernel_V_5, array</column>
<column name="layer3_kernel_V_6_address0">out, 6, ap_memory, layer3_kernel_V_6, array</column>
<column name="layer3_kernel_V_6_ce0">out, 1, ap_memory, layer3_kernel_V_6, array</column>
<column name="layer3_kernel_V_6_we0">out, 1, ap_memory, layer3_kernel_V_6, array</column>
<column name="layer3_kernel_V_6_d0">out, 18, ap_memory, layer3_kernel_V_6, array</column>
<column name="layer3_kernel_V_7_address0">out, 6, ap_memory, layer3_kernel_V_7, array</column>
<column name="layer3_kernel_V_7_ce0">out, 1, ap_memory, layer3_kernel_V_7, array</column>
<column name="layer3_kernel_V_7_we0">out, 1, ap_memory, layer3_kernel_V_7, array</column>
<column name="layer3_kernel_V_7_d0">out, 18, ap_memory, layer3_kernel_V_7, array</column>
<column name="layer3_kernel_V_8_address0">out, 6, ap_memory, layer3_kernel_V_8, array</column>
<column name="layer3_kernel_V_8_ce0">out, 1, ap_memory, layer3_kernel_V_8, array</column>
<column name="layer3_kernel_V_8_we0">out, 1, ap_memory, layer3_kernel_V_8, array</column>
<column name="layer3_kernel_V_8_d0">out, 18, ap_memory, layer3_kernel_V_8, array</column>
<column name="layer3_kernel_V_9_address0">out, 6, ap_memory, layer3_kernel_V_9, array</column>
<column name="layer3_kernel_V_9_ce0">out, 1, ap_memory, layer3_kernel_V_9, array</column>
<column name="layer3_kernel_V_9_we0">out, 1, ap_memory, layer3_kernel_V_9, array</column>
<column name="layer3_kernel_V_9_d0">out, 18, ap_memory, layer3_kernel_V_9, array</column>
</table>
</item>
</section>
</profile>
