
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Options changed - recompiling
@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":106:41:106:57|Rounding real from 1018.160000 to 1018 (simulation mismatch possible)
@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":107:41:107:58|Rounding real from 4072.640000 to 4073 (simulation mismatch possible)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":48:8:48:15|Synthesizing module opl3_pkg in library work.
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":44:0:44:5|Synthesizing module work_/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv_unit in library work.
Selecting top level module opl3
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv":50:7:50:16|Synthesizing module reset_sync in library work.
Running optimization stage 1 on reset_sync .......
Finished optimization stage 1 on reset_sync (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":41:7:41:11|Synthesizing module afifo in library work.

	LGFIFO=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000001010
	NFF=32'b00000000000000000000000000000010
	WRITE_ON_POSEDGE=1'b1
	OPT_REGISTER_READS=1'b1
	MSB=32'b00000000000000000000000000000110
   Generated name = afifo_6s_10s_2s_1_1_6s
Running optimization stage 1 on afifo_6s_10s_2s_1_1_6s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":159:1:159:6|Found RAM mem, depth=64, width=10
Finished optimization stage 1 on afifo_6s_10s_2s_1_1_6s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv":23:7:23:18|Synthesizing module synchronizer in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv":44:7:44:13|Synthesizing module host_if in library work.
Running optimization stage 1 on host_if .......
Finished optimization stage 1 on host_if (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv":46:7:46:13|Synthesizing module clk_div in library work.

	CLK_DIV_COUNT=32'b00000000000000000000000100000000
   Generated name = clk_div_256s
Running optimization stage 1 on clk_div_256s .......
Finished optimization stage 1 on clk_div_256s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000010
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_2s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_2s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_8s_9_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000001001
	DEFAULT_VALUE=8'b00000000
   Generated name = mem_simple_dual_port_async_read_8s_9_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_8s_9_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=9, width=8
Finished optimization stage 1 on mem_simple_dual_port_async_read_8s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000010110
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_8s_22_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000010110
	DEFAULT_VALUE=8'b00000000
   Generated name = mem_simple_dual_port_async_read_8s_22_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_8s_22_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=22, width=8
Finished optimization stage 1 on mem_simple_dual_port_async_read_8s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	DEPTH=32'b00000000000000000000000000010110
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_3s_22_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	DEPTH=32'b00000000000000000000000000010110
	DEFAULT_VALUE=3'b000
   Generated name = mem_simple_dual_port_async_read_3s_22_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_3s_22_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=22, width=3
Finished optimization stage 1 on mem_simple_dual_port_async_read_3s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_6s_9_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	DEPTH=32'b00000000000000000000000000001001
	DEFAULT_VALUE=6'b000000
   Generated name = mem_simple_dual_port_async_read_6s_9_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_6s_9_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=9, width=6
Finished optimization stage 1 on mem_simple_dual_port_async_read_6s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_4s_9_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=4'b0000
   Generated name = mem_simple_dual_port_4s_9_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_4s_9_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=9, width=4
Finished optimization stage 1 on mem_simple_dual_port_4s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_9_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_1s_9_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_1s_9_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=9, width=1
Finished optimization stage 1 on mem_simple_dual_port_1s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_18s_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_async_read_1s_18s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_1s_18s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=1
Finished optimization stage 1 on mem_simple_dual_port_async_read_1s_18s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 1 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv":50:7:50:19|Synthesizing module edge_detector in library work.

	EDGE_LEVEL=32'b00000000000000000000000000000001
	CLK_DLY=32'b00000000000000000000000000000000
	INITIAL_INPUT_LEVEL=32'b00000000000000000000000000000000
   Generated name = edge_detector_1s_0s_0s
Running optimization stage 1 on edge_detector_1s_0s_0s .......
Finished optimization stage 1 on edge_detector_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":45:7:45:13|Synthesizing module vibrato in library work.
Running optimization stage 1 on vibrato .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":63:4:63:12|Pruning unused bits 6 to 0 of fnum_p1[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on vibrato (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":46:7:46:20|Synthesizing module calc_phase_inc in library work.
Running optimization stage 1 on calc_phase_inc .......
Finished optimization stage 1 on calc_phase_inc (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_6s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_6s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_6s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":45:7:45:17|Synthesizing module ksl_add_rom in library work.
Running optimization stage 1 on ksl_add_rom .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":82:4:82:12|Pruning unused bits 5 to 4 of tmp0_p1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ksl_add_rom (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":45:7:45:26|Synthesizing module mem_multi_bank_reset in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=4'b1000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=4'b1000
   Generated name = mem_simple_dual_port_async_read_4s_18s_8
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_4s_18s_8 .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=4
Finished optimization stage 1 on mem_simple_dual_port_async_read_4s_18s_8 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 1 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":86:6:86:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000010
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_2s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_2s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001111
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_15s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000001111
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=15'b000000000000000
   Generated name = mem_simple_dual_port_15s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_15s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=15
Finished optimization stage 1 on mem_simple_dual_port_15s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
Running optimization stage 1 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv":44:7:44:22|Synthesizing module env_rate_counter in library work.
Running optimization stage 1 on env_rate_counter .......
Finished optimization stage 1 on env_rate_counter (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000111111111
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_9s_18s_0s_511s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001001
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=9'b111111111
   Generated name = mem_simple_dual_port_async_read_9s_18s_18446744073709551615s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=9
Finished optimization stage 1 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
Running optimization stage 1 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv":44:7:44:13|Synthesizing module tremolo in library work.
Running optimization stage 1 on tremolo .......
Finished optimization stage 1 on tremolo (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv":44:7:44:24|Synthesizing module envelope_generator in library work.
Running optimization stage 1 on envelope_generator .......
Finished optimization stage 1 on envelope_generator (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_3s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_3s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_3s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000010100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_20s_18s_2s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000010100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=20'b00000000000000000000
   Generated name = mem_simple_dual_port_20s_18s_2s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_20s_18s_2s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=20
Finished optimization stage 1 on mem_simple_dual_port_20s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=3'b000
   Generated name = pipeline_sr_3s_1s_3s_0
Running optimization stage 1 on pipeline_sr_3s_1s_3s_0 .......
Finished optimization stage 1 on pipeline_sr_3s_1s_3s_0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":46:7:46:23|Synthesizing module calc_rhythm_phase in library work.
Running optimization stage 1 on calc_rhythm_phase .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":118:4:118:12|Register bit rand_num[23] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":118:4:118:12|Pruning register bit 23 of rand_num[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on calc_rhythm_phase (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_18s_2s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_1s_18s_2s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_1s_18s_2s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=1
Finished optimization stage 1 on mem_simple_dual_port_1s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv":49:7:49:23|Synthesizing module opl3_log_sine_lut in library work.
Running optimization stage 1 on opl3_log_sine_lut .......
Finished optimization stage 1 on opl3_log_sine_lut (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv":49:7:49:18|Synthesizing module opl3_exp_lut in library work.
Running optimization stage 1 on opl3_exp_lut .......
Finished optimization stage 1 on opl3_exp_lut (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":44:7:44:21|Synthesizing module phase_generator in library work.
Running optimization stage 1 on phase_generator .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 17 to 0 of final_phase_p5[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 7 to 0 of log_sin_plus_gain_p6[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":208:4:208:12|Pruning unused bits 9 to 0 of final_phase_p4[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[1] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[2] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[3] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[4] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[5] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[6] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[7] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[8] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[9] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[1] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[2] is always 0.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Pruning register bits 2 to 0 of tmp_ws7_p5[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Pruning register bits 9 to 0 of modulation_shifted_p3[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on phase_generator (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_26s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=26'b00000000000000000000000000
   Generated name = mem_simple_dual_port_26s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_26s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=26
Finished optimization stage 1 on mem_simple_dual_port_26s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	STARTING_CYCLE=32'b00000000000000000000000000000010
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_26s_2s_6s_0s
Running optimization stage 1 on pipeline_sr_26s_2s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_26s_2s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv":44:7:44:14|Synthesizing module operator in library work.
Running optimization stage 1 on operator .......
Finished optimization stage 1 on operator (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":46:7:46:23|Synthesizing module control_operators in library work.
Running optimization stage 1 on control_operators .......
Finished optimization stage 1 on control_operators (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_13s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=13'b0000000000000
   Generated name = mem_simple_dual_port_13s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_13s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=13
Finished optimization stage 1 on mem_simple_dual_port_13s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 1 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":45:7:45:14|Synthesizing module dac_prep in library work.
Running optimization stage 1 on dac_prep .......
Finished optimization stage 1 on dac_prep (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":44:7:44:14|Synthesizing module channels in library work.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":216:59:216:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":217:59:217:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":218:59:218:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":219:59:219:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":302:54:302:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":303:54:303:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":304:54:304:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":305:54:305:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on channels .......
Finished optimization stage 1 on channels (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":44:7:44:10|Synthesizing module leds in library work.
Running optimization stage 1 on leds .......
Finished optimization stage 1 on leds (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":44:7:44:10|Synthesizing module opl3 in library work.
@W: CG133 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":66:36:66:41|Object status is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on opl3 .......
Finished optimization stage 1 on opl3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on opl3 .......
@A: CL153 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":66:36:66:41|*Unassigned bits of status[7:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on opl3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on leds .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 7 to 6 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 4 to 0 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on leds (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on channels .......
@N: CL201 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
   00000000000000000000000000000111
   00000000000000000000000000001000
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Initial value is not supported on state machine state
Finished optimization stage 2 on channels (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on dac_prep .......
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Register bit sample_opl3_l_p1[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Register bit sample_opl3_r_p1[0] is always 0.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":49:15:49:21|Input clk_dac is unused.
Finished optimization stage 2 on dac_prep (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on mem_simple_dual_port_13s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_13s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on control_operators .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":476:4:476:12|Register bit delay_counter[0] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":476:4:476:12|Pruning register bit 0 of delay_counter[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on control_operators (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on operator .......
Finished optimization stage 2 on operator (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on pipeline_sr_26s_2s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_26s_2s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on mem_simple_dual_port_26s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_26s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on phase_generator .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":56:34:56:46|Input port bits 12 to 10 of modulation_p1[12:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on phase_generator (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on opl3_exp_lut .......
Finished optimization stage 2 on opl3_exp_lut (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on opl3_log_sine_lut .......
Finished optimization stage 2 on opl3_log_sine_lut (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_1s_18s_2s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_1s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on calc_rhythm_phase .......
Finished optimization stage 2 on calc_rhythm_phase (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_3s_1s_3s_0 .......
Finished optimization stage 2 on pipeline_sr_3s_1s_3s_0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_20s_18s_2s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_20s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_3s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_3s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on envelope_generator .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv":66:36:66:39|Input mult is unused.
Finished optimization stage 2 on envelope_generator (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on tremolo .......
Finished optimization stage 2 on tremolo (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on env_rate_counter .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv":53:36:53:39|Input port bits 7 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on env_rate_counter (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_15s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_15s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_2s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_4s_18s_8 .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_4s_18s_8 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s .......
@N: CL201 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Initial value is not supported on state machine state
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":57:15:57:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on ksl_add_rom .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":49:36:49:39|Input port bits 5 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on ksl_add_rom (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_6s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_6s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on calc_phase_inc .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":91:4:91:12|Register bit post_mult_p2[19] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":91:4:91:12|Pruning register bit 19 of post_mult_p2[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":51:36:51:43|Input bank_num is unused.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":52:34:52:39|Input op_num is unused.
Finished optimization stage 2 on calc_phase_inc (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on vibrato .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":50:36:50:39|Input port bits 6 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on vibrato (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on edge_detector_1s_0s_0s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv":56:15:56:20|Input clk_en is unused.
Finished optimization stage 2 on edge_detector_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_1s_18s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_1s_18s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_1s_9_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_1s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_4s_9_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_4s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_6s_9_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_6s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_3s_22_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_3s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_8s_22_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_8s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_8s_9_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_8s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_2s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on clk_div_256s .......
Finished optimization stage 2 on clk_div_256s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on host_if .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv":52:15:52:18|Input rd_n is unused.
Finished optimization stage 2 on host_if (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on afifo_6s_10s_2s_1_1_6s .......
Finished optimization stage 2 on afifo_6s_10s_2s_1_1_6s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 151MB)
Running optimization stage 2 on reset_sync .......
@N: CL135 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv":58:4:58:12|Found sequential shift r2 with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on reset_sync (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 151MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 151MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
File /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/OPL3Test_First_Implementation_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]
