Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Jan 29 14:38:52 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                         Instance                        |                            Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                            |                                                       (top) |        701 |        697 |       0 |    4 | 512 |     11 |      0 |    0 |          7 |
|   bd_0_i                                                |                                                        bd_0 |        701 |        697 |       0 |    4 | 512 |     11 |      0 |    0 |          7 |
|     hls_inst                                            |                                             bd_0_hls_inst_0 |        701 |        697 |       0 |    4 | 512 |     11 |      0 |    0 |          7 |
|       inst                                              |                                  bd_0_hls_inst_0_top_kernel |        701 |        697 |       0 |    4 | 512 |     11 |      0 |    0 |          7 |
|         (inst)                                          |                                  bd_0_hls_inst_0_top_kernel |        145 |        143 |       0 |    2 | 292 |      0 |      0 |    0 |          0 |
|         mul_40s_42ns_81_1_1_U2                          |              bd_0_hls_inst_0_top_kernel_mul_40s_42ns_81_1_1 |        197 |        197 |       0 |    0 |   0 |      0 |      0 |    0 |          5 |
|         sdiv_40ns_24s_40_44_seq_1_U3                    |        bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_seq_1 |        235 |        233 |       0 |    2 | 220 |      0 |      0 |    0 |          0 |
|           (sdiv_40ns_24s_40_44_seq_1_U3)                |        bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_seq_1 |        101 |        101 |       0 |    0 |  89 |      0 |      0 |    0 |          0 |
|           top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u | bd_0_hls_inst_0_top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq |        134 |        132 |       0 |    2 | 131 |      0 |      0 |    0 |          0 |
|         tmp_U                                           |                bd_0_hls_inst_0_top_kernel_tmp_RAM_AUTO_1R1W |        109 |        109 |       0 |    0 |   0 |     11 |      0 |    0 |          0 |
+---------------------------------------------------------+-------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


