{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560740053774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560740053779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 23:54:13 2019 " "Processing started: Sun Jun 16 23:54:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560740053779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740053779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPMath -c CPMath " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPMath -c CPMath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740053780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560740054201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560740054201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.v" "" { Text "C:/Users/mathe/Desktop/cpmath/SL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "C:/Users/mathe/Desktop/cpmath/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.v" "" { Text "C:/Users/mathe/Desktop/cpmath/saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/Users/mathe/Desktop/cpmath/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/mathe/Desktop/cpmath/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32B " "Found entity 1: mux32B" {  } { { "mux32B.v" "" { Text "C:/Users/mathe/Desktop/cpmath/mux32B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/mathe/Desktop/cpmath/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/Users/mathe/Desktop/cpmath/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063087 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "memory.v(18) " "Verilog HDL error at memory.v(18): constant value overflow" {  } { { "memory.v" "" { Text "C:/Users/mathe/Desktop/cpmath/memory.v" 18 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1560740063092 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "memory.v(19) " "Verilog HDL error at memory.v(19): constant value overflow" {  } { { "memory.v" "" { Text "C:/Users/mathe/Desktop/cpmath/memory.v" 19 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1560740063092 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "memory.v(20) " "Verilog HDL error at memory.v(20): constant value overflow" {  } { { "memory.v" "" { Text "C:/Users/mathe/Desktop/cpmath/memory.v" 20 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1560740063092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/mathe/Desktop/cpmath/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "C:/Users/mathe/Desktop/cpmath/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/mathe/Desktop/cpmath/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/mathe/Desktop/cpmath/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/mathe/Desktop/cpmath/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/mathe/Desktop/cpmath/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/mathe/Desktop/cpmath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlula.v 1 1 " "Found 1 design units, including 1 entities, in source file controlula.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlULA " "Found entity 1: controlULA" {  } { { "controlULA.v" "" { Text "C:/Users/mathe/Desktop/cpmath/controlULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpmath.v 1 1 " "Found 1 design units, including 1 entities, in source file cpmath.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPMath " "Found entity 1: CPMath" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.v" "" { Text "C:/Users/mathe/Desktop/cpmath/divisorClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/mathe/Desktop/cpmath/DeBounce.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "C:/Users/mathe/Desktop/cpmath/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setesegmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file setesegmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 seteSegmentos " "Found entity 1: seteSegmentos" {  } { { "seteSegmentos.v" "" { Text "C:/Users/mathe/Desktop/cpmath/seteSegmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560740063161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740063161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "haveData CPMath.v(125) " "Verilog HDL Implicit Net warning at CPMath.v(125): created implicit net for \"haveData\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063161 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_50mhz CPMath.v(131) " "Verilog HDL Implicit Net warning at CPMath.v(131): created implicit net for \"clk_50mhz\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPMath " "Elaborating entity \"CPMath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560740063212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "CPMath.v" "programCounter" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:muxMem " "Elaborating entity \"mux32\" for hierarchy \"mux32:muxMem\"" {  } { { "CPMath.v" "muxMem" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "CPMath.v" "mem" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst " "Elaborating entity \"IR\" for hierarchy \"IR:inst\"" {  } { { "CPMath.v" "inst" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:banco " "Elaborating entity \"registers\" for hierarchy \"registers:banco\"" {  } { { "CPMath.v" "banco" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR:A " "Elaborating entity \"GPR\" for hierarchy \"GPR:A\"" {  } { { "CPMath.v" "A" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32B mux32B:muxB " "Elaborating entity \"mux32B\" for hierarchy \"mux32B:muxB\"" {  } { { "CPMath.v" "muxB" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula\"" {  } { { "CPMath.v" "ula" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:se1 " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:se1\"" {  } { { "CPMath.v" "se1" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL2 SL2:sl1 " "Elaborating entity \"SL2\" for hierarchy \"SL2:sl1\"" {  } { { "CPMath.v" "sl1" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxReg " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxReg\"" {  } { { "CPMath.v" "muxReg" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "CPMath.v" "control" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063323 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "displayWrite controlUnit.v(15) " "Output port \"displayWrite\" at controlUnit.v(15) has no driver" {  } { { "controlUnit.v" "" { Text "C:/Users/mathe/Desktop/cpmath/controlUnit.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560740063324 "|CPMath|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlULA controlULA:control1 " "Elaborating entity \"controlULA\" for hierarchy \"controlULA:control1\"" {  } { { "CPMath.v" "control1" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD binToBCD:saida1 " "Elaborating entity \"binToBCD\" for hierarchy \"binToBCD:saida1\"" {  } { { "CPMath.v" "saida1" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(16) " "Verilog HDL assignment warning at binToBCD.v(16): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "C:/Users/mathe/Desktop/cpmath/binToBCD.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560740063331 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(21) " "Verilog HDL assignment warning at binToBCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "C:/Users/mathe/Desktop/cpmath/binToBCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560740063331 "|CPMath|binToBCD:saida1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(24) " "Verilog HDL assignment warning at binToBCD.v(24): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "C:/Users/mathe/Desktop/cpmath/binToBCD.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560740063331 "|CPMath|binToBCD:saida1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSegmentos seteSegmentos:digito2 " "Elaborating entity \"seteSegmentos\" for hierarchy \"seteSegmentos:digito2\"" {  } { { "CPMath.v" "digito2" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:Buffer " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:Buffer\"" {  } { { "CPMath.v" "Buffer" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:btnReset " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:btnReset\"" {  } { { "CPMath.v" "btnReset" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740063342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(51) " "Verilog HDL assignment warning at DeBounce.v(51): truncated value with size 32 to match size of target (11)" {  } { { "DeBounce.v" "" { Text "C:/Users/mathe/Desktop/cpmath/DeBounce.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560740063343 "|CPMath|DeBounce:btnReset"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063623 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063623 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063623 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063623 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063624 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063624 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063624 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063624 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063624 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063625 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063625 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063625 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063625 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063625 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063626 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063626 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063627 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063627 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063627 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063627 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063628 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063628 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063629 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063629 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063629 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063629 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063630 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063630 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063630 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063630 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063631 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063631 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063632 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063632 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063632 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063632 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063633 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063633 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063633 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063633 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063634 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063634 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063636 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063636 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063637 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063637 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk_50mhz " "Net \"clk_50mhz\" is missing source, defaulting to GND" {  } { { "CPMath.v" "clk_50mhz" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1560740063637 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1560740063637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560740064703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] VCC " "Pin \"display0\[0\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[1\] VCC " "Pin \"display0\[1\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[2\] VCC " "Pin \"display0\[2\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[3\] VCC " "Pin \"display0\[3\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[4\] VCC " "Pin \"display0\[4\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[5\] VCC " "Pin \"display0\[5\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[6\] VCC " "Pin \"display0\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] VCC " "Pin \"display1\[1\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] VCC " "Pin \"display1\[2\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] VCC " "Pin \"display1\[3\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] VCC " "Pin \"display1\[4\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] VCC " "Pin \"display2\[1\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] VCC " "Pin \"display2\[2\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor\[0\] GND " "Pin \"visor\[0\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|visor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor\[1\] GND " "Pin \"visor\[1\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|visor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor\[2\] GND " "Pin \"visor\[2\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|visor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor\[3\] GND " "Pin \"visor\[3\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|visor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "visor\[4\] GND " "Pin \"visor\[4\]\" is stuck at GND" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560740064715 "|CPMath|visor[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560740064715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 " "61 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560740064757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560740064978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560740064978 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_reset " "No output dependent on input pin \"btn_reset\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|btn_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_enter " "No output dependent on input pin \"btn_enter\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|btn_enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPMath.v" "" { Text "C:/Users/mathe/Desktop/cpmath/CPMath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560740065127 "|CPMath|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560740065127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560740065127 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560740065127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560740065127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560740065169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 23:54:25 2019 " "Processing ended: Sun Jun 16 23:54:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560740065169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560740065169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560740065169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560740065169 ""}
