corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_hadd_16ns_16ns_16_2_full_dsp_1
corr_accel_hsub_16ns_16ns_16_2_full_dsp_1
corr_accel_mux_21_16_1_1
corr_accel_mux_114_16_1_1
corr_accel_mux_124_16_1_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_hmul_16ns_16ns_16_2_max_dsp_1
corr_accel_mux_134_16_1_1
corr_accel_mux_265_16_1_1
corr_accel_flow_control_loop_pipe_sequential_init
corr_accel_reg_file_RAM_T2P_BRAM_1R1W
corr_accel_control_s_axi
recv_data_burst
compute_Pipeline_VITIS_LOOP_176_3
compute
send_data_burst
corr_accel
