(declare-fun temp620_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp620_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp620_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp620_4 () (_ BitVec 64))
(declare-fun temp620_5 () (_ BitVec 64))
(declare-fun temp620_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp620_7 () (_ BitVec 64))
(declare-fun temp620_8 () (_ BitVec 64))
(declare-fun temp620_9 () (_ BitVec 64))
(declare-fun temp620_10 () (_ BitVec 64))
(declare-fun temp620_11 () (_ BitVec 64))
(declare-fun temp620_12 () (_ BitVec 64))
(declare-fun temp620_13 () (_ BitVec 64))
(declare-fun temp620_14 () (_ BitVec 64))
(declare-fun temp620_15 () (_ BitVec 64))
(declare-fun temp620_16 () (_ BitVec 64))
(declare-fun temp620_17 () (_ BitVec 64))
(declare-fun temp620_18 () (_ BitVec 64))
(declare-fun temp620_19 () (_ BitVec 64))
(declare-fun temp620_20 () (_ BitVec 64))
(declare-fun temp620_21 () (_ BitVec 64))
(declare-fun temp620_22 () (_ BitVec 64))
(declare-fun temp620_23 () (_ BitVec 64))
(declare-fun temp620_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp620_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp620_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp620_1)))
(assert (= temp620_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp620_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp620_3 #xffffffffffffffff))
(assert (= var71509 temp620_3))
(assert (= temp620_4 #x0000000000000000))
(assert (= temp620_5 temp620_4))
(assert (= temp620_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_5)))
(assert (= temp620_7 #x0000000000000001))
(assert (= temp620_8 temp620_7))
(assert (= temp620_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_8)))
(assert (= temp620_10 #x0000000000000002))
(assert (= temp620_11 temp620_10))
(assert (= temp620_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_11)))
(assert (= temp620_13 #x0000000000000003))
(assert (= temp620_14 temp620_13))
(assert (= temp620_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_14)))
(assert (= temp620_16 #x0000000000000004))
(assert (= temp620_17 temp620_16))
(assert (= temp620_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_17)))
(assert (= temp620_19 #x0000000000000005))
(assert (= temp620_20 temp620_19))
(assert (= temp620_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_20)))
(assert (= temp620_22 #x0000000000000000))
(assert (= temp620_23
   (ite (bvslt var71509 temp620_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp620_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp620_23)))
(assert (= var75972 temp620_24))
(assert (bvslt (ite (bvslt var71509 temp620_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp620_25 #x0000000000000001))
(assert (= var5707197 temp620_25))
(assert (= var5707209 var5707197))
(model-add temp620_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp620_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp620_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp620_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp620_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp620_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp620_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp620_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp620_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp620_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp620_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp620_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp620_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp620_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp620_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp620_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp620_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp620_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp620_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp620_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp620_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp620_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp620_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp620_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp620_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






