
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000547c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08005604  08005604  00015604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005790  08005790  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005790  08005790  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005790  08005790  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005790  08005790  00015790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005794  08005794  00015794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005798  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          000005c8  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005d8  200005d8  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000da8c  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032d7  00000000  00000000  0002dacc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001080  00000000  00000000  00030da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e98  00000000  00000000  00031e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023ca8  00000000  00000000  00032cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f00b  00000000  00000000  00056968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfc3c  00000000  00000000  00065973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001355af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f14  00000000  00000000  00135600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080055ec 	.word	0x080055ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080055ec 	.word	0x080055ec

080001c8 <AssertFailure>:
** \param     line   Linenumber in the source file where the assertion occurred.
** \return    none
**
****************************************************************************************/
void AssertFailure(blt_char *file, blt_int32u line)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  /* hang the software so that it requires a hard reset */
  for (;;)
  {
    /* keep servicing the watchdog so that this one does not cause a reset */
    CopService();
 80001d2:	f000 fabc 	bl	800074e <CopService>
 80001d6:	e7fc      	b.n	80001d2 <AssertFailure+0xa>

080001d8 <BackDoorInit>:
** \brief     Initializes the backdoor entry option.
** \return    none
**
****************************************************************************************/
void BackDoorInit(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
    FileHandleFirmwareUpdateRequest();
  }
#endif
#else
  /* open the backdoor after a reset */
  backdoorOpen = BLT_TRUE;
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <BackDoorInit+0x18>)
 80001de:	2201      	movs	r2, #1
 80001e0:	701a      	strb	r2, [r3, #0]
  BackDoorRestartTimer();
 80001e2:	f000 f82d 	bl	8000240 <BackDoorRestartTimer>
#endif
  /* perform the first check that open/closes the backdoor */
  BackDoorCheck();
 80001e6:	f000 f805 	bl	80001f4 <BackDoorCheck>
} /*** end of BackDoorInit ***/
 80001ea:	bf00      	nop
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	2000002c 	.word	0x2000002c

080001f4 <BackDoorCheck>:
**            controls the opening/closing of the backdoor.
** \return    none
**
****************************************************************************************/
void BackDoorCheck(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
#if (BOOT_COM_ENABLE > 0)
  /* check if a connection with the host was already established. in this case the
   * backdoor stays open anyway, so no need to check if it needs to be closed.
   */
  if (ComIsConnected() == BLT_TRUE)
 80001f8:	f000 fa8c 	bl	8000714 <ComIsConnected>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b01      	cmp	r3, #1
 8000200:	d015      	beq.n	800022e <BackDoorCheck+0x3a>
    return;
  }
#endif

  /* when the backdoor is still open, check if it's time to close it */
  if (backdoorOpen == BLT_TRUE)
 8000202:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <BackDoorCheck+0x40>)
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	2b01      	cmp	r3, #1
 8000208:	d112      	bne.n	8000230 <BackDoorCheck+0x3c>
  {
    /* check if the backdoor entry time window elapsed */
    if (TimerGet() >= (BOOT_BACKDOOR_ENTRY_TIMEOUT_MS + backdoorExtensionTime + backdoorOpenTime))
 800020a:	f002 f903 	bl	8002414 <TimerGet>
 800020e:	4601      	mov	r1, r0
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <BackDoorCheck+0x44>)
 8000212:	681a      	ldr	r2, [r3, #0]
 8000214:	4b09      	ldr	r3, [pc, #36]	; (800023c <BackDoorCheck+0x48>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4413      	add	r3, r2
 800021a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800021e:	4299      	cmp	r1, r3
 8000220:	d306      	bcc.n	8000230 <BackDoorCheck+0x3c>
    {
      /* close the backdoor */
      backdoorOpen = BLT_FALSE;
 8000222:	4b04      	ldr	r3, [pc, #16]	; (8000234 <BackDoorCheck+0x40>)
 8000224:	2200      	movs	r2, #0
 8000226:	701a      	strb	r2, [r3, #0]
#endif
      {
        /* no firmware update requests detected, so attempt to start the user program.
         * this function does not return if a valid user program is present.
         */
        CpuStartUserProgram();
 8000228:	f000 fa9e 	bl	8000768 <CpuStartUserProgram>
 800022c:	e000      	b.n	8000230 <BackDoorCheck+0x3c>
    return;
 800022e:	bf00      	nop
      }
    }
  }
#endif
} /*** end of BackDoorCheck ***/
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	2000002c 	.word	0x2000002c
 8000238:	20000034 	.word	0x20000034
 800023c:	20000030 	.word	0x20000030

08000240 <BackDoorRestartTimer>:
**            called.
** \return    none
**
****************************************************************************************/
void BackDoorRestartTimer(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
  /* only restart the time if the backdoor is actually still open */
  if (backdoorOpen == BLT_TRUE)
 8000244:	4b05      	ldr	r3, [pc, #20]	; (800025c <BackDoorRestartTimer+0x1c>)
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d104      	bne.n	8000256 <BackDoorRestartTimer+0x16>
  {
    backdoorOpenTime = TimerGet();
 800024c:	f002 f8e2 	bl	8002414 <TimerGet>
 8000250:	4603      	mov	r3, r0
 8000252:	4a03      	ldr	r2, [pc, #12]	; (8000260 <BackDoorRestartTimer+0x20>)
 8000254:	6013      	str	r3, [r2, #0]
  }
} /*** end of BackDoorRestartTimer ***/
 8000256:	bf00      	nop
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	2000002c 	.word	0x2000002c
 8000260:	20000030 	.word	0x20000030

08000264 <BootInit>:
** \brief     Initializes the bootloader core.
** \return    none
**
****************************************************************************************/
void BootInit(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
  /* initialize the CPU */
  CpuInit();
 8000268:	f000 fa77 	bl	800075a <CpuInit>
  /* initialize the watchdog */
  CopInit();
 800026c:	f000 fa69 	bl	8000742 <CopInit>
  /* initialize the millisecond timer */
  TimerInit();
 8000270:	f002 f828 	bl	80022c4 <TimerInit>
  /* initialize the non-volatile memory driver */
  NvmInit();
 8000274:	f001 fe2f 	bl	8001ed6 <NvmInit>
  /* initialize the file system module */
  FileInit();
#endif
#if (BOOT_COM_ENABLE > 0)
  /* initialize the communication module */
  ComInit();
 8000278:	f000 f9a2 	bl	80005c0 <ComInit>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* initialize the gateway module */
  GatewayInit();
#endif
  /* initialize the backdoor entry */
  BackDoorInit();
 800027c:	f7ff ffac 	bl	80001d8 <BackDoorInit>
} /*** end of BootInit ***/
 8000280:	bf00      	nop
 8000282:	bd80      	pop	{r7, pc}

08000284 <BootTask>:
** \brief     Task function of the bootloader core that drives the program.
** \return    none
**
****************************************************************************************/
void BootTask(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* service the watchdog */
  CopService();
 8000288:	f000 fa61 	bl	800074e <CopService>
  /* update the millisecond timer */
  TimerUpdate();
 800028c:	f002 f888 	bl	80023a0 <TimerUpdate>
  /* call worker task for updating firmware from locally attached file storage */
  FileTask();
#endif /* BOOT_FILE_SYS_ENABLE > 0 */
#if (BOOT_COM_ENABLE > 0)
  /* process possibly pending communication data */
  ComTask();
 8000290:	f000 f9a4 	bl	80005dc <ComTask>
#if (ADDON_GATEWAY_MOD_ENABLE > 0)
  /* run the gateway */
  GatewayTask();
#endif
  /* control the backdoor */
  BackDoorCheck();
 8000294:	f7ff ffae 	bl	80001f4 <BackDoorCheck>
} /*** end of BootTask ***/
 8000298:	bf00      	nop
 800029a:	bd80      	pop	{r7, pc}

0800029c <CanGetSpeedConfig>:
**            otherwise.
**
****************************************************************************************/
static blt_bool CanGetSpeedConfig(blt_int16u baud, blt_int16u *prescaler,
                                  blt_int8u *tseg1, blt_int8u *tseg2)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b08a      	sub	sp, #40	; 0x28
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	60b9      	str	r1, [r7, #8]
 80002a4:	607a      	str	r2, [r7, #4]
 80002a6:	603b      	str	r3, [r7, #0]
 80002a8:	4603      	mov	r3, r0
 80002aa:	81fb      	strh	r3, [r7, #14]
  blt_int8u  cnt;
  blt_int32u canClockFreqkHz;
  LL_RCC_ClocksTypeDef rccClocks;

  /* read clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rccClocks);
 80002ac:	f107 0310 	add.w	r3, r7, #16
 80002b0:	4618      	mov	r0, r3
 80002b2:	f004 fda3 	bl	8004dfc <LL_RCC_GetSystemClocksFreq>
  /* store CAN peripheral clock speed in kHz */
  canClockFreqkHz = rccClocks.PCLK1_Frequency / 1000u;
 80002b6:	69bb      	ldr	r3, [r7, #24]
 80002b8:	4a31      	ldr	r2, [pc, #196]	; (8000380 <CanGetSpeedConfig+0xe4>)
 80002ba:	fba2 2303 	umull	r2, r3, r2, r3
 80002be:	099b      	lsrs	r3, r3, #6
 80002c0:	623b      	str	r3, [r7, #32]

  /* loop through all possible time quanta configurations to find a match */
  for (cnt=0; cnt < sizeof(canTiming)/sizeof(canTiming[0]); cnt++)
 80002c2:	2300      	movs	r3, #0
 80002c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80002c8:	e050      	b.n	800036c <CanGetSpeedConfig+0xd0>
  {
    if ((canClockFreqkHz % (baud*(canTiming[cnt].tseg1+canTiming[cnt].tseg2+1))) == 0)
 80002ca:	89fa      	ldrh	r2, [r7, #14]
 80002cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80002d0:	492c      	ldr	r1, [pc, #176]	; (8000384 <CanGetSpeedConfig+0xe8>)
 80002d2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80002dc:	4929      	ldr	r1, [pc, #164]	; (8000384 <CanGetSpeedConfig+0xe8>)
 80002de:	005b      	lsls	r3, r3, #1
 80002e0:	440b      	add	r3, r1
 80002e2:	785b      	ldrb	r3, [r3, #1]
 80002e4:	4403      	add	r3, r0
 80002e6:	3301      	adds	r3, #1
 80002e8:	fb02 f303 	mul.w	r3, r2, r3
 80002ec:	461a      	mov	r2, r3
 80002ee:	6a3b      	ldr	r3, [r7, #32]
 80002f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80002f4:	fb01 f202 	mul.w	r2, r1, r2
 80002f8:	1a9b      	subs	r3, r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d131      	bne.n	8000362 <CanGetSpeedConfig+0xc6>
    {
      /* compute the prescaler that goes with this TQ configuration */
      *prescaler = canClockFreqkHz/(baud*(canTiming[cnt].tseg1+canTiming[cnt].tseg2+1));
 80002fe:	89fa      	ldrh	r2, [r7, #14]
 8000300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000304:	491f      	ldr	r1, [pc, #124]	; (8000384 <CanGetSpeedConfig+0xe8>)
 8000306:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800030a:	4618      	mov	r0, r3
 800030c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000310:	491c      	ldr	r1, [pc, #112]	; (8000384 <CanGetSpeedConfig+0xe8>)
 8000312:	005b      	lsls	r3, r3, #1
 8000314:	440b      	add	r3, r1
 8000316:	785b      	ldrb	r3, [r3, #1]
 8000318:	4403      	add	r3, r0
 800031a:	3301      	adds	r3, #1
 800031c:	fb02 f303 	mul.w	r3, r2, r3
 8000320:	461a      	mov	r2, r3
 8000322:	6a3b      	ldr	r3, [r7, #32]
 8000324:	fbb3 f3f2 	udiv	r3, r3, r2
 8000328:	b29a      	uxth	r2, r3
 800032a:	68bb      	ldr	r3, [r7, #8]
 800032c:	801a      	strh	r2, [r3, #0]

      /* make sure the prescaler is valid */
      if ((*prescaler > 0) && (*prescaler <= 1024))
 800032e:	68bb      	ldr	r3, [r7, #8]
 8000330:	881b      	ldrh	r3, [r3, #0]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d015      	beq.n	8000362 <CanGetSpeedConfig+0xc6>
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	881b      	ldrh	r3, [r3, #0]
 800033a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800033e:	d810      	bhi.n	8000362 <CanGetSpeedConfig+0xc6>
      {
        /* store the bustiming configuration */
        *tseg1 = canTiming[cnt].tseg1;
 8000340:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000344:	4a0f      	ldr	r2, [pc, #60]	; (8000384 <CanGetSpeedConfig+0xe8>)
 8000346:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	701a      	strb	r2, [r3, #0]
        *tseg2 = canTiming[cnt].tseg2;
 800034e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000352:	4a0c      	ldr	r2, [pc, #48]	; (8000384 <CanGetSpeedConfig+0xe8>)
 8000354:	005b      	lsls	r3, r3, #1
 8000356:	4413      	add	r3, r2
 8000358:	785a      	ldrb	r2, [r3, #1]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	701a      	strb	r2, [r3, #0]
        /* found a good bus timing configuration */
        return BLT_TRUE;
 800035e:	2301      	movs	r3, #1
 8000360:	e009      	b.n	8000376 <CanGetSpeedConfig+0xda>
  for (cnt=0; cnt < sizeof(canTiming)/sizeof(canTiming[0]); cnt++)
 8000362:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000366:	3301      	adds	r3, #1
 8000368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800036c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000370:	2b11      	cmp	r3, #17
 8000372:	d9aa      	bls.n	80002ca <CanGetSpeedConfig+0x2e>
      }
    }
  }
  /* could not find a good bus timing configuration */
  return BLT_FALSE;
 8000374:	2300      	movs	r3, #0
} /*** end of CanGetSpeedConfig ***/
 8000376:	4618      	mov	r0, r3
 8000378:	3728      	adds	r7, #40	; 0x28
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	10624dd3 	.word	0x10624dd3
 8000384:	0800562c 	.word	0x0800562c

08000388 <CanInit>:
** \brief     Initializes the CAN controller and synchronizes it to the CAN bus.
** \return    none.
**
****************************************************************************************/
void CanInit(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08e      	sub	sp, #56	; 0x38
 800038c:	af00      	add	r7, sp, #0
  blt_int16u prescaler = 0;
 800038e:	2300      	movs	r3, #0
 8000390:	857b      	strh	r3, [r7, #42]	; 0x2a
  blt_int8u  tseg1 = 0, tseg2 = 0;
 8000392:	2300      	movs	r3, #0
 8000394:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000398:	2300      	movs	r3, #0
 800039a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  CAN_FilterTypeDef filterConfig;
  blt_int32u rxMsgId = BOOT_COM_CAN_RX_MSG_ID;
 800039e:	f240 6367 	movw	r3, #1639	; 0x667
 80003a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* the current implementation supports CAN1 and 2. throw an assertion error in case a
   * different CAN channel is configured.
   */
  ASSERT_CT((BOOT_COM_CAN_CHANNEL_INDEX == 0 || BOOT_COM_CAN_CHANNEL_INDEX == 1));
  /* obtain bittiming configuration information. */
  if (CanGetSpeedConfig(BOOT_COM_CAN_BAUDRATE/1000, &prescaler, &tseg1, &tseg2) == BLT_FALSE)
 80003a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003a8:	f107 0229 	add.w	r2, r7, #41	; 0x29
 80003ac:	f107 012a 	add.w	r1, r7, #42	; 0x2a
 80003b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003b4:	f7ff ff72 	bl	800029c <CanGetSpeedConfig>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d103      	bne.n	80003c6 <CanInit+0x3e>
     * clock configuration. Verify the following settings in blt_conf.h:
     *   - BOOT_COM_CAN_BAUDRATE
     *   - BOOT_CPU_XTAL_SPEED_KHZ
     *   - BOOT_CPU_SYSTEM_SPEED_KHZ
     */
    ASSERT_RT(BLT_FALSE);
 80003be:	21b5      	movs	r1, #181	; 0xb5
 80003c0:	4834      	ldr	r0, [pc, #208]	; (8000494 <CanInit+0x10c>)
 80003c2:	f7ff ff01 	bl	80001c8 <AssertFailure>
  }

  /* set the CAN controller configuration. */
  canHandle.Instance = CAN_CHANNEL;
 80003c6:	4b34      	ldr	r3, [pc, #208]	; (8000498 <CanInit+0x110>)
 80003c8:	4a34      	ldr	r2, [pc, #208]	; (800049c <CanInit+0x114>)
 80003ca:	601a      	str	r2, [r3, #0]
  canHandle.Init.TimeTriggeredMode = DISABLE;
 80003cc:	4b32      	ldr	r3, [pc, #200]	; (8000498 <CanInit+0x110>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	761a      	strb	r2, [r3, #24]
  canHandle.Init.AutoBusOff = DISABLE;
 80003d2:	4b31      	ldr	r3, [pc, #196]	; (8000498 <CanInit+0x110>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	765a      	strb	r2, [r3, #25]
  canHandle.Init.AutoWakeUp = DISABLE;
 80003d8:	4b2f      	ldr	r3, [pc, #188]	; (8000498 <CanInit+0x110>)
 80003da:	2200      	movs	r2, #0
 80003dc:	769a      	strb	r2, [r3, #26]
  canHandle.Init.AutoRetransmission = ENABLE;
 80003de:	4b2e      	ldr	r3, [pc, #184]	; (8000498 <CanInit+0x110>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	76da      	strb	r2, [r3, #27]
  canHandle.Init.ReceiveFifoLocked = DISABLE;
 80003e4:	4b2c      	ldr	r3, [pc, #176]	; (8000498 <CanInit+0x110>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	771a      	strb	r2, [r3, #28]
  canHandle.Init.TransmitFifoPriority = DISABLE;
 80003ea:	4b2b      	ldr	r3, [pc, #172]	; (8000498 <CanInit+0x110>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	775a      	strb	r2, [r3, #29]
  canHandle.Init.Mode = CAN_MODE_NORMAL;
 80003f0:	4b29      	ldr	r3, [pc, #164]	; (8000498 <CanInit+0x110>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	609a      	str	r2, [r3, #8]
  canHandle.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003f6:	4b28      	ldr	r3, [pc, #160]	; (8000498 <CanInit+0x110>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	60da      	str	r2, [r3, #12]
  canHandle.Init.TimeSeg1 = ((blt_int32u)tseg1 - 1) << CAN_BTR_TS1_Pos;
 80003fc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000400:	3b01      	subs	r3, #1
 8000402:	041b      	lsls	r3, r3, #16
 8000404:	4a24      	ldr	r2, [pc, #144]	; (8000498 <CanInit+0x110>)
 8000406:	6113      	str	r3, [r2, #16]
  canHandle.Init.TimeSeg2 = ((blt_int32u)tseg2 - 1) << CAN_BTR_TS2_Pos;
 8000408:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800040c:	3b01      	subs	r3, #1
 800040e:	051b      	lsls	r3, r3, #20
 8000410:	4a21      	ldr	r2, [pc, #132]	; (8000498 <CanInit+0x110>)
 8000412:	6153      	str	r3, [r2, #20]
  canHandle.Init.Prescaler = prescaler;
 8000414:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000416:	461a      	mov	r2, r3
 8000418:	4b1f      	ldr	r3, [pc, #124]	; (8000498 <CanInit+0x110>)
 800041a:	605a      	str	r2, [r3, #4]
  /* initialize the CAN controller. this only fails if the CAN controller hardware is
   * faulty. no need to evaluate the return value as there is nothing we can do about
   * a faulty CAN controller.
   */
  (void)HAL_CAN_Init(&canHandle);
 800041c:	481e      	ldr	r0, [pc, #120]	; (8000498 <CanInit+0x110>)
 800041e:	f002 fd05 	bl	8002e2c <HAL_CAN_Init>
  /* determine the reception filter mask and id values such that it only leaves one
   * CAN identifier through (BOOT_COM_CAN_RX_MSG_ID).
   */
  if ((rxMsgId & 0x80000000) == 0)
 8000422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000424:	2b00      	cmp	r3, #0
 8000426:	db05      	blt.n	8000434 <CanInit+0xac>
  {
    rxFilterId = rxMsgId << CAN_RI0R_STID_Pos;
 8000428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800042a:	055b      	lsls	r3, r3, #21
 800042c:	637b      	str	r3, [r7, #52]	; 0x34
    rxFilterMask = (CAN_RI0R_STID_Msk) | CAN_RI0R_IDE;
 800042e:	4b1c      	ldr	r3, [pc, #112]	; (80004a0 <CanInit+0x118>)
 8000430:	633b      	str	r3, [r7, #48]	; 0x30
 8000432:	e00a      	b.n	800044a <CanInit+0xc2>
  }
  else
  {
    /* negate the ID-type bit */
    rxMsgId &= ~0x80000000;
 8000434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000436:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800043a:	62fb      	str	r3, [r7, #44]	; 0x2c
    rxFilterId = (rxMsgId << CAN_RI0R_EXID_Pos) | CAN_RI0R_IDE;
 800043c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800043e:	00db      	lsls	r3, r3, #3
 8000440:	f043 0304 	orr.w	r3, r3, #4
 8000444:	637b      	str	r3, [r7, #52]	; 0x34
    rxFilterMask = (CAN_RI0R_EXID_Msk) | CAN_RI0R_IDE;
 8000446:	4b17      	ldr	r3, [pc, #92]	; (80004a4 <CanInit+0x11c>)
 8000448:	633b      	str	r3, [r7, #48]	; 0x30
  /* configure the reception filter. note that the implementation of this function
   * always returns HAL_OK, so no need to evaluate the return value.
   */
#if (BOOT_COM_CAN_CHANNEL_INDEX == 0)
  /* filter 0 is the first filter assigned to the bxCAN master (CAN1) */
  filterConfig.FilterBank = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	617b      	str	r3, [r7, #20]
#else
  /* filter 14 is the first filter assigned to the bxCAN slave (CAN2) */
  filterConfig.FilterBank = 14;
#endif
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800044e:	2300      	movs	r3, #0
 8000450:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000452:	2301      	movs	r3, #1
 8000454:	61fb      	str	r3, [r7, #28]
  filterConfig.FilterIdHigh = (rxFilterId >> 16) & 0x0000FFFFu;
 8000456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000458:	0c1b      	lsrs	r3, r3, #16
 800045a:	603b      	str	r3, [r7, #0]
  filterConfig.FilterIdLow = rxFilterId & 0x0000FFFFu;
 800045c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800045e:	b29b      	uxth	r3, r3
 8000460:	607b      	str	r3, [r7, #4]
  filterConfig.FilterMaskIdHigh = (rxFilterMask >> 16) & 0x0000FFFFu;
 8000462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000464:	0c1b      	lsrs	r3, r3, #16
 8000466:	60bb      	str	r3, [r7, #8]
  filterConfig.FilterMaskIdLow = rxFilterMask & 0x0000FFFFu;
 8000468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800046a:	b29b      	uxth	r3, r3
 800046c:	60fb      	str	r3, [r7, #12]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800046e:	2300      	movs	r3, #0
 8000470:	613b      	str	r3, [r7, #16]
  filterConfig.FilterActivation = ENABLE;
 8000472:	2301      	movs	r3, #1
 8000474:	623b      	str	r3, [r7, #32]
  /* select the start slave bank number (for CAN1). this configuration assigns filter
   * banks 0..13 to CAN1 and 14..27 to CAN2.
   */
  filterConfig.SlaveStartFilterBank = 14;
 8000476:	230e      	movs	r3, #14
 8000478:	627b      	str	r3, [r7, #36]	; 0x24
  (void)HAL_CAN_ConfigFilter(&canHandle, &filterConfig);
 800047a:	463b      	mov	r3, r7
 800047c:	4619      	mov	r1, r3
 800047e:	4806      	ldr	r0, [pc, #24]	; (8000498 <CanInit+0x110>)
 8000480:	f002 fdd0 	bl	8003024 <HAL_CAN_ConfigFilter>
  /* start the CAN peripheral. no need to evaluate the return value as there is nothing
   * we can do about a faulty CAN controller. */
  (void)HAL_CAN_Start(&canHandle);
 8000484:	4804      	ldr	r0, [pc, #16]	; (8000498 <CanInit+0x110>)
 8000486:	f002 fead 	bl	80031e4 <HAL_CAN_Start>
} /*** end of CanInit ***/
 800048a:	bf00      	nop
 800048c:	3738      	adds	r7, #56	; 0x38
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	08005604 	.word	0x08005604
 8000498:	20000038 	.word	0x20000038
 800049c:	40006400 	.word	0x40006400
 80004a0:	ffe00004 	.word	0xffe00004
 80004a4:	001ffffc 	.word	0x001ffffc

080004a8 <CanTransmitPacket>:
** \param     len  Number of bytes that are to be transmitted.
** \return    none.
**
****************************************************************************************/
void CanTransmitPacket(blt_int8u *data, blt_int8u len)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b08c      	sub	sp, #48	; 0x30
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	460b      	mov	r3, r1
 80004b2:	70fb      	strb	r3, [r7, #3]
  blt_int32u txMsgId = BOOT_COM_CAN_TX_MSG_ID;
 80004b4:	f240 73e1 	movw	r3, #2017	; 0x7e1
 80004b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  blt_int32u txMsgMailbox;
  blt_int32u timeout;
  HAL_StatusTypeDef txStatus;

  /* configure the message that should be transmitted. */
  if ((txMsgId & 0x80000000) == 0)
 80004ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004bc:	2b00      	cmp	r3, #0
 80004be:	db04      	blt.n	80004ca <CanTransmitPacket+0x22>
  {
    /* set the 11-bit CAN identifier. */
    txMsgHeader.StdId = txMsgId;
 80004c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004c2:	60fb      	str	r3, [r7, #12]
    txMsgHeader.IDE = CAN_ID_STD;
 80004c4:	2300      	movs	r3, #0
 80004c6:	617b      	str	r3, [r7, #20]
 80004c8:	e007      	b.n	80004da <CanTransmitPacket+0x32>
  }
  else
  {
    /* negate the ID-type bit */
    txMsgId &= ~0x80000000;
 80004ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80004d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* set the 29-bit CAN identifier. */
    txMsgHeader.ExtId = txMsgId;
 80004d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004d4:	613b      	str	r3, [r7, #16]
    txMsgHeader.IDE = CAN_ID_EXT;
 80004d6:	2304      	movs	r3, #4
 80004d8:	617b      	str	r3, [r7, #20]
  }
  txMsgHeader.RTR = CAN_RTR_DATA;
 80004da:	2300      	movs	r3, #0
 80004dc:	61bb      	str	r3, [r7, #24]
  txMsgHeader.DLC = len;
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	61fb      	str	r3, [r7, #28]

  /* submit the message for transmission. */
  txStatus = HAL_CAN_AddTxMessage(&canHandle, &txMsgHeader, data,
 80004e2:	f107 0308 	add.w	r3, r7, #8
 80004e6:	f107 010c 	add.w	r1, r7, #12
 80004ea:	687a      	ldr	r2, [r7, #4]
 80004ec:	4812      	ldr	r0, [pc, #72]	; (8000538 <CanTransmitPacket+0x90>)
 80004ee:	f002 febd 	bl	800326c <HAL_CAN_AddTxMessage>
 80004f2:	4603      	mov	r3, r0
 80004f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                                  (uint32_t *)&txMsgMailbox);
  if (txStatus == HAL_OK)
 80004f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d117      	bne.n	8000530 <CanTransmitPacket+0x88>
  {
    /* determine timeout time for the transmit completion. */
    timeout = TimerGet() + CAN_MSG_TX_TIMEOUT_MS;
 8000500:	f001 ff88 	bl	8002414 <TimerGet>
 8000504:	4603      	mov	r3, r0
 8000506:	3332      	adds	r3, #50	; 0x32
 8000508:	627b      	str	r3, [r7, #36]	; 0x24
    /* poll for completion of the transmit operation. */
    while (HAL_CAN_IsTxMessagePending(&canHandle, txMsgMailbox) != 0)
 800050a:	e007      	b.n	800051c <CanTransmitPacket+0x74>
    {
      /* service the watchdog. */
      CopService();
 800050c:	f000 f91f 	bl	800074e <CopService>
      /* break loop upon timeout. this would indicate a hardware failure or no other
       * nodes connected to the bus.
       */
      if (TimerGet() > timeout)
 8000510:	f001 ff80 	bl	8002414 <TimerGet>
 8000514:	4602      	mov	r2, r0
 8000516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000518:	4293      	cmp	r3, r2
 800051a:	d308      	bcc.n	800052e <CanTransmitPacket+0x86>
    while (HAL_CAN_IsTxMessagePending(&canHandle, txMsgMailbox) != 0)
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	4619      	mov	r1, r3
 8000520:	4805      	ldr	r0, [pc, #20]	; (8000538 <CanTransmitPacket+0x90>)
 8000522:	f002 ff7e 	bl	8003422 <HAL_CAN_IsTxMessagePending>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d1ef      	bne.n	800050c <CanTransmitPacket+0x64>
      {
        break;
      }
    }
  }
} /*** end of CanTransmitPacket ***/
 800052c:	e000      	b.n	8000530 <CanTransmitPacket+0x88>
        break;
 800052e:	bf00      	nop
} /*** end of CanTransmitPacket ***/
 8000530:	bf00      	nop
 8000532:	3730      	adds	r7, #48	; 0x30
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	20000038 	.word	0x20000038

0800053c <CanReceivePacket>:
** \param     len Pointer where the length of the packet is to be stored.
** \return    BLT_TRUE is a packet was received, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool CanReceivePacket(blt_int8u *data, blt_int8u *len)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	; 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	6039      	str	r1, [r7, #0]
  blt_int32u rxMsgId = BOOT_COM_CAN_RX_MSG_ID;
 8000546:	f240 6367 	movw	r3, #1639	; 0x667
 800054a:	62bb      	str	r3, [r7, #40]	; 0x28
  blt_bool result = BLT_FALSE;
 800054c:	2300      	movs	r3, #0
 800054e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  CAN_RxHeaderTypeDef rxMsgHeader;

  if (HAL_CAN_GetRxMessage(&canHandle, CAN_RX_FIFO0, &rxMsgHeader, data) == HAL_OK)
 8000552:	f107 020c 	add.w	r2, r7, #12
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2100      	movs	r1, #0
 800055a:	4818      	ldr	r0, [pc, #96]	; (80005bc <CanReceivePacket+0x80>)
 800055c:	f002 ff85 	bl	800346a <HAL_CAN_GetRxMessage>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d11b      	bne.n	800059e <CanReceivePacket+0x62>
  {
    /* check if this message has the configured CAN packet identifier. */
    if ((rxMsgId & 0x80000000) == 0)
 8000566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000568:	2b00      	cmp	r3, #0
 800056a:	db0a      	blt.n	8000582 <CanReceivePacket+0x46>
    {
      /* was an 11-bit CAN message received that matches? */
      if ( (rxMsgHeader.StdId == rxMsgId) &&
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000570:	429a      	cmp	r2, r3
 8000572:	d114      	bne.n	800059e <CanReceivePacket+0x62>
           (rxMsgHeader.IDE == CAN_ID_STD) )
 8000574:	697b      	ldr	r3, [r7, #20]
      if ( (rxMsgHeader.StdId == rxMsgId) &&
 8000576:	2b00      	cmp	r3, #0
 8000578:	d111      	bne.n	800059e <CanReceivePacket+0x62>
      {
        /* set flag that a packet with a matching CAN identifier was received. */
        result = BLT_TRUE;
 800057a:	2301      	movs	r3, #1
 800057c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000580:	e00d      	b.n	800059e <CanReceivePacket+0x62>
      }
    }
    else
    {
      /* negate the ID-type bit. */
      rxMsgId &= ~0x80000000;
 8000582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000584:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000588:	62bb      	str	r3, [r7, #40]	; 0x28
      /* was an 29-bit CAN message received that matches? */
      if ( (rxMsgHeader.ExtId == rxMsgId) &&
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800058e:	429a      	cmp	r2, r3
 8000590:	d105      	bne.n	800059e <CanReceivePacket+0x62>
           (rxMsgHeader.IDE == CAN_ID_EXT) )
 8000592:	697b      	ldr	r3, [r7, #20]
      if ( (rxMsgHeader.ExtId == rxMsgId) &&
 8000594:	2b04      	cmp	r3, #4
 8000596:	d102      	bne.n	800059e <CanReceivePacket+0x62>
      {
        /* set flag that a packet with a matching CAN identifier was received. */
        result = BLT_TRUE;
 8000598:	2301      	movs	r3, #1
 800059a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }
  /* store the data length. */
  if (result == BLT_TRUE)
 800059e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d103      	bne.n	80005ae <CanReceivePacket+0x72>
  {
    *len = rxMsgHeader.DLC;
 80005a6:	69fb      	ldr	r3, [r7, #28]
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	701a      	strb	r2, [r3, #0]
  }
  /* Give the result back to the caller. */
  return result;
 80005ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
} /*** end of CanReceivePacket ***/
 80005b2:	4618      	mov	r0, r3
 80005b4:	3730      	adds	r7, #48	; 0x30
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000038 	.word	0x20000038

080005c0 <ComInit>:
**            the communication.
** \return    none
**
****************************************************************************************/
void ComInit(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* initialize the XCP communication protocol */
  XcpInit();
 80005c4:	f001 ff38 	bl	8002438 <XcpInit>
#if (BOOT_COM_CAN_ENABLE > 0)
  /* initialize the CAN controller */
  CanInit();
 80005c8:	f7ff fede 	bl	8000388 <CanInit>
  /* set it as active */
  comActiveInterface = COM_IF_CAN;
 80005cc:	4b02      	ldr	r3, [pc, #8]	; (80005d8 <ComInit+0x18>)
 80005ce:	2202      	movs	r2, #2
 80005d0:	701a      	strb	r2, [r3, #0]
  NetInit();
  /* set it as active */
  comActiveInterface = COM_IF_NET;
  #endif
#endif
} /*** end of ComInit ***/
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000000 	.word	0x20000000

080005dc <ComTask>:
**            and submitting the request to process newly received data.
** \return    none
**
****************************************************************************************/
void ComTask(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  blt_int8u xcpPacketLen;
  /* make xcpCtoReqPacket static for runtime efficiency */
  static blt_int8u xcpCtoReqPacket[BOOT_COM_RX_MAX_DATA];

#if (BOOT_COM_CAN_ENABLE > 0)
  if (CanReceivePacket(&xcpCtoReqPacket[0], &xcpPacketLen) == BLT_TRUE)
 80005e2:	1dfb      	adds	r3, r7, #7
 80005e4:	4619      	mov	r1, r3
 80005e6:	4809      	ldr	r0, [pc, #36]	; (800060c <ComTask+0x30>)
 80005e8:	f7ff ffa8 	bl	800053c <CanReceivePacket>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d107      	bne.n	8000602 <ComTask+0x26>
  {
    /* make this the active interface */
    comActiveInterface = COM_IF_CAN;
 80005f2:	4b07      	ldr	r3, [pc, #28]	; (8000610 <ComTask+0x34>)
 80005f4:	2202      	movs	r2, #2
 80005f6:	701a      	strb	r2, [r3, #0]
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
 80005f8:	79fb      	ldrb	r3, [r7, #7]
 80005fa:	4619      	mov	r1, r3
 80005fc:	4803      	ldr	r0, [pc, #12]	; (800060c <ComTask+0x30>)
 80005fe:	f001 ff5d 	bl	80024bc <XcpPacketReceived>
    comActiveInterface = COM_IF_NET;
    /* process packet */
    XcpPacketReceived(&xcpCtoReqPacket[0], xcpPacketLen);
  }
#endif
} /*** end of ComTask ***/
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	20000060 	.word	0x20000060
 8000610:	20000000 	.word	0x20000000

08000614 <ComFree>:
** \brief     Releases the communication module.
** \return    none
**
****************************************************************************************/
void ComFree(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
#if (BOOT_COM_USB_ENABLE > 0)
  /* disconnect the usb device from the usb host */
  UsbFree();
#endif
} /*** end of ComFree ***/
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
	...

08000624 <ComTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
void ComTransmitPacket(blt_int8u *data, blt_int16u len)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	460b      	mov	r3, r1
 800062e:	807b      	strh	r3, [r7, #2]
#if (BOOT_COM_CAN_ENABLE > 0)
  /* transmit the packet. note that len is limited to 8 in the plausibility check,
   * so cast is okay.
   */
  if (comActiveInterface == COM_IF_CAN)
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <ComTransmitPacket+0x2c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b02      	cmp	r3, #2
 8000636:	d105      	bne.n	8000644 <ComTransmitPacket+0x20>
  {
    CanTransmitPacket(data, (blt_int8u)len);
 8000638:	887b      	ldrh	r3, [r7, #2]
 800063a:	b2db      	uxtb	r3, r3
 800063c:	4619      	mov	r1, r3
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff32 	bl	80004a8 <CanTransmitPacket>
    NetTransmitPacket(data, len);
  }
#endif

  /* send signal that the packet was transmitted */
  XcpPacketTransmitted();
 8000644:	f001 ff2c 	bl	80024a0 <XcpPacketTransmitted>
} /*** end of ComTransmitPacket ***/
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000000 	.word	0x20000000

08000654 <ComGetActiveInterfaceMaxRxLen>:
**            communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxRxLen(void)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 800065a:	4b15      	ldr	r3, [pc, #84]	; (80006b0 <ComGetActiveInterfaceMaxRxLen+0x5c>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b04      	cmp	r3, #4
 8000660:	d81b      	bhi.n	800069a <ComGetActiveInterfaceMaxRxLen+0x46>
 8000662:	a201      	add	r2, pc, #4	; (adr r2, 8000668 <ComGetActiveInterfaceMaxRxLen+0x14>)
 8000664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000668:	0800067d 	.word	0x0800067d
 800066c:	08000683 	.word	0x08000683
 8000670:	08000689 	.word	0x08000689
 8000674:	0800068f 	.word	0x0800068f
 8000678:	08000695 	.word	0x08000695
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_RX_MAX_DATA;
 800067c:	2381      	movs	r3, #129	; 0x81
 800067e:	80fb      	strh	r3, [r7, #6]
      break;
 8000680:	e00e      	b.n	80006a0 <ComGetActiveInterfaceMaxRxLen+0x4c>

    case COM_IF_MBRTU:
      result = BOOT_COM_MBRTU_RX_MAX_DATA;
 8000682:	2300      	movs	r3, #0
 8000684:	80fb      	strh	r3, [r7, #6]
      break;
 8000686:	e00b      	b.n	80006a0 <ComGetActiveInterfaceMaxRxLen+0x4c>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_RX_MAX_DATA;
 8000688:	2308      	movs	r3, #8
 800068a:	80fb      	strh	r3, [r7, #6]
      break;
 800068c:	e008      	b.n	80006a0 <ComGetActiveInterfaceMaxRxLen+0x4c>

    case COM_IF_USB:
      result = BOOT_COM_USB_RX_MAX_DATA;
 800068e:	233f      	movs	r3, #63	; 0x3f
 8000690:	80fb      	strh	r3, [r7, #6]
      break;
 8000692:	e005      	b.n	80006a0 <ComGetActiveInterfaceMaxRxLen+0x4c>

    case COM_IF_NET:
      result = BOOT_COM_NET_RX_MAX_DATA;
 8000694:	2381      	movs	r3, #129	; 0x81
 8000696:	80fb      	strh	r3, [r7, #6]
      break;
 8000698:	e002      	b.n	80006a0 <ComGetActiveInterfaceMaxRxLen+0x4c>

    default:
      result = BOOT_COM_RX_MAX_DATA;
 800069a:	2381      	movs	r3, #129	; 0x81
 800069c:	80fb      	strh	r3, [r7, #6]
      break;
 800069e:	bf00      	nop
  }

  return result;
 80006a0:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxRxLen ***/
 80006a2:	4618      	mov	r0, r3
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	20000000 	.word	0x20000000

080006b4 <ComGetActiveInterfaceMaxTxLen>:
**            specified communication interface.
** \return    Maximum number of bytes that can be received.
**
****************************************************************************************/
blt_int16u ComGetActiveInterfaceMaxTxLen(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
  blt_int16u result;

  /* filter on communication interface identifier */
  switch (comActiveInterface)
 80006ba:	4b15      	ldr	r3, [pc, #84]	; (8000710 <ComGetActiveInterfaceMaxTxLen+0x5c>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b04      	cmp	r3, #4
 80006c0:	d81b      	bhi.n	80006fa <ComGetActiveInterfaceMaxTxLen+0x46>
 80006c2:	a201      	add	r2, pc, #4	; (adr r2, 80006c8 <ComGetActiveInterfaceMaxTxLen+0x14>)
 80006c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c8:	080006dd 	.word	0x080006dd
 80006cc:	080006e3 	.word	0x080006e3
 80006d0:	080006e9 	.word	0x080006e9
 80006d4:	080006ef 	.word	0x080006ef
 80006d8:	080006f5 	.word	0x080006f5
  {
    case COM_IF_RS232:
      result = BOOT_COM_RS232_TX_MAX_DATA;
 80006dc:	2381      	movs	r3, #129	; 0x81
 80006de:	80fb      	strh	r3, [r7, #6]
      break;
 80006e0:	e00e      	b.n	8000700 <ComGetActiveInterfaceMaxTxLen+0x4c>

    case COM_IF_MBRTU:
      result = BOOT_COM_MBRTU_TX_MAX_DATA;
 80006e2:	2300      	movs	r3, #0
 80006e4:	80fb      	strh	r3, [r7, #6]
      break;
 80006e6:	e00b      	b.n	8000700 <ComGetActiveInterfaceMaxTxLen+0x4c>

    case COM_IF_CAN:
      result = BOOT_COM_CAN_TX_MAX_DATA;
 80006e8:	2308      	movs	r3, #8
 80006ea:	80fb      	strh	r3, [r7, #6]
      break;
 80006ec:	e008      	b.n	8000700 <ComGetActiveInterfaceMaxTxLen+0x4c>

    case COM_IF_USB:
      result = BOOT_COM_USB_TX_MAX_DATA;
 80006ee:	233f      	movs	r3, #63	; 0x3f
 80006f0:	80fb      	strh	r3, [r7, #6]
      break;
 80006f2:	e005      	b.n	8000700 <ComGetActiveInterfaceMaxTxLen+0x4c>

    case COM_IF_NET:
      result = BOOT_COM_NET_TX_MAX_DATA;
 80006f4:	2381      	movs	r3, #129	; 0x81
 80006f6:	80fb      	strh	r3, [r7, #6]
      break;
 80006f8:	e002      	b.n	8000700 <ComGetActiveInterfaceMaxTxLen+0x4c>

    default:
      result = BOOT_COM_TX_MAX_DATA;
 80006fa:	2381      	movs	r3, #129	; 0x81
 80006fc:	80fb      	strh	r3, [r7, #6]
      break;
 80006fe:	bf00      	nop
  }

  return result;
 8000700:	88fb      	ldrh	r3, [r7, #6]
} /*** end of ComGetActiveInterfaceMaxTxLen ***/
 8000702:	4618      	mov	r0, r3
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	20000000 	.word	0x20000000

08000714 <ComIsConnected>:
** \brief     This function obtains the XCP connection state.
** \return    BLT_TRUE when an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool ComIsConnected(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
  blt_bool result = BLT_FALSE;
 800071a:	2300      	movs	r3, #0
 800071c:	71fb      	strb	r3, [r7, #7]

  /* Is there an active XCP connection? This indicates that the communication interface
   * is in the connection state. 
   */  
  if (XcpIsConnected())
 800071e:	f001 fead 	bl	800247c <XcpIsConnected>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <ComIsConnected+0x18>
  {
    result = BLT_TRUE;
 8000728:	2301      	movs	r3, #1
 800072a:	71fb      	strb	r3, [r7, #7]
  {
    result = BLT_TRUE;
  }
#endif
  /* give the result back to the caller. */
  return result;
 800072c:	79fb      	ldrb	r3, [r7, #7]
} /*** end of ComIsConnected ***/
 800072e:	4618      	mov	r0, r3
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <ComDeferredInit>:
**            a request.
** \return    none
**
****************************************************************************************/
void ComDeferredInit(void)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	af00      	add	r7, sp, #0
#if (BOOT_BACKDOOR_HOOKS_ENABLE == 0)
  /* the default internal timed backdoor mechanism should start its timer after the
   * communication interfaces are initialized. since a deferred initialization was now
   * performed, the backdoor timer should be restarted.
   */
  BackDoorRestartTimer();
 800073a:	f7ff fd81 	bl	8000240 <BackDoorRestartTimer>
#endif
} /*** end of ComDeferredInit ***/
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}

08000742 <CopInit>:
** \brief     Watchdog initialization function.
** \return    none
**
****************************************************************************************/
void CopInit(void)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopInitHook();
 8000746:	f000 fbc9 	bl	8000edc <CopInitHook>
#endif
} /*** end of CopInit ***/
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}

0800074e <CopService>:
** \brief     Watchdog service function to prevent the watchdog from timing out.
** \return    none
**
****************************************************************************************/
void CopService(void)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	af00      	add	r7, sp, #0
#if (BOOT_COP_HOOKS_ENABLE > 0)
  CopServiceHook();
 8000752:	f000 fbca 	bl	8000eea <CopServiceHook>
#endif
} /*** end of CopService ***/
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}

0800075a <CpuInit>:
** \brief     Initializes the CPU module.
** \return    none.
**
****************************************************************************************/
void CpuInit(void)
{
 800075a:	b580      	push	{r7, lr}
 800075c:	af00      	add	r7, sp, #0
  /* bootloader runs in polling mode so disable the global interrupts. this is done for
   * safety reasons. if the bootloader was started from a running user program, it could 
   * be that the user program did not properly disable the interrupt generation of 
   * peripherals.
   */
  CpuIrqDisable();
 800075e:	f000 f84f 	bl	8000800 <CpuIrqDisable>
} /*** end of CpuInit ***/
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <CpuStartUserProgram>:
**            does not return.
** \return    none.
**
****************************************************************************************/
void CpuStartUserProgram(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
  void (*pProgResetHandler)(void);

  /* check if a user program is present by verifying the checksum */
  if (NvmVerifyChecksum() == BLT_FALSE)
 800076e:	f001 fbd6 	bl	8001f1e <NvmVerifyChecksum>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d102      	bne.n	800077e <CpuStartUserProgram+0x16>
    /* bootloader will stay active so perform deferred initialization to make sure
     * the communication interface that were not yet initialized are now initialized.
     * this is needed to make sure firmware updates via these communication interfaces
     * will be possible.
     */
    ComDeferredInit();
 8000778:	f7ff ffdd 	bl	8000736 <ComDeferredInit>
#endif
    /* not a valid user program so it cannot be started */
    return;
 800077c:	e01a      	b.n	80007b4 <CpuStartUserProgram+0x4c>
    return;
  }
#endif
#if (BOOT_COM_ENABLE > 0)
  /* release the communication interface */
  ComFree();
 800077e:	f7ff ff49 	bl	8000614 <ComFree>
#endif
  /* reset the HAL */
  HAL_DeInit();
 8000782:	f002 fadb 	bl	8002d3c <HAL_DeInit>
  /* reset the timer */
  TimerReset();
 8000786:	f001 fdeb 	bl	8002360 <TimerReset>
  /* remap user program's vector table */
  SCB->VTOR = CPU_USER_PROGRAM_VECTABLE_OFFSET & (blt_int32u)0x1FFFFF80;
 800078a:	f001 fbcf 	bl	8001f2c <NvmGetUserProgBaseAddress>
 800078e:	4603      	mov	r3, r0
 8000790:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <CpuStartUserProgram+0x54>)
 8000792:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000796:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800079a:	6093      	str	r3, [r2, #8]
  /* set the address where the bootloader needs to jump to. this is the address of
   * the 2nd entry in the user program's vector table. this address points to the
   * user program's reset handler.
   */
  pProgResetHandler = (void(*)(void))(*((blt_addr *)CPU_USER_PROGRAM_STARTADDR_PTR));
 800079c:	f001 fbc6 	bl	8001f2c <NvmGetUserProgBaseAddress>
 80007a0:	4603      	mov	r3, r0
 80007a2:	3304      	adds	r3, #4
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	607b      	str	r3, [r7, #4]
  /* The Cortex-M4 core has interrupts enabled out of reset. the bootloader
   * explicitly disables these for security reasons. Enable them here again, so it does 
   * not have to be done by the user program.
   */
  CpuIrqEnable();
 80007a8:	f000 f832 	bl	8000810 <CpuIrqEnable>
  /* start the user program by activating its reset interrupt service routine */
  pProgResetHandler();
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4798      	blx	r3
  /* theoretically, the code never gets here because the user program should now be
   * running and the previous function call should not return. In case it did return
   * for whatever reason, make sure all communication interfaces are initialized so that
   * firmware updates can be started.
   */
  ComDeferredInit();
 80007b0:	f7ff ffc1 	bl	8000736 <ComDeferredInit>
#endif
} /*** end of CpuStartUserProgram ***/
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <CpuMemCopy>:
** \param     len  length of the data in bytes.
** \return    none.
**
****************************************************************************************/
void CpuMemCopy(blt_addr dest, blt_addr src, blt_int16u len)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	4613      	mov	r3, r2
 80007cc:	80fb      	strh	r3, [r7, #6]
  blt_int8u *from, *to;

  /* set casted pointers */
  from = (blt_int8u *)src;
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	617b      	str	r3, [r7, #20]
  to = (blt_int8u *)dest;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	613b      	str	r3, [r7, #16]

  /* copy all bytes from source address to destination address */
  while (len-- > 0)
 80007d6:	e009      	b.n	80007ec <CpuMemCopy+0x2c>
  {
    /* store byte value from source to destination */
    *to++ = *from++;
 80007d8:	697a      	ldr	r2, [r7, #20]
 80007da:	1c53      	adds	r3, r2, #1
 80007dc:	617b      	str	r3, [r7, #20]
 80007de:	693b      	ldr	r3, [r7, #16]
 80007e0:	1c59      	adds	r1, r3, #1
 80007e2:	6139      	str	r1, [r7, #16]
 80007e4:	7812      	ldrb	r2, [r2, #0]
 80007e6:	701a      	strb	r2, [r3, #0]
    /* keep the watchdog happy */
    CopService();
 80007e8:	f7ff ffb1 	bl	800074e <CopService>
  while (len-- > 0)
 80007ec:	88fb      	ldrh	r3, [r7, #6]
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	80fa      	strh	r2, [r7, #6]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d1f0      	bne.n	80007d8 <CpuMemCopy+0x18>
  }
} /*** end of CpuMemCopy ***/
 80007f6:	bf00      	nop
 80007f8:	bf00      	nop
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <CpuIrqDisable>:
** \brief     Disable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqDisable(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  __asm volatile ("cpsid i");
 8000804:	b672      	cpsid	i
} /*** end of CpuIrqDisable ***/
 8000806:	bf00      	nop
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <CpuIrqEnable>:
** \brief     Enable global interrupts.
** \return    none.
**
****************************************************************************************/
void CpuIrqEnable(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  __asm volatile ("cpsie i");
 8000814:	b662      	cpsie	i
} /*** end of CpuIrqEnable ***/
 8000816:	bf00      	nop
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <FlashInit>:
** \brief     Initializes the flash driver.
** \return    none.
**
****************************************************************************************/
void FlashInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* init the flash block info structs by setting the address to an invalid address */
  blockInfo.base_addr = FLASH_INVALID_ADDRESS;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <FlashInit+0x20>)
 8000826:	f04f 32ff 	mov.w	r2, #4294967295
 800082a:	601a      	str	r2, [r3, #0]
  bootBlockInfo.base_addr = FLASH_INVALID_ADDRESS;
 800082c:	4b05      	ldr	r3, [pc, #20]	; (8000844 <FlashInit+0x24>)
 800082e:	f04f 32ff 	mov.w	r2, #4294967295
 8000832:	601a      	str	r2, [r3, #0]
} /*** end of FlashInit ***/
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	200000e4 	.word	0x200000e4
 8000844:	200002e8 	.word	0x200002e8

08000848 <FlashWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  blt_addr base_addr;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	1e5a      	subs	r2, r3, #1
 8000858:	491c      	ldr	r1, [pc, #112]	; (80008cc <FlashWrite+0x84>)
 800085a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800085e:	4419      	add	r1, r3
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	1acb      	subs	r3, r1, r3
 8000864:	3b01      	subs	r3, #1
 8000866:	429a      	cmp	r2, r3
 8000868:	d901      	bls.n	800086e <FlashWrite+0x26>
  {
    return BLT_FALSE;
 800086a:	2300      	movs	r3, #0
 800086c:	e02a      	b.n	80008c4 <FlashWrite+0x7c>
  }
  
  /* make sure the addresses are within the flash device */
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f000 faf0 	bl	8000e54 <FlashGetSector>
 8000874:	4603      	mov	r3, r0
 8000876:	2bff      	cmp	r3, #255	; 0xff
 8000878:	d009      	beq.n	800088e <FlashWrite+0x46>
      (FlashGetSector(addr+len-1) == FLASH_INVALID_SECTOR))
 800087a:	68fa      	ldr	r2, [r7, #12]
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	4413      	add	r3, r2
 8000880:	3b01      	subs	r3, #1
 8000882:	4618      	mov	r0, r3
 8000884:	f000 fae6 	bl	8000e54 <FlashGetSector>
 8000888:	4603      	mov	r3, r0
  if ((FlashGetSector(addr) == FLASH_INVALID_SECTOR) || \
 800088a:	2bff      	cmp	r3, #255	; 0xff
 800088c:	d101      	bne.n	8000892 <FlashWrite+0x4a>
  {
    return BLT_FALSE;
 800088e:	2300      	movs	r3, #0
 8000890:	e018      	b.n	80008c4 <FlashWrite+0x7c>
  }

  /* if this is the bootblock, then let the boot block manager handle it */
  base_addr = (addr/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000898:	f023 0301 	bic.w	r3, r3, #1
 800089c:	617b      	str	r3, [r7, #20]
  if (base_addr == flashLayout[0].sector_start)
 800089e:	4a0c      	ldr	r2, [pc, #48]	; (80008d0 <FlashWrite+0x88>)
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d107      	bne.n	80008b6 <FlashWrite+0x6e>
  {
    /* let the boot block manager handle it */
    return FlashAddToBlock(&bootBlockInfo, addr, data, len);
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	68f9      	ldr	r1, [r7, #12]
 80008ac:	4809      	ldr	r0, [pc, #36]	; (80008d4 <FlashWrite+0x8c>)
 80008ae:	f000 f967 	bl	8000b80 <FlashAddToBlock>
 80008b2:	4603      	mov	r3, r0
 80008b4:	e006      	b.n	80008c4 <FlashWrite+0x7c>
  }
  /* let the block manager handle it */
  return FlashAddToBlock(&blockInfo, addr, data, len);
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	687a      	ldr	r2, [r7, #4]
 80008ba:	68f9      	ldr	r1, [r7, #12]
 80008bc:	4806      	ldr	r0, [pc, #24]	; (80008d8 <FlashWrite+0x90>)
 80008be:	f000 f95f 	bl	8000b80 <FlashAddToBlock>
 80008c2:	4603      	mov	r3, r0
} /*** end of FlashWrite ***/
 80008c4:	4618      	mov	r0, r3
 80008c6:	3718      	adds	r7, #24
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	081e0000 	.word	0x081e0000
 80008d0:	08008000 	.word	0x08008000
 80008d4:	200002e8 	.word	0x200002e8
 80008d8:	200000e4 	.word	0x200000e4

080008dc <FlashErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashErase(blt_addr addr, blt_int32u len)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
  blt_int8u first_sector;
  blt_int8u last_sector;

  /* validate the len parameter */
  if ((len - 1) > (FLASH_END_ADDRESS - addr))
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	1e5a      	subs	r2, r3, #1
 80008ea:	4916      	ldr	r1, [pc, #88]	; (8000944 <FlashErase+0x68>)
 80008ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008f0:	4419      	add	r1, r3
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	1acb      	subs	r3, r1, r3
 80008f6:	3b01      	subs	r3, #1
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d901      	bls.n	8000900 <FlashErase+0x24>
  {
    return BLT_FALSE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	e01c      	b.n	800093a <FlashErase+0x5e>
  }
  
  /* obtain the first and last sector number */
  first_sector = FlashGetSector(addr);
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f000 faa7 	bl	8000e54 <FlashGetSector>
 8000906:	4603      	mov	r3, r0
 8000908:	73fb      	strb	r3, [r7, #15]
  last_sector  = FlashGetSector(addr+len-1);
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	4413      	add	r3, r2
 8000910:	3b01      	subs	r3, #1
 8000912:	4618      	mov	r0, r3
 8000914:	f000 fa9e 	bl	8000e54 <FlashGetSector>
 8000918:	4603      	mov	r3, r0
 800091a:	73bb      	strb	r3, [r7, #14]
  /* check them */
  if ((first_sector == FLASH_INVALID_SECTOR) || (last_sector == FLASH_INVALID_SECTOR))
 800091c:	7bfb      	ldrb	r3, [r7, #15]
 800091e:	2bff      	cmp	r3, #255	; 0xff
 8000920:	d002      	beq.n	8000928 <FlashErase+0x4c>
 8000922:	7bbb      	ldrb	r3, [r7, #14]
 8000924:	2bff      	cmp	r3, #255	; 0xff
 8000926:	d101      	bne.n	800092c <FlashErase+0x50>
  {
    return BLT_FALSE;
 8000928:	2300      	movs	r3, #0
 800092a:	e006      	b.n	800093a <FlashErase+0x5e>
  }
  /* erase the sectors */
  return FlashEraseSectors(first_sector, last_sector);
 800092c:	7bba      	ldrb	r2, [r7, #14]
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	4611      	mov	r1, r2
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fa30 	bl	8000d98 <FlashEraseSectors>
 8000938:	4603      	mov	r3, r0
} /*** end of FlashErase ***/
 800093a:	4618      	mov	r0, r3
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	081e0000 	.word	0x081e0000

08000948 <FlashWriteChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashWriteChecksum(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]

  /* first check that the bootblock contains valid data. if not, this means the
   * bootblock is not part of the reprogramming this time and therefore no
   * new checksum needs to be written
   */
  if (bootBlockInfo.base_addr == FLASH_INVALID_ADDRESS)
 8000952:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <FlashWriteChecksum+0x84>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800095a:	d101      	bne.n	8000960 <FlashWriteChecksum+0x18>
  {
    return BLT_TRUE;
 800095c:	2301      	movs	r3, #1
 800095e:	e031      	b.n	80009c4 <FlashWriteChecksum+0x7c>
#endif

  /* compute the checksum. note that the user program's vectors are not yet written
   * to flash but are present in the bootblock data structure at this point.
   */
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x00]));
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <FlashWriteChecksum+0x88>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	4413      	add	r3, r2
 8000968:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x04]));
 800096a:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <FlashWriteChecksum+0x8c>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x08]));
 8000974:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <FlashWriteChecksum+0x90>)
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4413      	add	r3, r2
 800097c:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x0C]));
 800097e:	4b17      	ldr	r3, [pc, #92]	; (80009dc <FlashWriteChecksum+0x94>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4413      	add	r3, r2
 8000986:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x10]));
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <FlashWriteChecksum+0x98>)
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4413      	add	r3, r2
 8000990:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x14]));
 8000992:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <FlashWriteChecksum+0x9c>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(&bootBlockInfo.data[0+0x18]));
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <FlashWriteChecksum+0xa0>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	607b      	str	r3, [r7, #4]
  signature_checksum  = ~signature_checksum; /* one's complement */
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	43db      	mvns	r3, r3
 80009aa:	607b      	str	r3, [r7, #4]
  signature_checksum += 1; /* two's complement */
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3301      	adds	r3, #1
 80009b0:	607b      	str	r3, [r7, #4]

  /* write the checksum */
  return FlashWrite(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET,
 80009b2:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <FlashWriteChecksum+0xa4>)
 80009b4:	f503 73d6 	add.w	r3, r3, #428	; 0x1ac
 80009b8:	1d3a      	adds	r2, r7, #4
 80009ba:	2104      	movs	r1, #4
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ff43 	bl	8000848 <FlashWrite>
 80009c2:	4603      	mov	r3, r0
                    sizeof(blt_addr), (blt_int8u *)&signature_checksum);
} /*** end of FlashWriteChecksum ***/
 80009c4:	4618      	mov	r0, r3
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200002e8 	.word	0x200002e8
 80009d0:	200002ec 	.word	0x200002ec
 80009d4:	200002f0 	.word	0x200002f0
 80009d8:	200002f4 	.word	0x200002f4
 80009dc:	200002f8 	.word	0x200002f8
 80009e0:	200002fc 	.word	0x200002fc
 80009e4:	20000300 	.word	0x20000300
 80009e8:	20000304 	.word	0x20000304
 80009ec:	08008000 	.word	0x08008000

080009f0 <FlashVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashVerifyChecksum(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
  blt_int32u signature_checksum = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	607b      	str	r3, [r7, #4]

  /* verify the checksum based on how it was written by CpuWriteChecksum() */
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start));
 80009fa:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <FlashVerifyChecksum+0x84>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	4413      	add	r3, r2
 8000a02:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x04));
 8000a04:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a06:	3304      	adds	r3, #4
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x08));
 8000a10:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a12:	3308      	adds	r3, #8
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x0C));
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a1e:	330c      	adds	r3, #12
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x10));
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a2a:	3310      	adds	r3, #16
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x14));
 8000a34:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a36:	3314      	adds	r3, #20
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	687a      	ldr	r2, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+0x18));
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a42:	3318      	adds	r3, #24
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	607b      	str	r3, [r7, #4]
  signature_checksum += *((blt_int32u *)(flashLayout[0].sector_start+BOOT_FLASH_VECTOR_TABLE_CS_OFFSET));
 8000a4c:	4b09      	ldr	r3, [pc, #36]	; (8000a74 <FlashVerifyChecksum+0x84>)
 8000a4e:	f503 73d6 	add.w	r3, r3, #428	; 0x1ac
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	4413      	add	r3, r2
 8000a58:	607b      	str	r3, [r7, #4]
  /* sum should add up to an unsigned 32-bit value of 0 */
  if (signature_checksum == 0)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d101      	bne.n	8000a64 <FlashVerifyChecksum+0x74>
  {
    /* checksum okay */
    return BLT_TRUE;
 8000a60:	2301      	movs	r3, #1
 8000a62:	e000      	b.n	8000a66 <FlashVerifyChecksum+0x76>
  }
  /* checksum incorrect */
  return BLT_FALSE;
 8000a64:	2300      	movs	r3, #0
} /*** end of FlashVerifyChecksum ***/
 8000a66:	4618      	mov	r0, r3
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	08008000 	.word	0x08008000

08000a78 <FlashDone>:
**            the currently active block that needs to be flashed.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool FlashDone(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* check if there is still data waiting to be programmed in the boot block */
  if (bootBlockInfo.base_addr != FLASH_INVALID_ADDRESS)
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <FlashDone+0x40>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a84:	d007      	beq.n	8000a96 <FlashDone+0x1e>
  {
    if (FlashWriteBlock(&bootBlockInfo) == BLT_FALSE)
 8000a86:	480c      	ldr	r0, [pc, #48]	; (8000ab8 <FlashDone+0x40>)
 8000a88:	f000 f8dc 	bl	8000c44 <FlashWriteBlock>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d101      	bne.n	8000a96 <FlashDone+0x1e>
    {
      return BLT_FALSE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	e00d      	b.n	8000ab2 <FlashDone+0x3a>
    }
  }

  /* check if there is still data waiting to be programmed */
  if (blockInfo.base_addr != FLASH_INVALID_ADDRESS)
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <FlashDone+0x44>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a9e:	d007      	beq.n	8000ab0 <FlashDone+0x38>
  {
    if (FlashWriteBlock(&blockInfo) == BLT_FALSE)
 8000aa0:	4806      	ldr	r0, [pc, #24]	; (8000abc <FlashDone+0x44>)
 8000aa2:	f000 f8cf 	bl	8000c44 <FlashWriteBlock>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d101      	bne.n	8000ab0 <FlashDone+0x38>
    {
      return BLT_FALSE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	e000      	b.n	8000ab2 <FlashDone+0x3a>
    }
  }
  /* still here so all is okay */
  return BLT_TRUE;
 8000ab0:	2301      	movs	r3, #1
} /*** end of FlashDone ***/
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200002e8 	.word	0x200002e8
 8000abc:	200000e4 	.word	0x200000e4

08000ac0 <FlashGetUserProgBaseAddress>:
**            This is basically the first address in the flashLayout table.
** \return    Base address.
**
****************************************************************************************/
blt_addr FlashGetUserProgBaseAddress(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return flashLayout[0].sector_start;
 8000ac4:	4b02      	ldr	r3, [pc, #8]	; (8000ad0 <FlashGetUserProgBaseAddress+0x10>)
} /*** end of FlashGetUserProgBaseAddress ***/
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr
 8000ad0:	08008000 	.word	0x08008000

08000ad4 <FlashInitBlock>:
** \param     address Base address of the block data.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashInitBlock(tFlashBlockInfo *block, blt_addr address)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	6039      	str	r1, [r7, #0]
  /* check address alignment */
  if ((address % FLASH_WRITE_BLOCK_SIZE) != 0)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <FlashInitBlock+0x18>
  {
    return BLT_FALSE;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	e012      	b.n	8000b12 <FlashInitBlock+0x3e>
  }
  /* make sure that we are initializing a new block and not the same one */
  if (block->base_addr == address)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	683a      	ldr	r2, [r7, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d101      	bne.n	8000afa <FlashInitBlock+0x26>
  {
    /* block already initialized, so nothing to do */
    return BLT_TRUE;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e00b      	b.n	8000b12 <FlashInitBlock+0x3e>
  }
  /* set the base address and copies the current data from flash */
  block->base_addr = address;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	683a      	ldr	r2, [r7, #0]
 8000afe:	601a      	str	r2, [r3, #0]
  CpuMemCopy((blt_addr)block->data, address, FLASH_WRITE_BLOCK_SIZE);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3304      	adds	r3, #4
 8000b04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b08:	6839      	ldr	r1, [r7, #0]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff fe58 	bl	80007c0 <CpuMemCopy>
  return BLT_TRUE;
 8000b10:	2301      	movs	r3, #1
} /*** end of FlashInitBlock ***/
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <FlashSwitchBlock>:
** \return    The pointer of the block info struct that is no being used, or a NULL
**            pointer in case of error.
**
****************************************************************************************/
static tFlashBlockInfo *FlashSwitchBlock(tFlashBlockInfo *block, blt_addr base_addr)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  /* check if a switch needs to be made away from the boot block. in this case the boot
   * block shouldn't be written yet, because this is done at the end of the programming
   * session by FlashDone(), this is right after the checksum was written.
   */
  if (block == &bootBlockInfo)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a12      	ldr	r2, [pc, #72]	; (8000b74 <FlashSwitchBlock+0x58>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d102      	bne.n	8000b34 <FlashSwitchBlock+0x18>
  {
    /* switch from the boot block to the generic block info structure */
    block = &blockInfo;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <FlashSwitchBlock+0x5c>)
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	e010      	b.n	8000b56 <FlashSwitchBlock+0x3a>
  }
  /* check if a switch back into the bootblock is needed. in this case the generic block
   * doesn't need to be written here yet.
   */
  else if (base_addr == flashLayout[0].sector_start)
 8000b34:	4a11      	ldr	r2, [pc, #68]	; (8000b7c <FlashSwitchBlock+0x60>)
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d104      	bne.n	8000b46 <FlashSwitchBlock+0x2a>
  {
    /* switch from the generic block to the boot block info structure */
    block = &bootBlockInfo;
 8000b3c:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <FlashSwitchBlock+0x58>)
 8000b3e:	607b      	str	r3, [r7, #4]
    base_addr = flashLayout[0].sector_start;
 8000b40:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <FlashSwitchBlock+0x60>)
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	e007      	b.n	8000b56 <FlashSwitchBlock+0x3a>
  }
  else
  {
    /* need to switch to a new block, so program the current one and init the next */
    if (FlashWriteBlock(block) == BLT_FALSE)
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f000 f87c 	bl	8000c44 <FlashWriteBlock>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d101      	bne.n	8000b56 <FlashSwitchBlock+0x3a>
    {
      return BLT_NULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e009      	b.n	8000b6a <FlashSwitchBlock+0x4e>
    }
  }

  /* initialize tne new block when necessary */
  if (FlashInitBlock(block, base_addr) == BLT_FALSE)
 8000b56:	6839      	ldr	r1, [r7, #0]
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff ffbb 	bl	8000ad4 <FlashInitBlock>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <FlashSwitchBlock+0x4c>
  {
    return BLT_NULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	e000      	b.n	8000b6a <FlashSwitchBlock+0x4e>
  }

  /* still here to all is okay  */
  return block;
 8000b68:	687b      	ldr	r3, [r7, #4]
} /*** end of FlashSwitchBlock ***/
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	200002e8 	.word	0x200002e8
 8000b78:	200000e4 	.word	0x200000e4
 8000b7c:	08008000 	.word	0x08008000

08000b80 <FlashAddToBlock>:
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashAddToBlock(tFlashBlockInfo *block, blt_addr address,
                                blt_int8u *data, blt_int32u len)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	60f8      	str	r0, [r7, #12]
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	607a      	str	r2, [r7, #4]
 8000b8c:	603b      	str	r3, [r7, #0]
  blt_addr   current_base_addr;
  blt_int8u  *dst;
  blt_int8u  *src;

  /* determine the current base address */
  current_base_addr = (address/FLASH_WRITE_BLOCK_SIZE)*FLASH_WRITE_BLOCK_SIZE;
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000b94:	f023 0301 	bic.w	r3, r3, #1
 8000b98:	617b      	str	r3, [r7, #20]

  /* make sure the blockInfo is not uninitialized */
  if (block->base_addr == FLASH_INVALID_ADDRESS)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ba2:	d108      	bne.n	8000bb6 <FlashAddToBlock+0x36>
  {
    /* initialize the blockInfo struct for the current block */
    if (FlashInitBlock(block, current_base_addr) == BLT_FALSE)
 8000ba4:	6979      	ldr	r1, [r7, #20]
 8000ba6:	68f8      	ldr	r0, [r7, #12]
 8000ba8:	f7ff ff94 	bl	8000ad4 <FlashInitBlock>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d101      	bne.n	8000bb6 <FlashAddToBlock+0x36>
    {
      return BLT_FALSE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	e042      	b.n	8000c3c <FlashAddToBlock+0xbc>
    }
  }

  /* check if the new data fits in the current block */
  if (block->base_addr != current_base_addr)
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d009      	beq.n	8000bd4 <FlashAddToBlock+0x54>
  {
    /* need to switch to a new block, so program the current one and init the next */
    block = FlashSwitchBlock(block, current_base_addr);
 8000bc0:	6979      	ldr	r1, [r7, #20]
 8000bc2:	68f8      	ldr	r0, [r7, #12]
 8000bc4:	f7ff ffaa 	bl	8000b1c <FlashSwitchBlock>
 8000bc8:	60f8      	str	r0, [r7, #12]
    if (block == BLT_NULL)
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d101      	bne.n	8000bd4 <FlashAddToBlock+0x54>
    {
      return BLT_FALSE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e033      	b.n	8000c3c <FlashAddToBlock+0xbc>
    }
  }

  /* add the data to the current block, but check for block overflow */
  dst = &(block->data[address - block->base_addr]);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	68ba      	ldr	r2, [r7, #8]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	68fa      	ldr	r2, [r7, #12]
 8000bde:	4413      	add	r3, r2
 8000be0:	3304      	adds	r3, #4
 8000be2:	61fb      	str	r3, [r7, #28]
  src = data;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	61bb      	str	r3, [r7, #24]
  do
  {
    /* keep the watchdog happy */
    CopService();
 8000be8:	f7ff fdb1 	bl	800074e <CopService>
    /* buffer overflow? */
    if ((blt_addr)(dst-&(block->data[0])) >= FLASH_WRITE_BLOCK_SIZE)
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	3304      	adds	r3, #4
 8000bf0:	69fa      	ldr	r2, [r7, #28]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bf8:	d30f      	bcc.n	8000c1a <FlashAddToBlock+0x9a>
    {
      /* need to switch to a new block, so program the current one and init the next */
      block = FlashSwitchBlock(block, current_base_addr+FLASH_WRITE_BLOCK_SIZE);
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c00:	4619      	mov	r1, r3
 8000c02:	68f8      	ldr	r0, [r7, #12]
 8000c04:	f7ff ff8a 	bl	8000b1c <FlashSwitchBlock>
 8000c08:	60f8      	str	r0, [r7, #12]
      if (block == BLT_NULL)
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d101      	bne.n	8000c14 <FlashAddToBlock+0x94>
      {
        return BLT_FALSE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	e013      	b.n	8000c3c <FlashAddToBlock+0xbc>
      }
      /* reset destination pointer */
      dst = &(block->data[0]);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3304      	adds	r3, #4
 8000c18:	61fb      	str	r3, [r7, #28]
    }
    /* write the data to the buffer */
    *dst = *src;
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	781a      	ldrb	r2, [r3, #0]
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	701a      	strb	r2, [r3, #0]
    /* update pointers */
    dst++;
 8000c22:	69fb      	ldr	r3, [r7, #28]
 8000c24:	3301      	adds	r3, #1
 8000c26:	61fb      	str	r3, [r7, #28]
    src++;
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	61bb      	str	r3, [r7, #24]
    /* decrement byte counter */
    len--;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	3b01      	subs	r3, #1
 8000c32:	603b      	str	r3, [r7, #0]
  }
  while (len > 0);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1d6      	bne.n	8000be8 <FlashAddToBlock+0x68>
  /* still here so all is good */
  return BLT_TRUE;
 8000c3a:	2301      	movs	r3, #1
} /*** end of FlashAddToBlock ***/
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3720      	adds	r7, #32
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <FlashWriteBlock>:
** \param     block   Pointer to flash block info structure to operate on.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashWriteBlock(tFlashBlockInfo *block)
{
 8000c44:	b5b0      	push	{r4, r5, r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  blt_addr   prog_addr;
  blt_int32u prog_data;
  blt_int32u word_cnt;
  blt_bool   result = BLT_TRUE;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	74fb      	strb	r3, [r7, #19]
    }
  }
#endif

  /* unlock the flash peripheral to enable the flash control register access. */
  HAL_FLASH_Unlock();
 8000c50:	f003 f8bc 	bl	8003dcc <HAL_FLASH_Unlock>

  /* program all words in the block one by one */
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
 8000c58:	e029      	b.n	8000cae <FlashWriteBlock+0x6a>
  {
    prog_addr = block->base_addr + (word_cnt * sizeof(blt_int32u));
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	4413      	add	r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
    prog_data = *(volatile blt_int32u *)(&block->data[word_cnt * sizeof(blt_int32u)]);
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	3304      	adds	r3, #4
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	60bb      	str	r3, [r7, #8]
    /* keep the watchdog happy */
    CopService();
 8000c74:	f7ff fd6b 	bl	800074e <CopService>
    /* program the word */
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, prog_addr, prog_data) != HAL_OK)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	461c      	mov	r4, r3
 8000c7e:	4615      	mov	r5, r2
 8000c80:	4622      	mov	r2, r4
 8000c82:	462b      	mov	r3, r5
 8000c84:	68f9      	ldr	r1, [r7, #12]
 8000c86:	2002      	movs	r0, #2
 8000c88:	f003 f84c 	bl	8003d24 <HAL_FLASH_Program>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d002      	beq.n	8000c98 <FlashWriteBlock+0x54>
    {
      result = BLT_FALSE;
 8000c92:	2300      	movs	r3, #0
 8000c94:	74fb      	strb	r3, [r7, #19]
      break;
 8000c96:	e00d      	b.n	8000cb4 <FlashWriteBlock+0x70>
    }
    /* verify that the written data is actually there */
    if (*(volatile blt_int32u *)prog_addr != prog_data)
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68ba      	ldr	r2, [r7, #8]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d002      	beq.n	8000ca8 <FlashWriteBlock+0x64>
    {
      result = BLT_FALSE;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	74fb      	strb	r3, [r7, #19]
      break;
 8000ca6:	e005      	b.n	8000cb4 <FlashWriteBlock+0x70>
  for (word_cnt=0; word_cnt<(FLASH_WRITE_BLOCK_SIZE/sizeof(blt_int32u)); word_cnt++)
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	3301      	adds	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	2b7f      	cmp	r3, #127	; 0x7f
 8000cb2:	d9d2      	bls.n	8000c5a <FlashWriteBlock+0x16>
    }
  }

  /* lock the flash peripheral to disable the flash control register access. */
  HAL_FLASH_Lock();
 8000cb4:	f003 f8ac 	bl	8003e10 <HAL_FLASH_Lock>

  /* Give the result back to the caller. */
  return result;
 8000cb8:	7cfb      	ldrb	r3, [r7, #19]
} /*** end of FlashWriteBlock ***/
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3718      	adds	r7, #24
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000cc4 <FlashEmptyCheckSector>:
**            flashLayout array, not an index into the array.
** \return    BLT_TRUE if the flash sector is already erased, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashEmptyCheckSector(blt_int8u sector_num)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
  blt_bool   result = BLT_FALSE;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	77fb      	strb	r3, [r7, #31]
  blt_int8u  sectorIdx;
  blt_int32u wordCnt;
  blt_int32u volatile const * wordPtr;
  
  /* find the index of this sector into the flashLayout array */
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	77bb      	strb	r3, [r7, #30]
 8000cd6:	e052      	b.n	8000d7e <FlashEmptyCheckSector+0xba>
  {
    /* is this the index that the sector number belongs to? */
    if (flashLayout[sectorIdx].sector_num == sector_num)
 8000cd8:	7fba      	ldrb	r2, [r7, #30]
 8000cda:	492d      	ldr	r1, [pc, #180]	; (8000d90 <FlashEmptyCheckSector+0xcc>)
 8000cdc:	4613      	mov	r3, r2
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	4413      	add	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	3308      	adds	r3, #8
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	79fa      	ldrb	r2, [r7, #7]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d143      	bne.n	8000d78 <FlashEmptyCheckSector+0xb4>
    {
      /* retrieve sector info */
      sectorAddr = flashLayout[sectorIdx].sector_start;
 8000cf0:	7fba      	ldrb	r2, [r7, #30]
 8000cf2:	4927      	ldr	r1, [pc, #156]	; (8000d90 <FlashEmptyCheckSector+0xcc>)
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	4413      	add	r3, r2
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	613b      	str	r3, [r7, #16]
      sectorSize = flashLayout[sectorIdx].sector_size;
 8000d02:	7fba      	ldrb	r2, [r7, #30]
 8000d04:	4922      	ldr	r1, [pc, #136]	; (8000d90 <FlashEmptyCheckSector+0xcc>)
 8000d06:	4613      	mov	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	440b      	add	r3, r1
 8000d10:	3304      	adds	r3, #4
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	60fb      	str	r3, [r7, #12]
      
      /* sanity check. sector base address should be 32-bit aligned and the size
       * should be a multiple of 32-bits.
       */
      ASSERT_RT(((sectorAddr % sizeof(blt_int32u)) == 0) && 
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	f003 0303 	and.w	r3, r3, #3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d104      	bne.n	8000d2a <FlashEmptyCheckSector+0x66>
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0303 	and.w	r3, r3, #3
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d004      	beq.n	8000d34 <FlashEmptyCheckSector+0x70>
 8000d2a:	f240 21b2 	movw	r1, #690	; 0x2b2
 8000d2e:	4819      	ldr	r0, [pc, #100]	; (8000d94 <FlashEmptyCheckSector+0xd0>)
 8000d30:	f7ff fa4a 	bl	80001c8 <AssertFailure>
                ((sectorSize % sizeof(blt_int32u)) == 0));  
      
      /* update result to success for now */
      result = BLT_TRUE;
 8000d34:	2301      	movs	r3, #1
 8000d36:	77fb      	strb	r3, [r7, #31]
      /* initialize the pointer to the first word in the sector */
      wordPtr = (blt_int32u volatile const *)sectorAddr;
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	617b      	str	r3, [r7, #20]
      /* read sector 32-bits at a time */
      for (wordCnt = 0; wordCnt < (sectorSize/sizeof(blt_int32u)); wordCnt++)
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61bb      	str	r3, [r7, #24]
 8000d40:	e014      	b.n	8000d6c <FlashEmptyCheckSector+0xa8>
      {
        /* service the watchdog every 256th loop iteration */
        if ((wordCnt % 256) == 0)
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <FlashEmptyCheckSector+0x8a>
        {
          CopService();
 8000d4a:	f7ff fd00 	bl	800074e <CopService>
        }
        /* word not in the erased state? */
        if (*wordPtr != 0xFFFFFFFFu)
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d56:	d003      	beq.n	8000d60 <FlashEmptyCheckSector+0x9c>
        {
          /* sector not empty, update the result accordingly */
          result = BLT_FALSE;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	77fb      	strb	r3, [r7, #31]
          /* no point in continuing the sector empty check */
          break;
 8000d5c:	bf00      	nop
        }
        /* set pointer to the next word in the sector */
        wordPtr++;
      }
      /* sector index found and checked. no need to continue with another one.*/
      break;
 8000d5e:	e011      	b.n	8000d84 <FlashEmptyCheckSector+0xc0>
        wordPtr++;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	3304      	adds	r3, #4
 8000d64:	617b      	str	r3, [r7, #20]
      for (wordCnt = 0; wordCnt < (sectorSize/sizeof(blt_int32u)); wordCnt++)
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	089b      	lsrs	r3, r3, #2
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d3e5      	bcc.n	8000d42 <FlashEmptyCheckSector+0x7e>
      break;
 8000d76:	e005      	b.n	8000d84 <FlashEmptyCheckSector+0xc0>
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000d78:	7fbb      	ldrb	r3, [r7, #30]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	77bb      	strb	r3, [r7, #30]
 8000d7e:	7fbb      	ldrb	r3, [r7, #30]
 8000d80:	2b15      	cmp	r3, #21
 8000d82:	d9a9      	bls.n	8000cd8 <FlashEmptyCheckSector+0x14>
    }
  }  
  /* give the result back to the caller. */
  return result;
 8000d84:	7ffb      	ldrb	r3, [r7, #31]
} /*** end of FlashEmptyCheckSector ***/
 8000d86:	4618      	mov	r0, r3
 8000d88:	3720      	adds	r7, #32
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	08005650 	.word	0x08005650
 8000d94:	08005618 	.word	0x08005618

08000d98 <FlashEraseSectors>:
** \param     last_sector  Last flash sector number.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
static blt_bool FlashEraseSectors(blt_int8u first_sector, blt_int8u last_sector)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	; 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460a      	mov	r2, r1
 8000da2:	71fb      	strb	r3, [r7, #7]
 8000da4:	4613      	mov	r3, r2
 8000da6:	71bb      	strb	r3, [r7, #6]
  blt_bool result = BLT_TRUE;
 8000da8:	2301      	movs	r3, #1
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  blt_int8u sectorIdx;
  FLASH_EraseInitTypeDef eraseInitStruct;
  blt_int32u eraseSectorError = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]

  /* validate the sector numbers */
  if (first_sector > last_sector)
 8000db2:	79fa      	ldrb	r2, [r7, #7]
 8000db4:	79bb      	ldrb	r3, [r7, #6]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d902      	bls.n	8000dc0 <FlashEraseSectors+0x28>
  {
    result = BLT_FALSE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if ((first_sector < flashLayout[0].sector_num) || \
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d303      	bcc.n	8000dd0 <FlashEraseSectors+0x38>
      (last_sector > flashLayout[FLASH_TOTAL_SECTORS-1].sector_num))
 8000dc8:	2217      	movs	r2, #23
  if ((first_sector < flashLayout[0].sector_num) || \
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d902      	bls.n	8000dd6 <FlashEraseSectors+0x3e>
  {
    result = BLT_FALSE;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* only move forward with the erase operation if all is okay so far */
  if (result == BLT_TRUE)
 8000dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d133      	bne.n	8000e46 <FlashEraseSectors+0xae>
  {
    /* intialize the sector erase info structure */
    eraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000dde:	2300      	movs	r3, #0
 8000de0:	613b      	str	r3, [r7, #16]
    eraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000de2:	2302      	movs	r3, #2
 8000de4:	623b      	str	r3, [r7, #32]
    eraseInitStruct.NbSectors = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	61fb      	str	r3, [r7, #28]

    /* unlock the flash array */
    HAL_FLASH_Unlock();
 8000dea:	f002 ffef 	bl	8003dcc <HAL_FLASH_Unlock>

    /* erase all sectors one by one */
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000df4:	e020      	b.n	8000e38 <FlashEraseSectors+0xa0>
    {
      /* no need to erase the sector if it is already empty */
      if (FlashEmptyCheckSector(sectorIdx) == BLT_FALSE)
 8000df6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ff62 	bl	8000cc4 <FlashEmptyCheckSector>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d113      	bne.n	8000e2e <FlashEraseSectors+0x96>
      {
        /* keep the watchdog happy */
        CopService();
 8000e06:	f7ff fca2 	bl	800074e <CopService>
        /* set the sector to erase */
        eraseInitStruct.Sector = sectorIdx;
 8000e0a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e0e:	61bb      	str	r3, [r7, #24]
        /* submit the sector erase request */
        if(HAL_FLASHEx_Erase(&eraseInitStruct, (uint32_t *)&eraseSectorError) != HAL_OK)
 8000e10:	f107 020c 	add.w	r2, r7, #12
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4611      	mov	r1, r2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f003 f938 	bl	8004090 <HAL_FLASHEx_Erase>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d003      	beq.n	8000e2e <FlashEraseSectors+0x96>
        {
          /* could not perform erase operation */
          result = BLT_FALSE;
 8000e26:	2300      	movs	r3, #0
 8000e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          /* error detected so don't bother continuing with the loop */
          break;
 8000e2c:	e009      	b.n	8000e42 <FlashEraseSectors+0xaa>
    for (sectorIdx=first_sector; sectorIdx<= last_sector; sectorIdx++)
 8000e2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e32:	3301      	adds	r3, #1
 8000e34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000e38:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000e3c:	79bb      	ldrb	r3, [r7, #6]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d9d9      	bls.n	8000df6 <FlashEraseSectors+0x5e>
        }
      }
    }

    /* lock the flash array again */
    HAL_FLASH_Lock();
 8000e42:	f002 ffe5 	bl	8003e10 <HAL_FLASH_Lock>
  }

  /* give the result back to the caller */
  return result;
 8000e46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
} /*** end of FlashEraseSectors ***/
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3728      	adds	r7, #40	; 0x28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <FlashGetSector>:
** \param     address Address in the flash sector.
** \return    Flash sector number or FLASH_INVALID_SECTOR.
**
****************************************************************************************/
static blt_int8u FlashGetSector(blt_addr address)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  blt_int8u result = FLASH_INVALID_SECTOR;
 8000e5c:	23ff      	movs	r3, #255	; 0xff
 8000e5e:	73fb      	strb	r3, [r7, #15]
  blt_int8u sectorIdx;

  /* search through the sectors to find the right one */
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000e60:	2300      	movs	r3, #0
 8000e62:	73bb      	strb	r3, [r7, #14]
 8000e64:	e02f      	b.n	8000ec6 <FlashGetSector+0x72>
  {
    /* keep the watchdog happy */
    CopService();
 8000e66:	f7ff fc72 	bl	800074e <CopService>
    /* is the address in this sector? */
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000e6a:	7bba      	ldrb	r2, [r7, #14]
 8000e6c:	491a      	ldr	r1, [pc, #104]	; (8000ed8 <FlashGetSector+0x84>)
 8000e6e:	4613      	mov	r3, r2
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	4413      	add	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	440b      	add	r3, r1
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d31f      	bcc.n	8000ec0 <FlashGetSector+0x6c>
        (address < (flashLayout[sectorIdx].sector_start + \
 8000e80:	7bba      	ldrb	r2, [r7, #14]
 8000e82:	4915      	ldr	r1, [pc, #84]	; (8000ed8 <FlashGetSector+0x84>)
 8000e84:	4613      	mov	r3, r2
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	4413      	add	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	6819      	ldr	r1, [r3, #0]
                    flashLayout[sectorIdx].sector_size)))
 8000e90:	7bba      	ldrb	r2, [r7, #14]
 8000e92:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <FlashGetSector+0x84>)
 8000e94:	4613      	mov	r3, r2
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	4413      	add	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	4403      	add	r3, r0
 8000e9e:	3304      	adds	r3, #4
 8000ea0:	681b      	ldr	r3, [r3, #0]
        (address < (flashLayout[sectorIdx].sector_start + \
 8000ea2:	440b      	add	r3, r1
    if ((address >= flashLayout[sectorIdx].sector_start) && \
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d20a      	bcs.n	8000ec0 <FlashGetSector+0x6c>
    {
      /* found the sector we are looking for so store it */
      result = flashLayout[sectorIdx].sector_num;
 8000eaa:	7bba      	ldrb	r2, [r7, #14]
 8000eac:	490a      	ldr	r1, [pc, #40]	; (8000ed8 <FlashGetSector+0x84>)
 8000eae:	4613      	mov	r3, r2
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	4413      	add	r3, r2
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	440b      	add	r3, r1
 8000eb8:	3308      	adds	r3, #8
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	73fb      	strb	r3, [r7, #15]
      /* all done so no need to continue looping */
      break;
 8000ebe:	e005      	b.n	8000ecc <FlashGetSector+0x78>
  for (sectorIdx = 0; sectorIdx < FLASH_TOTAL_SECTORS; sectorIdx++)
 8000ec0:	7bbb      	ldrb	r3, [r7, #14]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	73bb      	strb	r3, [r7, #14]
 8000ec6:	7bbb      	ldrb	r3, [r7, #14]
 8000ec8:	2b15      	cmp	r3, #21
 8000eca:	d9cc      	bls.n	8000e66 <FlashGetSector+0x12>
    }
  }
  /* give the result back to the caller */
  return result;
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of FlashGetSector ***/
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	08005650 	.word	0x08005650

08000edc <CopInitHook>:
**            watchdog.
** \return    none.
**
****************************************************************************************/
void CopInitHook(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* this function is called upon initialization. might as well use it to initialize
   * the LED driver. It is kind of a visual watchdog anyways.
   */
  LedBlinkInit(100);
 8000ee0:	2064      	movs	r0, #100	; 0x64
 8000ee2:	f000 f809 	bl	8000ef8 <LedBlinkInit>
} /*** end of CopInitHook ***/
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <CopServiceHook>:
**            the watchdog to prevent a watchdog reset.
** \return    none.
**
****************************************************************************************/
void CopServiceHook(void)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	af00      	add	r7, sp, #0
  /* run the LED blink task. this is a better place to do it than in the main() program
   * loop. certain operations such as flash erase can take a long time, which would cause
   * a blink interval to be skipped. this function is also called during such operations,
   * so no blink intervals will be skipped when calling the LED blink task here.
   */
  LedBlinkTask();
 8000eee:	f000 f813 	bl	8000f18 <LedBlinkTask>
} /*** end of CopServiceHook ***/
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <LedBlinkInit>:
** \param     interval_ms Specifies the desired LED blink interval time in milliseconds.
** \return    none.
**
****************************************************************************************/
void LedBlinkInit(blt_int16u interval_ms)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
  /* store the interval time between LED toggles */
  ledBlinkIntervalMs = interval_ms;
 8000f02:	4a04      	ldr	r2, [pc, #16]	; (8000f14 <LedBlinkInit+0x1c>)
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	8013      	strh	r3, [r2, #0]
} /*** end of LedBlinkInit ***/
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	200004ec 	.word	0x200004ec

08000f18 <LedBlinkTask>:
** \brief     Task function for blinking the LED as a fixed timer interval.
** \return    none.
**
****************************************************************************************/
void LedBlinkTask(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  static blt_bool ledOn = BLT_FALSE;
  static blt_int32u nextBlinkEvent = 0;

  /* check for blink event */
  if (TimerGet() >= nextBlinkEvent)
 8000f1c:	f001 fa7a 	bl	8002414 <TimerGet>
 8000f20:	4602      	mov	r2, r0
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <LedBlinkTask+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d31c      	bcc.n	8000f64 <LedBlinkTask+0x4c>
  {
    /* toggle the LED state */
    if (ledOn == BLT_FALSE)
 8000f2a:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <LedBlinkTask+0x54>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d108      	bne.n	8000f44 <LedBlinkTask+0x2c>
    {
      ledOn = BLT_TRUE;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <LedBlinkTask+0x54>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(Enable_Inverter_MCU_GPIO_Port, Enable_Inverter_MCU_Pin, GPIO_PIN_SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	480c      	ldr	r0, [pc, #48]	; (8000f70 <LedBlinkTask+0x58>)
 8000f3e:	f003 fb65 	bl	800460c <HAL_GPIO_WritePin>
 8000f42:	e007      	b.n	8000f54 <LedBlinkTask+0x3c>
    }
    else
    {
      ledOn = BLT_FALSE;
 8000f44:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <LedBlinkTask+0x54>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(Enable_Inverter_MCU_GPIO_Port, Enable_Inverter_MCU_Pin, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2104      	movs	r1, #4
 8000f4e:	4808      	ldr	r0, [pc, #32]	; (8000f70 <LedBlinkTask+0x58>)
 8000f50:	f003 fb5c 	bl	800460c <HAL_GPIO_WritePin>
    }
    /* schedule the next blink event */
    nextBlinkEvent = TimerGet() + ledBlinkIntervalMs;
 8000f54:	f001 fa5e 	bl	8002414 <TimerGet>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <LedBlinkTask+0x5c>)
 8000f5c:	8812      	ldrh	r2, [r2, #0]
 8000f5e:	4413      	add	r3, r2
 8000f60:	4a01      	ldr	r2, [pc, #4]	; (8000f68 <LedBlinkTask+0x50>)
 8000f62:	6013      	str	r3, [r2, #0]
  }
} /*** end of LedBlinkTask ***/
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200004f0 	.word	0x200004f0
 8000f6c:	200004f4 	.word	0x200004f4
 8000f70:	40020000 	.word	0x40020000
 8000f74:	200004ec 	.word	0x200004ec

08000f78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <__NVIC_GetPriorityGrouping+0x18>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	0a1b      	lsrs	r3, r3, #8
 8000f82:	f003 0307 	and.w	r3, r3, #7
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000ed00 	.word	0xe000ed00

08000f94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	db0b      	blt.n	8000fbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	f003 021f 	and.w	r2, r3, #31
 8000fac:	4907      	ldr	r1, [pc, #28]	; (8000fcc <__NVIC_EnableIRQ+0x38>)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	095b      	lsrs	r3, r3, #5
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000e100 	.word	0xe000e100

08000fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	db0a      	blt.n	8000ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	490c      	ldr	r1, [pc, #48]	; (800101c <__NVIC_SetPriority+0x4c>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	0112      	lsls	r2, r2, #4
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	440b      	add	r3, r1
 8000ff4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff8:	e00a      	b.n	8001010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4908      	ldr	r1, [pc, #32]	; (8001020 <__NVIC_SetPriority+0x50>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	3b04      	subs	r3, #4
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	440b      	add	r3, r1
 800100e:	761a      	strb	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	; 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	f1c3 0307 	rsb	r3, r3, #7
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf28      	it	cs
 8001042:	2304      	movcs	r3, #4
 8001044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3304      	adds	r3, #4
 800104a:	2b06      	cmp	r3, #6
 800104c:	d902      	bls.n	8001054 <NVIC_EncodePriority+0x30>
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	3b03      	subs	r3, #3
 8001052:	e000      	b.n	8001056 <NVIC_EncodePriority+0x32>
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	401a      	ands	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800106c:	f04f 31ff 	mov.w	r1, #4294967295
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	43d9      	mvns	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	4313      	orrs	r3, r2
         );
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	; 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800108a:	b480      	push	{r7}
 800108c:	b089      	sub	sp, #36	; 0x24
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	332c      	adds	r3, #44	; 0x2c
 800109a:	4619      	mov	r1, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010a2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010a6:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	fa92 f2a2 	rbit	r2, r2
 80010ae:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010b0:	697a      	ldr	r2, [r7, #20]
 80010b2:	fab2 f282 	clz	r2, r2
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	40d3      	lsrs	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	440b      	add	r3, r1
 80010be:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	f003 031f 	and.w	r3, r3, #31
 80010ca:	211f      	movs	r1, #31
 80010cc:	fa01 f303 	lsl.w	r3, r1, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	401a      	ands	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f003 011f 	and.w	r1, r3, #31
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	f003 031f 	and.w	r3, r3, #31
 80010e0:	fa01 f303 	lsl.w	r3, r1, r3
 80010e4:	431a      	orrs	r2, r3
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80010ea:	bf00      	nop
 80010ec:	3724      	adds	r7, #36	; 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	431a      	orrs	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	609a      	str	r2, [r3, #8]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800111c:	b480      	push	{r7}
 800111e:	b08d      	sub	sp, #52	; 0x34
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	330c      	adds	r3, #12
 800112c:	4619      	mov	r1, r3
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001134:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001138:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	fa92 f2a2 	rbit	r2, r2
 8001140:	617a      	str	r2, [r7, #20]
  return result;
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	fab2 f282 	clz	r2, r2
 8001148:	b2d2      	uxtb	r2, r2
 800114a:	40d3      	lsrs	r3, r2
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	440b      	add	r3, r1
 8001150:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 8001152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 800115c:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001160:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001162:	6a39      	ldr	r1, [r7, #32]
 8001164:	fa91 f1a1 	rbit	r1, r1
 8001168:	61f9      	str	r1, [r7, #28]
  return result;
 800116a:	69f9      	ldr	r1, [r7, #28]
 800116c:	fab1 f181 	clz	r1, r1
 8001170:	b2c9      	uxtb	r1, r1
 8001172:	40cb      	lsrs	r3, r1
 8001174:	2107      	movs	r1, #7
 8001176:	fa01 f303 	lsl.w	r3, r1, r3
 800117a:	43db      	mvns	r3, r3
 800117c:	401a      	ands	r2, r3
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001184:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001188:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800118c:	fa91 f1a1 	rbit	r1, r1
 8001190:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8001192:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001194:	fab1 f181 	clz	r1, r1
 8001198:	b2c9      	uxtb	r1, r1
 800119a:	40cb      	lsrs	r3, r1
 800119c:	6879      	ldr	r1, [r7, #4]
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	431a      	orrs	r2, r3
 80011a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a6:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 80011a8:	bf00      	nop
 80011aa:	3734      	adds	r7, #52	; 0x34
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <LL_ADC_REG_StartConversionExtTrig>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	689a      	ldr	r2, [r3, #8]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	431a      	orrs	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	609a      	str	r2, [r3, #8]
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
	...

080011d8 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80011e4:	4a0d      	ldr	r2, [pc, #52]	; (800121c <LL_DMA_SetDataTransferDirection+0x44>)
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	4413      	add	r3, r2
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4413      	add	r3, r2
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80011f8:	4908      	ldr	r1, [pc, #32]	; (800121c <LL_DMA_SetDataTransferDirection+0x44>)
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	440b      	add	r3, r1
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4619      	mov	r1, r3
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	440b      	add	r3, r1
 8001206:	4619      	mov	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4313      	orrs	r3, r2
 800120c:	600b      	str	r3, [r1, #0]
}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	08005758 	.word	0x08005758

08001220 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 800122c:	4a0d      	ldr	r2, [pc, #52]	; (8001264 <LL_DMA_SetMode+0x44>)
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	461a      	mov	r2, r3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4413      	add	r3, r2
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8001240:	4908      	ldr	r1, [pc, #32]	; (8001264 <LL_DMA_SetMode+0x44>)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	440b      	add	r3, r1
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	440b      	add	r3, r1
 800124e:	4619      	mov	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	08005758 	.word	0x08005758

08001268 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001274:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <LL_DMA_SetPeriphIncMode+0x44>)
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	4413      	add	r3, r2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4413      	add	r3, r2
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001288:	4908      	ldr	r1, [pc, #32]	; (80012ac <LL_DMA_SetPeriphIncMode+0x44>)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	440b      	add	r3, r1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	440b      	add	r3, r1
 8001296:	4619      	mov	r1, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4313      	orrs	r3, r2
 800129c:	600b      	str	r3, [r1, #0]
}
 800129e:	bf00      	nop
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	08005758 	.word	0x08005758

080012b0 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80012bc:	4a0d      	ldr	r2, [pc, #52]	; (80012f4 <LL_DMA_SetMemoryIncMode+0x44>)
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	4413      	add	r3, r2
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	461a      	mov	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	4413      	add	r3, r2
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80012d0:	4908      	ldr	r1, [pc, #32]	; (80012f4 <LL_DMA_SetMemoryIncMode+0x44>)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	440b      	add	r3, r1
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	440b      	add	r3, r1
 80012de:	4619      	mov	r1, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
}
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	08005758 	.word	0x08005758

080012f8 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8001304:	4a0d      	ldr	r2, [pc, #52]	; (800133c <LL_DMA_SetPeriphSize+0x44>)
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	4413      	add	r3, r2
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	4413      	add	r3, r2
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8001318:	4908      	ldr	r1, [pc, #32]	; (800133c <LL_DMA_SetPeriphSize+0x44>)
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	440b      	add	r3, r1
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	440b      	add	r3, r1
 8001326:	4619      	mov	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4313      	orrs	r3, r2
 800132c:	600b      	str	r3, [r1, #0]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	08005758 	.word	0x08005758

08001340 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 800134c:	4a0d      	ldr	r2, [pc, #52]	; (8001384 <LL_DMA_SetMemorySize+0x44>)
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	4413      	add	r3, r2
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4413      	add	r3, r2
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8001360:	4908      	ldr	r1, [pc, #32]	; (8001384 <LL_DMA_SetMemorySize+0x44>)
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	440b      	add	r3, r1
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4619      	mov	r1, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	440b      	add	r3, r1
 800136e:	4619      	mov	r1, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4313      	orrs	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	08005758 	.word	0x08005758

08001388 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001394:	4a0d      	ldr	r2, [pc, #52]	; (80013cc <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4413      	add	r3, r2
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013a8:	4908      	ldr	r1, [pc, #32]	; (80013cc <LL_DMA_SetStreamPriorityLevel+0x44>)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	440b      	add	r3, r1
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	440b      	add	r3, r1
 80013b6:	4619      	mov	r1, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	08005758 	.word	0x08005758

080013d0 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 80013dc:	4a0d      	ldr	r2, [pc, #52]	; (8001414 <LL_DMA_SetChannelSelection+0x44>)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	4413      	add	r3, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4413      	add	r3, r2
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80013f0:	4908      	ldr	r1, [pc, #32]	; (8001414 <LL_DMA_SetChannelSelection+0x44>)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	440b      	add	r3, r1
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4619      	mov	r1, r3
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	440b      	add	r3, r1
 80013fe:	4619      	mov	r1, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]
}
 8001406:	bf00      	nop
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	08005758 	.word	0x08005758

08001418 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8001422:	4a0c      	ldr	r2, [pc, #48]	; (8001454 <LL_DMA_DisableFifoMode+0x3c>)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	4413      	add	r3, r2
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4413      	add	r3, r2
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	4908      	ldr	r1, [pc, #32]	; (8001454 <LL_DMA_DisableFifoMode+0x3c>)
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	440a      	add	r2, r1
 8001438:	7812      	ldrb	r2, [r2, #0]
 800143a:	4611      	mov	r1, r2
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	440a      	add	r2, r1
 8001440:	f023 0304 	bic.w	r3, r3, #4
 8001444:	6153      	str	r3, [r2, #20]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	08005758 	.word	0x08005758

08001458 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800145c:	4b05      	ldr	r3, [pc, #20]	; (8001474 <LL_RCC_HSE_Enable+0x1c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a04      	ldr	r2, [pc, #16]	; (8001474 <LL_RCC_HSE_Enable+0x1c>)
 8001462:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001466:	6013      	str	r3, [r2, #0]
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40023800 	.word	0x40023800

08001478 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 800147c:	4b07      	ldr	r3, [pc, #28]	; (800149c <LL_RCC_HSE_IsReady+0x24>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001484:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001488:	bf0c      	ite	eq
 800148a:	2301      	moveq	r3, #1
 800148c:	2300      	movne	r3, #0
 800148e:	b2db      	uxtb	r3, r3
}
 8001490:	4618      	mov	r0, r3
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800

080014a0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <LL_RCC_SetSysClkSource+0x24>)
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f023 0203 	bic.w	r2, r3, #3
 80014b0:	4904      	ldr	r1, [pc, #16]	; (80014c4 <LL_RCC_SetSysClkSource+0x24>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	608b      	str	r3, [r1, #8]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40023800 	.word	0x40023800

080014c8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80014cc:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <LL_RCC_GetSysClkSource+0x18>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 030c 	and.w	r3, r3, #12
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800

080014e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <LL_RCC_SetAHBPrescaler+0x24>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014f4:	4904      	ldr	r1, [pc, #16]	; (8001508 <LL_RCC_SetAHBPrescaler+0x24>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	608b      	str	r3, [r1, #8]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40023800 	.word	0x40023800

0800150c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001514:	4b06      	ldr	r3, [pc, #24]	; (8001530 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800151c:	4904      	ldr	r1, [pc, #16]	; (8001530 <LL_RCC_SetAPB1Prescaler+0x24>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4313      	orrs	r3, r2
 8001522:	608b      	str	r3, [r1, #8]
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	40023800 	.word	0x40023800

08001534 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <LL_RCC_SetAPB2Prescaler+0x24>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001544:	4904      	ldr	r1, [pc, #16]	; (8001558 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
}
 800154c:	bf00      	nop
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	40023800 	.word	0x40023800

0800155c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <LL_RCC_PLL_Enable+0x1c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a04      	ldr	r2, [pc, #16]	; (8001578 <LL_RCC_PLL_Enable+0x1c>)
 8001566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800156a:	6013      	str	r3, [r2, #0]
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800

0800157c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <LL_RCC_PLL_IsReady+0x24>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001588:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2db      	uxtb	r3, r3
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40023800 	.word	0x40023800

080015a4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80015b2:	4b0d      	ldr	r3, [pc, #52]	; (80015e8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	4b0d      	ldr	r3, [pc, #52]	; (80015ec <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	68f9      	ldr	r1, [r7, #12]
 80015bc:	68ba      	ldr	r2, [r7, #8]
 80015be:	4311      	orrs	r1, r2
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	0192      	lsls	r2, r2, #6
 80015c4:	430a      	orrs	r2, r1
 80015c6:	4908      	ldr	r1, [pc, #32]	; (80015e8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015d4:	4904      	ldr	r1, [pc, #16]	; (80015e8 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80015dc:	bf00      	nop
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	40023800 	.word	0x40023800
 80015ec:	ffbf8000 	.word	0xffbf8000

080015f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015fc:	4907      	ldr	r1, [pc, #28]	; (800161c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4313      	orrs	r3, r2
 8001602:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4013      	ands	r3, r2
 800160c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800160e:	68fb      	ldr	r3, [r7, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	40023800 	.word	0x40023800

08001620 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <LL_APB1_GRP1_EnableClock+0x2c>)
 800162a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800162c:	4907      	ldr	r1, [pc, #28]	; (800164c <LL_APB1_GRP1_EnableClock+0x2c>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4313      	orrs	r3, r2
 8001632:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001636:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4013      	ands	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800163e:	68fb      	ldr	r3, [r7, #12]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	40023800 	.word	0x40023800

08001650 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001658:	4b08      	ldr	r3, [pc, #32]	; (800167c <LL_APB2_GRP1_EnableClock+0x2c>)
 800165a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800165c:	4907      	ldr	r1, [pc, #28]	; (800167c <LL_APB2_GRP1_EnableClock+0x2c>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4313      	orrs	r3, r2
 8001662:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001664:	4b05      	ldr	r3, [pc, #20]	; (800167c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001666:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4013      	ands	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800166e:	68fb      	ldr	r3, [r7, #12]
}
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	40023800 	.word	0x40023800

08001680 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800168a:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <LL_SYSCFG_SetEXTISource+0x58>)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	3302      	adds	r3, #2
 8001692:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	0c1b      	lsrs	r3, r3, #16
 800169a:	43db      	mvns	r3, r3
 800169c:	ea02 0103 	and.w	r1, r2, r3
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	0c1b      	lsrs	r3, r3, #16
 80016a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	fa93 f3a3 	rbit	r3, r3
 80016ac:	60bb      	str	r3, [r7, #8]
  return result;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	fab3 f383 	clz	r3, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	461a      	mov	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	fa03 f202 	lsl.w	r2, r3, r2
 80016be:	4806      	ldr	r0, [pc, #24]	; (80016d8 <LL_SYSCFG_SetEXTISource+0x58>)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	430a      	orrs	r2, r1
 80016c6:	3302      	adds	r3, #2
 80016c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80016cc:	bf00      	nop
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	40013800 	.word	0x40013800

080016dc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <LL_FLASH_SetLatency+0x24>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f023 0207 	bic.w	r2, r3, #7
 80016ec:	4904      	ldr	r1, [pc, #16]	; (8001700 <LL_FLASH_SetLatency+0x24>)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	600b      	str	r3, [r1, #0]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	40023c00 	.word	0x40023c00

08001704 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <LL_FLASH_GetLatency+0x18>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0307 	and.w	r3, r3, #7
}
 8001710:	4618      	mov	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40023c00 	.word	0x40023c00

08001720 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001730:	4904      	ldr	r1, [pc, #16]	; (8001744 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4313      	orrs	r3, r2
 8001736:	600b      	str	r3, [r1, #0]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	40007000 	.word	0x40007000

08001748 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	601a      	str	r2, [r3, #0]
}
 800175c:	bf00      	nop
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d01c      	beq.n	80017b2 <LL_TIM_OC_DisableFast+0x4a>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2b04      	cmp	r3, #4
 800177c:	d017      	beq.n	80017ae <LL_TIM_OC_DisableFast+0x46>
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	2b10      	cmp	r3, #16
 8001782:	d012      	beq.n	80017aa <LL_TIM_OC_DisableFast+0x42>
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2b40      	cmp	r3, #64	; 0x40
 8001788:	d00d      	beq.n	80017a6 <LL_TIM_OC_DisableFast+0x3e>
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001790:	d007      	beq.n	80017a2 <LL_TIM_OC_DisableFast+0x3a>
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001798:	d101      	bne.n	800179e <LL_TIM_OC_DisableFast+0x36>
 800179a:	2305      	movs	r3, #5
 800179c:	e00a      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 800179e:	2306      	movs	r3, #6
 80017a0:	e008      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 80017a2:	2304      	movs	r3, #4
 80017a4:	e006      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 80017a6:	2303      	movs	r3, #3
 80017a8:	e004      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 80017aa:	2302      	movs	r3, #2
 80017ac:	e002      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <LL_TIM_OC_DisableFast+0x4c>
 80017b2:	2300      	movs	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3318      	adds	r3, #24
 80017ba:	4619      	mov	r1, r3
 80017bc:	7bfb      	ldrb	r3, [r7, #15]
 80017be:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <LL_TIM_OC_DisableFast+0x84>)
 80017c0:	5cd3      	ldrb	r3, [r2, r3]
 80017c2:	440b      	add	r3, r1
 80017c4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	4908      	ldr	r1, [pc, #32]	; (80017f0 <LL_TIM_OC_DisableFast+0x88>)
 80017ce:	5ccb      	ldrb	r3, [r1, r3]
 80017d0:	4619      	mov	r1, r3
 80017d2:	2304      	movs	r3, #4
 80017d4:	408b      	lsls	r3, r1
 80017d6:	43db      	mvns	r3, r3
 80017d8:	401a      	ands	r2, r3
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	601a      	str	r2, [r3, #0]

}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	08005760 	.word	0x08005760
 80017f0:	08005768 	.word	0x08005768

080017f4 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001806:	f023 0307 	bic.w	r3, r3, #7
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	431a      	orrs	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	609a      	str	r2, [r3, #8]
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
 8001826:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	605a      	str	r2, [r3, #4]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	609a      	str	r2, [r3, #8]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	fa93 f3a3 	rbit	r3, r3
 800187e:	613b      	str	r3, [r7, #16]
  return result;
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	fab3 f383 	clz	r3, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	2103      	movs	r1, #3
 800188c:	fa01 f303 	lsl.w	r3, r1, r3
 8001890:	43db      	mvns	r3, r3
 8001892:	401a      	ands	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	fa93 f3a3 	rbit	r3, r3
 800189e:	61bb      	str	r3, [r7, #24]
  return result;
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	fab3 f383 	clz	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	431a      	orrs	r2, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	601a      	str	r2, [r3, #0]
}
 80018b6:	bf00      	nop
 80018b8:	3724      	adds	r7, #36	; 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b089      	sub	sp, #36	; 0x24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	60f8      	str	r0, [r7, #12]
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	613b      	str	r3, [r7, #16]
  return result;
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	2103      	movs	r1, #3
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	401a      	ands	r2, r3
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa93 f3a3 	rbit	r3, r3
 80018fc:	61bb      	str	r3, [r7, #24]
  return result;
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	fab3 f383 	clz	r3, r3
 8001904:	b2db      	uxtb	r3, r3
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	fa01 f303 	lsl.w	r3, r1, r3
 800190e:	431a      	orrs	r2, r3
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	60da      	str	r2, [r3, #12]
}
 8001914:	bf00      	nop
 8001916:	3724      	adds	r7, #36	; 0x24
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	041a      	lsls	r2, r3, #16
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	619a      	str	r2, [r3, #24]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001942:	f001 f9d9 	bl	8002cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001946:	f000 f80f 	bl	8001968 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194a:	f000 f9df 	bl	8001d0c <MX_GPIO_Init>
  MX_DMA_Init();
 800194e:	f000 f9c4 	bl	8001cda <MX_DMA_Init>
  MX_ADC1_Init();
 8001952:	f000 f853 	bl	80019fc <MX_ADC1_Init>
  MX_CAN1_Init();
 8001956:	f000 f929 	bl	8001bac <MX_CAN1_Init>
  MX_TIM2_Init();
 800195a:	f000 f95f 	bl	8001c1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  BootInit();
 800195e:	f7fe fc81 	bl	8000264 <BootInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BootTask();
 8001962:	f7fe fc8f 	bl	8000284 <BootTask>
 8001966:	e7fc      	b.n	8001962 <main+0x24>

08001968 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 800196c:	2002      	movs	r0, #2
 800196e:	f7ff feb5 	bl	80016dc <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8001972:	bf00      	nop
 8001974:	f7ff fec6 	bl	8001704 <LL_FLASH_GetLatency>
 8001978:	4603      	mov	r3, r0
 800197a:	2b02      	cmp	r3, #2
 800197c:	d1fa      	bne.n	8001974 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800197e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001982:	f7ff fecd 	bl	8001720 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8001986:	f7ff fd67 	bl	8001458 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800198a:	bf00      	nop
 800198c:	f7ff fd74 	bl	8001478 <LL_RCC_HSE_IsReady>
 8001990:	4603      	mov	r3, r0
 8001992:	2b01      	cmp	r3, #1
 8001994:	d1fa      	bne.n	800198c <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_10, 64, LL_RCC_PLLP_DIV_2);
 8001996:	2300      	movs	r3, #0
 8001998:	2240      	movs	r2, #64	; 0x40
 800199a:	210a      	movs	r1, #10
 800199c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80019a0:	f7ff fe00 	bl	80015a4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80019a4:	f7ff fdda 	bl	800155c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80019a8:	bf00      	nop
 80019aa:	f7ff fde7 	bl	800157c <LL_RCC_PLL_IsReady>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d1fa      	bne.n	80019aa <SystemClock_Config+0x42>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80019b4:	2000      	movs	r0, #0
 80019b6:	f7ff fd95 	bl	80014e4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 80019ba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80019be:	f7ff fda5 	bl	800150c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_4);
 80019c2:	f44f 4020 	mov.w	r0, #40960	; 0xa000
 80019c6:	f7ff fdb5 	bl	8001534 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80019ca:	2002      	movs	r0, #2
 80019cc:	f7ff fd68 	bl	80014a0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80019d0:	bf00      	nop
 80019d2:	f7ff fd79 	bl	80014c8 <LL_RCC_GetSysClkSource>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b08      	cmp	r3, #8
 80019da:	d1fa      	bne.n	80019d2 <SystemClock_Config+0x6a>
  {

  }
  LL_SetSystemCoreClock(64000000);
 80019dc:	4806      	ldr	r0, [pc, #24]	; (80019f8 <SystemClock_Config+0x90>)
 80019de:	f003 fdc9 	bl	8005574 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80019e2:	200f      	movs	r0, #15
 80019e4:	f001 f9de 	bl	8002da4 <HAL_InitTick>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80019ee:	f000 fa6d 	bl	8001ecc <Error_Handler>
  }
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	03d09000 	.word	0x03d09000

080019fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b092      	sub	sp, #72	; 0x48
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001a02:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001a0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001a1e:	f107 0318 	add.w	r3, r7, #24
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
 8001a3a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001a3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a40:	f7ff fe06 	bl	8001650 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001a44:	2004      	movs	r0, #4
 8001a46:	f7ff fdd3 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC0   ------> ADC1_IN10
  PC1   ------> ADC1_IN11
  PC2   ------> ADC1_IN12
  */
  GPIO_InitStruct.Pin = BSE_ADC_Pin|TT_ADC_Pin|SUS_ADC_Pin;
 8001a4a:	2307      	movs	r3, #7
 8001a4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a56:	463b      	mov	r3, r7
 8001a58:	4619      	mov	r1, r3
 8001a5a:	484e      	ldr	r0, [pc, #312]	; (8001b94 <MX_ADC1_Init+0x198>)
 8001a5c:	f003 f8ea 	bl	8004c34 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_0, LL_DMA_CHANNEL_0);
 8001a60:	2200      	movs	r2, #0
 8001a62:	2100      	movs	r1, #0
 8001a64:	484c      	ldr	r0, [pc, #304]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a66:	f7ff fcb3 	bl	80013d0 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	484a      	ldr	r0, [pc, #296]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a70:	f7ff fbb2 	bl	80011d8 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_0, LL_DMA_PRIORITY_LOW);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	4847      	ldr	r0, [pc, #284]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a7a:	f7ff fc85 	bl	8001388 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 8001a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a82:	2100      	movs	r1, #0
 8001a84:	4844      	ldr	r0, [pc, #272]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a86:	f7ff fbcb 	bl	8001220 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4842      	ldr	r0, [pc, #264]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a90:	f7ff fbea 	bl	8001268 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 8001a94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a98:	2100      	movs	r1, #0
 8001a9a:	483f      	ldr	r0, [pc, #252]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001a9c:	f7ff fc08 	bl	80012b0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_WORD);
 8001aa0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	483c      	ldr	r0, [pc, #240]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001aa8:	f7ff fc26 	bl	80012f8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_WORD);
 8001aac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4839      	ldr	r0, [pc, #228]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001ab4:	f7ff fc44 	bl	8001340 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_0);
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4837      	ldr	r0, [pc, #220]	; (8001b98 <MX_ADC1_Init+0x19c>)
 8001abc:	f7ff fcac 	bl	8001418 <LL_DMA_DisableFifoMode>

  /* ADC1 interrupt Init */
  NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001ac0:	f7ff fa5a 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff faaa 	bl	8001024 <NVIC_EncodePriority>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	2012      	movs	r0, #18
 8001ad6:	f7ff fa7b 	bl	8000fd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(ADC_IRQn);
 8001ada:	2012      	movs	r0, #18
 8001adc:	f7ff fa5a 	bl	8000f94 <__NVIC_EnableIRQ>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8001ae8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aec:	647b      	str	r3, [r7, #68]	; 0x44
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001aee:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001af2:	4619      	mov	r1, r3
 8001af4:	4829      	ldr	r0, [pc, #164]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001af6:	f002 fe11 	bl	800471c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_EXT_TIM2_TRGO;
 8001afa:	f04f 53b0 	mov.w	r3, #369098752	; 0x16000000
 8001afe:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS;
 8001b00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8001b0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b12:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001b14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4820      	ldr	r0, [pc, #128]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b1c:	f002 fe2a 	bl	8004774 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV);
 8001b20:	2100      	movs	r1, #0
 8001b22:	481e      	ldr	r0, [pc, #120]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b24:	f7ff fae7 	bl	80010f6 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b2c:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001b32:	f107 0318 	add.w	r3, r7, #24
 8001b36:	4619      	mov	r1, r3
 8001b38:	4819      	ldr	r0, [pc, #100]	; (8001ba0 <MX_ADC1_Init+0x1a4>)
 8001b3a:	f002 fda7 	bl	800468c <LL_ADC_CommonInit>
  LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISINGFALLING);
 8001b3e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8001b42:	4816      	ldr	r0, [pc, #88]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b44:	f7ff fb36 	bl	80011b4 <LL_ADC_REG_StartConversionExtTrig>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_12);
 8001b48:	4a16      	ldr	r2, [pc, #88]	; (8001ba4 <MX_ADC1_Init+0x1a8>)
 8001b4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b4e:	4813      	ldr	r0, [pc, #76]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b50:	f7ff fa9b 	bl	800108a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_56CYCLES);
 8001b54:	2203      	movs	r2, #3
 8001b56:	4913      	ldr	r1, [pc, #76]	; (8001ba4 <MX_ADC1_Init+0x1a8>)
 8001b58:	4810      	ldr	r0, [pc, #64]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b5a:	f7ff fadf 	bl	800111c <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_11);
 8001b5e:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <MX_ADC1_Init+0x1ac>)
 8001b60:	f240 2105 	movw	r1, #517	; 0x205
 8001b64:	480d      	ldr	r0, [pc, #52]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b66:	f7ff fa90 	bl	800108a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_56CYCLES);
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	490e      	ldr	r1, [pc, #56]	; (8001ba8 <MX_ADC1_Init+0x1ac>)
 8001b6e:	480b      	ldr	r0, [pc, #44]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b70:	f7ff fad4 	bl	800111c <LL_ADC_SetChannelSamplingTime>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_10);
 8001b74:	220a      	movs	r2, #10
 8001b76:	f240 210a 	movw	r1, #522	; 0x20a
 8001b7a:	4808      	ldr	r0, [pc, #32]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b7c:	f7ff fa85 	bl	800108a <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_56CYCLES);
 8001b80:	2203      	movs	r2, #3
 8001b82:	210a      	movs	r1, #10
 8001b84:	4805      	ldr	r0, [pc, #20]	; (8001b9c <MX_ADC1_Init+0x1a0>)
 8001b86:	f7ff fac9 	bl	800111c <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b8a:	bf00      	nop
 8001b8c:	3748      	adds	r7, #72	; 0x48
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40026400 	.word	0x40026400
 8001b9c:	40012000 	.word	0x40012000
 8001ba0:	40012300 	.word	0x40012300
 8001ba4:	0060000c 	.word	0x0060000c
 8001ba8:	0030000b 	.word	0x0030000b

08001bac <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001bb0:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bb2:	4a19      	ldr	r2, [pc, #100]	; (8001c18 <MX_CAN1_Init+0x6c>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 8001bb6:	4b17      	ldr	r3, [pc, #92]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bb8:	2204      	movs	r2, #4
 8001bba:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001bbc:	4b15      	ldr	r3, [pc, #84]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8001bc2:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bc4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001bc8:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8001bca:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bcc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001bd0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bd4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bd8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bec:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bfe:	4805      	ldr	r0, [pc, #20]	; (8001c14 <MX_CAN1_Init+0x68>)
 8001c00:	f001 f914 	bl	8002e2c <HAL_CAN_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001c0a:	f000 f95f 	bl	8001ecc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200004f8 	.word	0x200004f8
 8001c18:	40006400 	.word	0x40006400

08001c1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08e      	sub	sp, #56	; 0x38
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	2220      	movs	r2, #32
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f003 fccf 	bl	80055dc <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fcee 	bl	8001620 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001c44:	f7ff f998 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff f9e8 	bl	8001024 <NVIC_EncodePriority>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4619      	mov	r1, r3
 8001c58:	201c      	movs	r0, #28
 8001c5a:	f7ff f9b9 	bl	8000fd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001c5e:	201c      	movs	r0, #28
 8001c60:	f7ff f998 	bl	8000f94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 79;
 8001c64:	234f      	movs	r3, #79	; 0x4f
 8001c66:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 15;
 8001c6c:	230f      	movs	r3, #15
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c7e:	f003 f9f9 	bl	8005074 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001c82:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c86:	f7ff fd5f 	bl	8001748 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001c90:	f7ff fdb0 	bl	80017f4 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	461a      	mov	r2, r3
 8001cac:	2101      	movs	r1, #1
 8001cae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cb2:	f003 fa79 	bl	80051a8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cbc:	f7ff fd54 	bl	8001768 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
 8001cc0:	2120      	movs	r1, #32
 8001cc2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cc6:	f7ff fdaa 	bl	800181e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001cca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cce:	f7ff fdb9 	bl	8001844 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cd2:	bf00      	nop
 8001cd4:	3738      	adds	r7, #56	; 0x38
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 8001cde:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001ce2:	f7ff fc85 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001ce6:	f7ff f947 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2200      	movs	r2, #0
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff f997 	bl	8001024 <NVIC_EncodePriority>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	2038      	movs	r0, #56	; 0x38
 8001cfc:	f7ff f968 	bl	8000fd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d00:	2038      	movs	r0, #56	; 0x38
 8001d02:	f7ff f947 	bl	8000f94 <__NVIC_EnableIRQ>

}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
	...

08001d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b088      	sub	sp, #32
 8001d10:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001d12:	f107 0318 	add.w	r3, r7, #24
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]
 8001d2a:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001d2c:	2080      	movs	r0, #128	; 0x80
 8001d2e:	f7ff fc5f 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d32:	2004      	movs	r0, #4
 8001d34:	f7ff fc5c 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d38:	2001      	movs	r0, #1
 8001d3a:	f7ff fc59 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d3e:	2002      	movs	r0, #2
 8001d40:	f7ff fc56 	bl	80015f0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(Enable_Inverter_MCU_GPIO_Port, Enable_Inverter_MCU_Pin);
 8001d44:	2104      	movs	r1, #4
 8001d46:	4859      	ldr	r0, [pc, #356]	; (8001eac <MX_GPIO_Init+0x1a0>)
 8001d48:	f7ff fdea 	bl	8001920 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = Enable_Inverter_MCU_Pin;
 8001d4c:	2304      	movs	r3, #4
 8001d4e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d50:	2301      	movs	r3, #1
 8001d52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Enable_Inverter_MCU_GPIO_Port, &GPIO_InitStruct);
 8001d60:	463b      	mov	r3, r7
 8001d62:	4619      	mov	r1, r3
 8001d64:	4851      	ldr	r0, [pc, #324]	; (8001eac <MX_GPIO_Init+0x1a0>)
 8001d66:	f002 ff65 	bl	8004c34 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE10);
 8001d6a:	4951      	ldr	r1, [pc, #324]	; (8001eb0 <MX_GPIO_Init+0x1a4>)
 8001d6c:	2002      	movs	r0, #2
 8001d6e:	f7ff fc87 	bl	8001680 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE11);
 8001d72:	4950      	ldr	r1, [pc, #320]	; (8001eb4 <MX_GPIO_Init+0x1a8>)
 8001d74:	2002      	movs	r0, #2
 8001d76:	f7ff fc83 	bl	8001680 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE5);
 8001d7a:	494f      	ldr	r1, [pc, #316]	; (8001eb8 <MX_GPIO_Init+0x1ac>)
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f7ff fc7f 	bl	8001680 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE6);
 8001d82:	494e      	ldr	r1, [pc, #312]	; (8001ebc <MX_GPIO_Init+0x1b0>)
 8001d84:	2001      	movs	r0, #1
 8001d86:	f7ff fc7b 	bl	8001680 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE7);
 8001d8a:	494d      	ldr	r1, [pc, #308]	; (8001ec0 <MX_GPIO_Init+0x1b4>)
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	f7ff fc77 	bl	8001680 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_10;
 8001d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d96:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8001da0:	2303      	movs	r3, #3
 8001da2:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001da4:	f107 0318 	add.w	r3, r7, #24
 8001da8:	4618      	mov	r0, r3
 8001daa:	f002 fdbd 	bl	8004928 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_11;
 8001dae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001db2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001db4:	2301      	movs	r3, #1
 8001db6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001db8:	2300      	movs	r3, #0
 8001dba:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001dc0:	f107 0318 	add.w	r3, r7, #24
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f002 fdaf 	bl	8004928 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 8001dca:	2320      	movs	r3, #32
 8001dcc:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001dda:	f107 0318 	add.w	r3, r7, #24
 8001dde:	4618      	mov	r0, r3
 8001de0:	f002 fda2 	bl	8004928 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 8001de4:	2340      	movs	r3, #64	; 0x40
 8001de6:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001de8:	2301      	movs	r3, #1
 8001dea:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001dec:	2300      	movs	r3, #0
 8001dee:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8001df0:	2303      	movs	r3, #3
 8001df2:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001df4:	f107 0318 	add.w	r3, r7, #24
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f002 fd95 	bl	8004928 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_7;
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001e02:	2301      	movs	r3, #1
 8001e04:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001e06:	2300      	movs	r3, #0
 8001e08:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001e0e:	f107 0318 	add.w	r3, r7, #24
 8001e12:	4618      	mov	r0, r3
 8001e14:	f002 fd88 	bl	8004928 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(SDC_OUT_MCU_GPIO_Port, SDC_OUT_MCU_Pin, LL_GPIO_PULL_NO);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e1e:	4829      	ldr	r0, [pc, #164]	; (8001ec4 <MX_GPIO_Init+0x1b8>)
 8001e20:	f7ff fd4f 	bl	80018c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(SDC_IN_MCU_GPIO_Port, SDC_IN_MCU_Pin, LL_GPIO_PULL_NO);
 8001e24:	2200      	movs	r2, #0
 8001e26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e2a:	4826      	ldr	r0, [pc, #152]	; (8001ec4 <MX_GPIO_Init+0x1b8>)
 8001e2c:	f7ff fd49 	bl	80018c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(SUS_Fuse_GPIO_Port, SUS_Fuse_Pin, LL_GPIO_PULL_NO);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2120      	movs	r1, #32
 8001e34:	4824      	ldr	r0, [pc, #144]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e36:	f7ff fd44 	bl	80018c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(TT_Fuse_GPIO_Port, TT_Fuse_Pin, LL_GPIO_PULL_NO);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2140      	movs	r1, #64	; 0x40
 8001e3e:	4822      	ldr	r0, [pc, #136]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e40:	f7ff fd3f 	bl	80018c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BSE_Fuse_GPIO_Port, BSE_Fuse_Pin, LL_GPIO_PULL_NO);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2180      	movs	r1, #128	; 0x80
 8001e48:	481f      	ldr	r0, [pc, #124]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e4a:	f7ff fd3a 	bl	80018c2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(SDC_OUT_MCU_GPIO_Port, SDC_OUT_MCU_Pin, LL_GPIO_MODE_INPUT);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e54:	481b      	ldr	r0, [pc, #108]	; (8001ec4 <MX_GPIO_Init+0x1b8>)
 8001e56:	f7ff fd05 	bl	8001864 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(SDC_IN_MCU_GPIO_Port, SDC_IN_MCU_Pin, LL_GPIO_MODE_INPUT);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e60:	4818      	ldr	r0, [pc, #96]	; (8001ec4 <MX_GPIO_Init+0x1b8>)
 8001e62:	f7ff fcff 	bl	8001864 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(SUS_Fuse_GPIO_Port, SUS_Fuse_Pin, LL_GPIO_MODE_INPUT);
 8001e66:	2200      	movs	r2, #0
 8001e68:	2120      	movs	r1, #32
 8001e6a:	4817      	ldr	r0, [pc, #92]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e6c:	f7ff fcfa 	bl	8001864 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(TT_Fuse_GPIO_Port, TT_Fuse_Pin, LL_GPIO_MODE_INPUT);
 8001e70:	2200      	movs	r2, #0
 8001e72:	2140      	movs	r1, #64	; 0x40
 8001e74:	4814      	ldr	r0, [pc, #80]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e76:	f7ff fcf5 	bl	8001864 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BSE_Fuse_GPIO_Port, BSE_Fuse_Pin, LL_GPIO_MODE_INPUT);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2180      	movs	r1, #128	; 0x80
 8001e7e:	4812      	ldr	r0, [pc, #72]	; (8001ec8 <MX_GPIO_Init+0x1bc>)
 8001e80:	f7ff fcf0 	bl	8001864 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001e84:	f7ff f878 	bl	8000f78 <__NVIC_GetPriorityGrouping>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f8c8 	bl	8001024 <NVIC_EncodePriority>
 8001e94:	4603      	mov	r3, r0
 8001e96:	4619      	mov	r1, r3
 8001e98:	2028      	movs	r0, #40	; 0x28
 8001e9a:	f7ff f899 	bl	8000fd0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e9e:	2028      	movs	r0, #40	; 0x28
 8001ea0:	f7ff f878 	bl	8000f94 <__NVIC_EnableIRQ>

}
 8001ea4:	bf00      	nop
 8001ea6:	3720      	adds	r7, #32
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40020000 	.word	0x40020000
 8001eb0:	0f000002 	.word	0x0f000002
 8001eb4:	f0000002 	.word	0xf0000002
 8001eb8:	00f00001 	.word	0x00f00001
 8001ebc:	0f000001 	.word	0x0f000001
 8001ec0:	f0000001 	.word	0xf0000001
 8001ec4:	40020800 	.word	0x40020800
 8001ec8:	40020400 	.word	0x40020400

08001ecc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed0:	b672      	cpsid	i
}
 8001ed2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <Error_Handler+0x8>

08001ed6 <NvmInit>:
** \brief     Initializes the NVM driver.
** \return    none.
**
****************************************************************************************/
void NvmInit(void)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	af00      	add	r7, sp, #0
   */
  NvmInitHook();
#endif

  /* init the internal driver */
  FlashInit();
 8001eda:	f7fe fca1 	bl	8000820 <FlashInit>
} /*** end of NvmInit ***/
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <NvmWrite>:
** \param     data Pointer to the data buffer.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmWrite(blt_addr addr, blt_int32u len, blt_int8u *data)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b084      	sub	sp, #16
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	60f8      	str	r0, [r7, #12]
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the program operation */
  return FlashWrite(addr, len, data);
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	68b9      	ldr	r1, [r7, #8]
 8001ef2:	68f8      	ldr	r0, [r7, #12]
 8001ef4:	f7fe fca8 	bl	8000848 <FlashWrite>
 8001ef8:	4603      	mov	r3, r0
} /*** end of NvmWrite ***/
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <NvmErase>:
** \param     len  Length in bytes.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmErase(blt_addr addr, blt_int32u len)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
    return BLT_FALSE;
  }
#endif

  /* still here so the internal driver should try and perform the erase operation */
  return FlashErase(addr, len);
 8001f0c:	6839      	ldr	r1, [r7, #0]
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7fe fce4 	bl	80008dc <FlashErase>
 8001f14:	4603      	mov	r3, r0
} /*** end of NvmErase ***/
 8001f16:	4618      	mov	r0, r3
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <NvmVerifyChecksum>:
**            present and can be started.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmVerifyChecksum(void)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	af00      	add	r7, sp, #0
#if (BOOT_NVM_CHECKSUM_HOOKS_ENABLE > 0)
  /* check checksum using the application specific method. */
  return NvmVerifyChecksumHook();
#else
  /* check checksum using the interally supported method. */
  return FlashVerifyChecksum();
 8001f22:	f7fe fd65 	bl	80009f0 <FlashVerifyChecksum>
 8001f26:	4603      	mov	r3, r0
#endif
} /*** end of NvmVerifyChecksum ***/
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <NvmGetUserProgBaseAddress>:
**            program. This is typically that start of the vector table.
** \return    Base address.
**
****************************************************************************************/
blt_addr NvmGetUserProgBaseAddress(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  return FlashGetUserProgBaseAddress();
 8001f30:	f7fe fdc6 	bl	8000ac0 <FlashGetUserProgBaseAddress>
 8001f34:	4603      	mov	r3, r0
} /*** end of NvmGetUserProgBaseAddress ***/
 8001f36:	4618      	mov	r0, r3
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <NvmDone>:
**            to determine if a valid user program is present in flash.
** \return    BLT_TRUE if successful, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool NvmDone(void)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	af00      	add	r7, sp, #0
  {
    return BLT_FALSE;
  }
#else
  /* compute and write checksum, which is programmed by the internal driver. */
  if (FlashWriteChecksum() == BLT_FALSE)
 8001f3e:	f7fe fd03 	bl	8000948 <FlashWriteChecksum>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <NvmDone+0x12>
  {
    return BLT_FALSE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	e002      	b.n	8001f52 <NvmDone+0x18>
  }
#endif

  /* finish up internal driver operations */
  return FlashDone();
 8001f4c:	f7fe fd94 	bl	8000a78 <FlashDone>
 8001f50:	4603      	mov	r3, r0
} /*** end of NvmDone ***/
 8001f52:	4618      	mov	r0, r3
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b13      	ldr	r3, [pc, #76]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f66:	4a12      	ldr	r2, [pc, #72]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	; 0x40
 8001f8a:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <HAL_MspInit+0x58>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2100      	movs	r1, #0
 8001f9a:	2005      	movs	r0, #5
 8001f9c:	f001 fe8b 	bl	8003cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001fa0:	2005      	movs	r0, #5
 8001fa2:	f001 fea4 	bl	8003cee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800

08001fb4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08a      	sub	sp, #40	; 0x28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a29      	ldr	r2, [pc, #164]	; (8002078 <HAL_CAN_MspInit+0xc4>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d14c      	bne.n	8002070 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	4b28      	ldr	r3, [pc, #160]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	4a27      	ldr	r2, [pc, #156]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8001fe0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe6:	4b25      	ldr	r3, [pc, #148]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b21      	ldr	r3, [pc, #132]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a20      	ldr	r2, [pc, #128]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b1e      	ldr	r3, [pc, #120]	; (800207c <HAL_CAN_MspInit+0xc8>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800200e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002012:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002020:	2309      	movs	r3, #9
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	4815      	ldr	r0, [pc, #84]	; (8002080 <HAL_CAN_MspInit+0xcc>)
 800202c:	f002 f952 	bl	80042d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	2013      	movs	r0, #19
 8002036:	f001 fe3e 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800203a:	2013      	movs	r0, #19
 800203c:	f001 fe57 	bl	8003cee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002040:	2200      	movs	r2, #0
 8002042:	2100      	movs	r1, #0
 8002044:	2014      	movs	r0, #20
 8002046:	f001 fe36 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800204a:	2014      	movs	r0, #20
 800204c:	f001 fe4f 	bl	8003cee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002050:	2200      	movs	r2, #0
 8002052:	2100      	movs	r1, #0
 8002054:	2015      	movs	r0, #21
 8002056:	f001 fe2e 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800205a:	2015      	movs	r0, #21
 800205c:	f001 fe47 	bl	8003cee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8002060:	2200      	movs	r2, #0
 8002062:	2100      	movs	r1, #0
 8002064:	2016      	movs	r0, #22
 8002066:	f001 fe26 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800206a:	2016      	movs	r0, #22
 800206c:	f001 fe3f 	bl	8003cee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40006400 	.word	0x40006400
 800207c:	40023800 	.word	0x40023800
 8002080:	40020000 	.word	0x40020000

08002084 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 800208c:	4b07      	ldr	r3, [pc, #28]	; (80020ac <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800208e:	695a      	ldr	r2, [r3, #20]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4013      	ands	r3, r2
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	429a      	cmp	r2, r3
 8002098:	bf0c      	ite	eq
 800209a:	2301      	moveq	r3, #1
 800209c:	2300      	movne	r3, #0
 800209e:	b2db      	uxtb	r3, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	40013c00 	.word	0x40013c00

080020b0 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 80020b8:	4a04      	ldr	r2, [pc, #16]	; (80020cc <LL_EXTI_ClearFlag_0_31+0x1c>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6153      	str	r3, [r2, #20]
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40013c00 	.word	0x40013c00

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 fe72 	bl	8002e04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE END ADC_IRQn 0 */

  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002144:	4802      	ldr	r0, [pc, #8]	; (8002150 <CAN1_TX_IRQHandler+0x10>)
 8002146:	f001 faa2 	bl	800368e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200004f8 	.word	0x200004f8

08002154 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002158:	4802      	ldr	r0, [pc, #8]	; (8002164 <CAN1_RX0_IRQHandler+0x10>)
 800215a:	f001 fa98 	bl	800368e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200004f8 	.word	0x200004f8

08002168 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <CAN1_RX1_IRQHandler+0x10>)
 800216e:	f001 fa8e 	bl	800368e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200004f8 	.word	0x200004f8

0800217c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002180:	4802      	ldr	r0, [pc, #8]	; (800218c <CAN1_SCE_IRQHandler+0x10>)
 8002182:	f001 fa84 	bl	800368e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200004f8 	.word	0x200004f8

08002190 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_10) != RESET)
 80021a2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80021a6:	f7ff ff6d 	bl	8002084 <LL_EXTI_IsActiveFlag_0_31>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_10);
 80021b0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80021b4:	f7ff ff7c 	bl	80020b0 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_10 */

    /* USER CODE END LL_EXTI_LINE_10 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_11) != RESET)
 80021b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80021bc:	f7ff ff62 	bl	8002084 <LL_EXTI_IsActiveFlag_0_31>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <EXTI15_10_IRQHandler+0x30>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_11);
 80021c6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80021ca:	f7ff ff71 	bl	80020b0 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_11 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021d2:	b480      	push	{r7}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Stream0_IRQn 0 */

  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021e4:	4b06      	ldr	r3, [pc, #24]	; (8002200 <SystemInit+0x20>)
 80021e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ea:	4a05      	ldr	r2, [pc, #20]	; (8002200 <SystemInit+0x20>)
 80021ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <LL_APB2_GRP1_EnableClock>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800220c:	4b08      	ldr	r3, [pc, #32]	; (8002230 <LL_APB2_GRP1_EnableClock+0x2c>)
 800220e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002210:	4907      	ldr	r1, [pc, #28]	; (8002230 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4313      	orrs	r3, r2
 8002216:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <LL_APB2_GRP1_EnableClock+0x2c>)
 800221a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4013      	ands	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40023800 	.word	0x40023800

08002234 <LL_APB2_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <LL_APB2_GRP1_DisableClock+0x24>)
 800223e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	43db      	mvns	r3, r3
 8002244:	4904      	ldr	r1, [pc, #16]	; (8002258 <LL_APB2_GRP1_DisableClock+0x24>)
 8002246:	4013      	ands	r3, r2
 8002248:	644b      	str	r3, [r1, #68]	; 0x44
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800

0800225c <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002264:	4b05      	ldr	r3, [pc, #20]	; (800227c <LL_APB2_GRP1_ForceReset+0x20>)
 8002266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002268:	4904      	ldr	r1, [pc, #16]	; (800227c <LL_APB2_GRP1_ForceReset+0x20>)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4313      	orrs	r3, r2
 800226e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	40023800 	.word	0x40023800

08002280 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 800228a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	43db      	mvns	r3, r3
 8002290:	4904      	ldr	r1, [pc, #16]	; (80022a4 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8002292:	4013      	ands	r3, r2
 8002294:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40023800 	.word	0x40023800

080022a8 <LL_RCC_GetAPB2Prescaler>:
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80022ac:	4b04      	ldr	r3, [pc, #16]	; (80022c0 <LL_RCC_GetAPB2Prescaler+0x18>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800

080022c4 <TimerInit>:
**            inline functions.
** \return    none.
**
****************************************************************************************/
void TimerInit(void)
{
 80022c4:	b590      	push	{r4, r7, lr}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0

  /* All STM32F4 derivatives support a TIM1 peripheral. Its free running counter will be
   * used to realize the polling based millisecond time reference in this module.
   * Start by enabling the periperhal.
   */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80022ca:	2001      	movs	r0, #1
 80022cc:	f7ff ff9a 	bl	8002204 <LL_APB2_GRP1_EnableClock>
  /* The TIM1 peripheral clock is derived from PCLK2. Obtain the PCLK2 frequency. */
  pclk2_frequency = __LL_RCC_CALC_PCLK2_FREQ(SystemCoreClock, LL_RCC_GetAPB2Prescaler());
 80022d0:	4b1d      	ldr	r3, [pc, #116]	; (8002348 <TimerInit+0x84>)
 80022d2:	681c      	ldr	r4, [r3, #0]
 80022d4:	f7ff ffe8 	bl	80022a8 <LL_RCC_GetAPB2Prescaler>
 80022d8:	4603      	mov	r3, r0
 80022da:	0b5b      	lsrs	r3, r3, #13
 80022dc:	4a1b      	ldr	r2, [pc, #108]	; (800234c <TimerInit+0x88>)
 80022de:	5cd3      	ldrb	r3, [r2, r3]
 80022e0:	fa24 f303 	lsr.w	r3, r4, r3
 80022e4:	60fb      	str	r3, [r7, #12]
  /* According to the clock tree diagram in the RCC chapter of the reference manual,
   * the PCLK2-TIM frequency = PLCK2 * 1, when the APB2 prescaler is 1, otherwise it is
   * PCLK2 * 2.
   */
  tim_multiplier = (LL_RCC_GetAPB2Prescaler() == LL_RCC_APB2_DIV_1) ? 1U : 2U;
 80022e6:	f7ff ffdf 	bl	80022a8 <LL_RCC_GetAPB2Prescaler>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <TimerInit+0x30>
 80022f0:	2301      	movs	r3, #1
 80022f2:	e000      	b.n	80022f6 <TimerInit+0x32>
 80022f4:	2302      	movs	r3, #2
 80022f6:	72fb      	strb	r3, [r7, #11]
  /* Obtain the PCLK2-TIM frequency. */
  pclk2_tim_frequency = pclk2_frequency * tim_multiplier;
 80022f8:	7afa      	ldrb	r2, [r7, #11]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	fb02 f303 	mul.w	r3, r2, r3
 8002300:	607b      	str	r3, [r7, #4]
  /* Configure the free running counter as a 16-bit upwards counter that runs at the
   * desired frequency and enable it.
   */
  TIM1->CR1 = TIM_CR1_CEN;
 8002302:	4b13      	ldr	r3, [pc, #76]	; (8002350 <TimerInit+0x8c>)
 8002304:	2201      	movs	r2, #1
 8002306:	601a      	str	r2, [r3, #0]
  TIM1->ARR = 65535U;
 8002308:	4b11      	ldr	r3, [pc, #68]	; (8002350 <TimerInit+0x8c>)
 800230a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800230e:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM1->PSC = (pclk2_tim_frequency / TIMER_COUNTER_FREQ_HZ) - 1U;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	4a0f      	ldr	r2, [pc, #60]	; (8002354 <TimerInit+0x90>)
 8002316:	fba2 2303 	umull	r2, r3, r2, r3
 800231a:	09db      	lsrs	r3, r3, #7
 800231c:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <TimerInit+0x8c>)
 800231e:	3b01      	subs	r3, #1
 8002320:	6293      	str	r3, [r2, #40]	; 0x28
  /* Generate an update event to reload the prescaler immediately. */
  TIM1->EGR |= TIM_EGR_UG;
 8002322:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <TimerInit+0x8c>)
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	4a0a      	ldr	r2, [pc, #40]	; (8002350 <TimerInit+0x8c>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6153      	str	r3, [r2, #20]
  /* Initialize locals. */
  millisecond_counter = 0;
 800232e:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <TimerInit+0x94>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
  free_running_counter_last = (blt_int16u)TIM1->CNT;
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <TimerInit+0x8c>)
 8002336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002338:	b29a      	uxth	r2, r3
 800233a:	4b08      	ldr	r3, [pc, #32]	; (800235c <TimerInit+0x98>)
 800233c:	801a      	strh	r2, [r3, #0]
} /*** end of TimerInit ***/
 800233e:	bf00      	nop
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	bd90      	pop	{r4, r7, pc}
 8002346:	bf00      	nop
 8002348:	20000004 	.word	0x20000004
 800234c:	08005780 	.word	0x08005780
 8002350:	40010000 	.word	0x40010000
 8002354:	0a7c5ac5 	.word	0x0a7c5ac5
 8002358:	20000520 	.word	0x20000520
 800235c:	20000524 	.word	0x20000524

08002360 <TimerReset>:
**            configuration.
** \return    none.
**
****************************************************************************************/
void TimerReset(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* Bring the TIM1 peripheral back into its reset state and disable its clock. */
  LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);
 8002364:	2001      	movs	r0, #1
 8002366:	f7ff ff79 	bl	800225c <LL_APB2_GRP1_ForceReset>
  LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);
 800236a:	2001      	movs	r0, #1
 800236c:	f7ff ff88 	bl	8002280 <LL_APB2_GRP1_ReleaseReset>
  LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8002370:	2001      	movs	r0, #1
 8002372:	f7ff ff5f 	bl	8002234 <LL_APB2_GRP1_DisableClock>
  /* Set the SysTick's registers back into the default reset value. Note that this module
   * does not use the SysTick, but HAL_Init() did initialize it.
   */
  SysTick->CTRL = 0;
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <TimerReset+0x38>)
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 800237c:	4b06      	ldr	r3, [pc, #24]	; (8002398 <TimerReset+0x38>)
 800237e:	2200      	movs	r2, #0
 8002380:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <TimerReset+0x38>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;
 8002388:	4b04      	ldr	r3, [pc, #16]	; (800239c <TimerReset+0x3c>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a03      	ldr	r2, [pc, #12]	; (800239c <TimerReset+0x3c>)
 800238e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002392:	6053      	str	r3, [r2, #4]
} /* end of TimerReset */
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}
 8002398:	e000e010 	.word	0xe000e010
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <TimerUpdate>:
** \brief     Updates the millisecond timer.
** \return    none.
**
****************************************************************************************/
void TimerUpdate(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
  blt_int16u free_running_counter_now;
  blt_int16u delta_counts;
  blt_int16u ms_counts;

  /* Get the current value of the free running counter. */
  free_running_counter_now = (blt_int16u)TIM1->CNT;
 80023a6:	4b17      	ldr	r3, [pc, #92]	; (8002404 <TimerUpdate+0x64>)
 80023a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023aa:	80fb      	strh	r3, [r7, #6]
  /* Calculate the number of counts that passed since the detection of the last
   * millisecond event. Note that this calculation also works, in case the free running
   * counter overflowed, thanks to integer math.
   */
  delta_counts = free_running_counter_now - free_running_counter_last;
 80023ac:	4b16      	ldr	r3, [pc, #88]	; (8002408 <TimerUpdate+0x68>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	88fa      	ldrh	r2, [r7, #6]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	80bb      	strh	r3, [r7, #4]

  /* Did one or more milliseconds pass since the last event? */
  if (delta_counts >= TIMER_COUNTS_PER_MS)
 80023b6:	88bb      	ldrh	r3, [r7, #4]
 80023b8:	2b63      	cmp	r3, #99	; 0x63
 80023ba:	d91c      	bls.n	80023f6 <TimerUpdate+0x56>
  {
    /* Calculate how many milliseconds passed. */
    ms_counts = delta_counts / TIMER_COUNTS_PER_MS;
 80023bc:	88bb      	ldrh	r3, [r7, #4]
 80023be:	4a13      	ldr	r2, [pc, #76]	; (800240c <TimerUpdate+0x6c>)
 80023c0:	fba2 2303 	umull	r2, r3, r2, r3
 80023c4:	095b      	lsrs	r3, r3, #5
 80023c6:	807b      	strh	r3, [r7, #2]
    /* Update the millisecond counter. */
    millisecond_counter += ms_counts;
 80023c8:	887a      	ldrh	r2, [r7, #2]
 80023ca:	4b11      	ldr	r3, [pc, #68]	; (8002410 <TimerUpdate+0x70>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a0f      	ldr	r2, [pc, #60]	; (8002410 <TimerUpdate+0x70>)
 80023d2:	6013      	str	r3, [r2, #0]
    /* Store the counter value of the last millisecond event, to detect the next one. */
    free_running_counter_last += (ms_counts * TIMER_COUNTS_PER_MS);
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	461a      	mov	r2, r3
 80023d8:	0092      	lsls	r2, r2, #2
 80023da:	4413      	add	r3, r2
 80023dc:	461a      	mov	r2, r3
 80023de:	0091      	lsls	r1, r2, #2
 80023e0:	461a      	mov	r2, r3
 80023e2:	460b      	mov	r3, r1
 80023e4:	4413      	add	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	4b07      	ldr	r3, [pc, #28]	; (8002408 <TimerUpdate+0x68>)
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	4b05      	ldr	r3, [pc, #20]	; (8002408 <TimerUpdate+0x68>)
 80023f4:	801a      	strh	r2, [r3, #0]
  }
} /*** end of TimerUpdate ***/
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	40010000 	.word	0x40010000
 8002408:	20000524 	.word	0x20000524
 800240c:	51eb851f 	.word	0x51eb851f
 8002410:	20000520 	.word	0x20000520

08002414 <TimerGet>:
** \brief     Obtains the counter value of the millisecond timer.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
blt_int32u TimerGet(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* Updating timer here allows this function to be called in a loop with timeout
   * detection.
   */
  TimerUpdate();
 8002418:	f7ff ffc2 	bl	80023a0 <TimerUpdate>

  /* Read and return the amount of milliseconds that passed since initialization. */
  return millisecond_counter;
 800241c:	4b01      	ldr	r3, [pc, #4]	; (8002424 <TimerGet+0x10>)
 800241e:	681b      	ldr	r3, [r3, #0]
} /*** end of TimerGet ***/
 8002420:	4618      	mov	r0, r3
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000520 	.word	0x20000520

08002428 <HAL_GetTick>:
**            tick functionality works in polling mode.
** \return    Current value of the millisecond timer.
**
****************************************************************************************/
uint32_t HAL_GetTick(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Link to the bootloader's 1ms timer. */
  return TimerGet();
 800242c:	f7ff fff2 	bl	8002414 <TimerGet>
 8002430:	4603      	mov	r3, r0
} /*** end of HAL_GetTick ***/
 8002432:	4618      	mov	r0, r3
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <XcpInit>:
** \brief     Initializes the XCP driver. Should be called once upon system startup.
** \return    none
**
****************************************************************************************/
void XcpInit(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* reset xcp module info */
  xcpInfo.connected = 0;
 800243c:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <XcpInit+0x40>)
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  xcpInfo.mta = 0;
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <XcpInit+0x40>)
 8002446:	2200      	movs	r2, #0
 8002448:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  xcpInfo.ctoPending = 0;
 800244c:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <XcpInit+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  xcpInfo.ctoLen = 0;
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <XcpInit+0x40>)
 8002456:	2200      	movs	r2, #0
 8002458:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
  xcpInfo.s_n_k_resource = 0;
 800245c:	4b06      	ldr	r3, [pc, #24]	; (8002478 <XcpInit+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  xcpInfo.protection = 0;
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <XcpInit+0x40>)
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
} /*** end of XcpInit ***/
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	20000528 	.word	0x20000528

0800247c <XcpIsConnected>:
** \brief     Obtains information about the XCP connection state.
** \return    BLT_TRUE is an XCP connection is established, BLT_FALSE otherwise.
**
****************************************************************************************/
blt_bool XcpIsConnected(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  if (xcpInfo.connected == 0)
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <XcpIsConnected+0x20>)
 8002482:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <XcpIsConnected+0x12>
  {
    return BLT_FALSE;
 800248a:	2300      	movs	r3, #0
 800248c:	e000      	b.n	8002490 <XcpIsConnected+0x14>
  }
  return BLT_TRUE;
 800248e:	2301      	movs	r3, #1
} /*** end of XcpIsConnected ***/
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000528 	.word	0x20000528

080024a0 <XcpPacketTransmitted>:
**            the transport layer.
** \return    none
**
****************************************************************************************/
void XcpPacketTransmitted(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* reset packet transmission pending flag */
  xcpInfo.ctoPending = 0;
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <XcpPacketTransmitted+0x18>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
} /*** end of XcpPacketTransmitted ***/
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	20000528 	.word	0x20000528

080024bc <XcpPacketReceived>:
** \param     len Number of bytes in the packet.
** \return    none
**
****************************************************************************************/
void XcpPacketReceived(blt_int8u *data, blt_int8u len)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
    /* packet processed by hook function so no need to continue. */
    return;
  }
#endif
  /* was this a connect command? */
  if (data[0] == XCP_CMD_CONNECT)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2bff      	cmp	r3, #255	; 0xff
 80024ce:	d103      	bne.n	80024d8 <XcpPacketReceived+0x1c>
  {
    /* process the connect command */
    XcpCmdConnect(data);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f979 	bl	80027c8 <XcpCmdConnect>
 80024d6:	e0b7      	b.n	8002648 <XcpPacketReceived+0x18c>
  }
  /* only continue if connected */
  else if (xcpInfo.connected == 1)
 80024d8:	4b6a      	ldr	r3, [pc, #424]	; (8002684 <XcpPacketReceived+0x1c8>)
 80024da:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80024de:	2b01      	cmp	r3, #1
 80024e0:	f040 80cb 	bne.w	800267a <XcpPacketReceived+0x1be>
  {
    switch (data[0])
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	3bc9      	subs	r3, #201	; 0xc9
 80024ea:	2b35      	cmp	r3, #53	; 0x35
 80024ec:	f200 80a8 	bhi.w	8002640 <XcpPacketReceived+0x184>
 80024f0:	a201      	add	r2, pc, #4	; (adr r2, 80024f8 <XcpPacketReceived+0x3c>)
 80024f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f6:	bf00      	nop
 80024f8:	08002611 	.word	0x08002611
 80024fc:	08002641 	.word	0x08002641
 8002500:	08002641 	.word	0x08002641
 8002504:	08002639 	.word	0x08002639
 8002508:	08002641 	.word	0x08002641
 800250c:	08002641 	.word	0x08002641
 8002510:	08002631 	.word	0x08002631
 8002514:	08002619 	.word	0x08002619
 8002518:	08002629 	.word	0x08002629
 800251c:	08002621 	.word	0x08002621
 8002520:	08002641 	.word	0x08002641
 8002524:	08002641 	.word	0x08002641
 8002528:	08002641 	.word	0x08002641
 800252c:	08002641 	.word	0x08002641
 8002530:	08002641 	.word	0x08002641
 8002534:	08002641 	.word	0x08002641
 8002538:	08002641 	.word	0x08002641
 800253c:	08002641 	.word	0x08002641
 8002540:	08002641 	.word	0x08002641
 8002544:	08002641 	.word	0x08002641
 8002548:	08002641 	.word	0x08002641
 800254c:	08002641 	.word	0x08002641
 8002550:	08002641 	.word	0x08002641
 8002554:	08002641 	.word	0x08002641
 8002558:	08002641 	.word	0x08002641
 800255c:	08002641 	.word	0x08002641
 8002560:	08002641 	.word	0x08002641
 8002564:	08002641 	.word	0x08002641
 8002568:	08002641 	.word	0x08002641
 800256c:	08002641 	.word	0x08002641
 8002570:	08002641 	.word	0x08002641
 8002574:	08002641 	.word	0x08002641
 8002578:	08002641 	.word	0x08002641
 800257c:	08002641 	.word	0x08002641
 8002580:	08002641 	.word	0x08002641
 8002584:	08002641 	.word	0x08002641
 8002588:	08002641 	.word	0x08002641
 800258c:	08002641 	.word	0x08002641
 8002590:	08002641 	.word	0x08002641
 8002594:	08002641 	.word	0x08002641
 8002598:	08002641 	.word	0x08002641
 800259c:	08002641 	.word	0x08002641
 80025a0:	080025e9 	.word	0x080025e9
 80025a4:	080025d9 	.word	0x080025d9
 80025a8:	080025d1 	.word	0x080025d1
 80025ac:	080025e1 	.word	0x080025e1
 80025b0:	08002641 	.word	0x08002641
 80025b4:	08002641 	.word	0x08002641
 80025b8:	08002641 	.word	0x08002641
 80025bc:	080025f1 	.word	0x080025f1
 80025c0:	08002641 	.word	0x08002641
 80025c4:	080025f9 	.word	0x080025f9
 80025c8:	08002601 	.word	0x08002601
 80025cc:	08002609 	.word	0x08002609
    {
      case XCP_CMD_UPLOAD:
        XcpCmdUpload(data);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f000 f9c7 	bl	8002964 <XcpCmdUpload>
        break;
 80025d6:	e037      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_SHORT_UPLOAD:
        XcpCmdShortUpload(data);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 fa01 	bl	80029e0 <XcpCmdShortUpload>
        break;
 80025de:	e033      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_SET_MTA:
        XcpCmdSetMta(data);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f9a5 	bl	8002930 <XcpCmdSetMta>
        break;
 80025e6:	e02f      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_BUILD_CHECKSUM:
        XcpCmdBuildCheckSum(data);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fa41 	bl	8002a70 <XcpCmdBuildCheckSum>
        break;
 80025ee:	e02b      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_GET_ID:
        XcpCmdGetId(data);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 f975 	bl	80028e0 <XcpCmdGetId>
        break;
 80025f6:	e027      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_SYNCH:
        XcpCmdSynch(data);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f965 	bl	80028c8 <XcpCmdSynch>
        break;
 80025fe:	e023      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_GET_STATUS:
        XcpCmdGetStatus(data);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 f93d 	bl	8002880 <XcpCmdGetStatus>
        break;
 8002606:	e01f      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_DISCONNECT:
        XcpCmdDisconnect(data);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 f921 	bl	8002850 <XcpCmdDisconnect>
        break;
 800260e:	e01b      	b.n	8002648 <XcpPacketReceived+0x18c>
        XcpCmdDownloadMax(data);
        break;
#endif
#if (XCP_RES_PROGRAMMING_EN == 1)
      case XCP_CMD_PROGRAM_MAX:
        XcpCmdProgramMax(data);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 fa87 	bl	8002b24 <XcpCmdProgramMax>
        break;
 8002616:	e017      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_PROGRAM:
        XcpCmdProgram(data);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 fab3 	bl	8002b84 <XcpCmdProgram>
        break;
 800261e:	e013      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_PROGRAM_START:
        XcpCmdProgramStart(data);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 fa59 	bl	8002ad8 <XcpCmdProgramStart>
        break;
 8002626:	e00f      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_PROGRAM_CLEAR:
        XcpCmdProgramClear(data);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 faf5 	bl	8002c18 <XcpCmdProgramClear>
        break;
 800262e:	e00b      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_PROGRAM_RESET:
        XcpCmdProgramReset(data);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fb17 	bl	8002c64 <XcpCmdProgramReset>
        break;
 8002636:	e007      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_PROGRAM_PREPARE:
        XcpCmdProgramPrepare(data);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 fb27 	bl	8002c8c <XcpCmdProgramPrepare>
        break;
 800263e:	e003      	b.n	8002648 <XcpPacketReceived+0x18c>
      case XCP_CMD_GET_CAL_PAGE:
        XcpCmdGetCalPage(data);
        break;
#endif
      default:
        XcpSetCtoError(XCP_ERR_CMD_UNKNOWN);
 8002640:	2020      	movs	r0, #32
 8002642:	f000 f85f 	bl	8002704 <XcpSetCtoError>
        break;
 8002646:	bf00      	nop
    /* return to make sure response packet is not send because we are not connected */
    return;
  }

  /* make sure the previous command was completed */
  if (xcpInfo.ctoPending == 1)
 8002648:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <XcpPacketReceived+0x1c8>)
 800264a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800264e:	2b01      	cmp	r3, #1
 8002650:	d102      	bne.n	8002658 <XcpPacketReceived+0x19c>
  {
    /* command overrun occurred */
    XcpSetCtoError(XCP_ERR_CMD_BUSY);
 8002652:	2010      	movs	r0, #16
 8002654:	f000 f856 	bl	8002704 <XcpSetCtoError>
  }

  /* send the response if it contains something */
  if (xcpInfo.ctoLen > 0)
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <XcpPacketReceived+0x1c8>)
 800265a:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 800265e:	2b00      	cmp	r3, #0
 8002660:	dd0c      	ble.n	800267c <XcpPacketReceived+0x1c0>
  {
    /* set cto packet transmission pending flag */
    xcpInfo.ctoPending = 1;
 8002662:	4b08      	ldr	r3, [pc, #32]	; (8002684 <XcpPacketReceived+0x1c8>)
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* transmit the cto response packet */
    XcpTransmitPacket(xcpInfo.ctoData, xcpInfo.ctoLen);
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <XcpPacketReceived+0x1c8>)
 800266c:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 8002670:	4619      	mov	r1, r3
 8002672:	4804      	ldr	r0, [pc, #16]	; (8002684 <XcpPacketReceived+0x1c8>)
 8002674:	f000 f808 	bl	8002688 <XcpTransmitPacket>
 8002678:	e000      	b.n	800267c <XcpPacketReceived+0x1c0>
    return;
 800267a:	bf00      	nop
  }
} /*** end of XcpPacketReceived ***/
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000528 	.word	0x20000528

08002688 <XcpTransmitPacket>:
** \param     len  Number of data bytes that need to be transmitted.
** \return    none
**
****************************************************************************************/
static void XcpTransmitPacket(blt_int8u *data, blt_int16s len)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	460b      	mov	r3, r1
 8002692:	807b      	strh	r3, [r7, #2]
  /* submit packet to the communication interface for transmission */
#if (BOOT_COM_ENABLE == 0)
  XcpTransmitPacketHook(data, len);
#else
  ComTransmitPacket(data, len);
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	4619      	mov	r1, r3
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7fd ffc3 	bl	8000624 <ComTransmitPacket>
#endif

} /*** end of XcpTransmitPacket ***/
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <XcpComputeChecksum>:
** \return    Checksum type that was used during the checksum calculation.
**
****************************************************************************************/
static blt_int8u XcpComputeChecksum(blt_int32u address, blt_int32u length,
                                    blt_int32u *checksum)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  blt_int8u cs = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	75fb      	strb	r3, [r7, #23]

  /* this example computes the checksum using the add byte to byte algorithm */
  while (length-- > 0)
 80026b6:	e009      	b.n	80026cc <XcpComputeChecksum+0x26>
  {
    /* add the next byte value */
    cs += *((blt_int8u *)(blt_addr)address);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	781a      	ldrb	r2, [r3, #0]
 80026bc:	7dfb      	ldrb	r3, [r7, #23]
 80026be:	4413      	add	r3, r2
 80026c0:	75fb      	strb	r3, [r7, #23]
    /* increment address */
    address++;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3301      	adds	r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
    /* service the watchdog */
    CopService();
 80026c8:	f7fe f841 	bl	800074e <CopService>
  while (length-- > 0)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	1e5a      	subs	r2, r3, #1
 80026d0:	60ba      	str	r2, [r7, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <XcpComputeChecksum+0x12>
  }
  /* store the computed checksum value */
  *checksum = cs;
 80026d6:	7dfa      	ldrb	r2, [r7, #23]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	601a      	str	r2, [r3, #0]
  /* inform the caller of the uses checksum computation algorithm */
  return XCP_CS_ADD11;
 80026dc:	2301      	movs	r3, #1
} /*** end of XcpComputeChecksum ***/
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <XcpProtectResources>:
** \brief     Utility function to protects all the available resources.
** \return    none
**
****************************************************************************************/
static void XcpProtectResources(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  xcpInfo.protection = 0;
 80026ec:	4b04      	ldr	r3, [pc, #16]	; (8002700 <XcpProtectResources+0x18>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82

#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.protection |= XCP_RES_STIM;
#endif
#endif /* XCP_SEED_KEY_PROTECTION_EN == 1 */
} /*** end of XcpProtectResources ***/
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000528 	.word	0x20000528

08002704 <XcpSetCtoError>:
** \param     error XCP error code (XCP_ERR_XXX).
** \return    none
**
****************************************************************************************/
static void XcpSetCtoError(blt_int8u error)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
  /* prepare the error packet */
  xcpInfo.ctoData[0] = XCP_PID_ERR;
 800270e:	4b08      	ldr	r3, [pc, #32]	; (8002730 <XcpSetCtoError+0x2c>)
 8002710:	22fe      	movs	r2, #254	; 0xfe
 8002712:	701a      	strb	r2, [r3, #0]
  xcpInfo.ctoData[1] = error;
 8002714:	4a06      	ldr	r2, [pc, #24]	; (8002730 <XcpSetCtoError+0x2c>)
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	7053      	strb	r3, [r2, #1]
  xcpInfo.ctoLen = 2;
 800271a:	4b05      	ldr	r3, [pc, #20]	; (8002730 <XcpSetCtoError+0x2c>)
 800271c:	2202      	movs	r2, #2
 800271e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpSetCtoError ***/
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000528 	.word	0x20000528

08002734 <XcpGetOrderedLong>:
** \param     data Array to the buffer with the 32-bit value stored as bytes.
** \return    The 32-bit value.
**
****************************************************************************************/
static blt_int32u XcpGetOrderedLong(blt_int8u const * data)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  blt_int32u result = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]

#if (BOOT_CPU_BYTE_ORDER_MOTOROLA	== 0)
  result |= (blt_int32u)data[0];
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
  result |= (blt_int32u)((blt_int32u)data[1] << 8);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3301      	adds	r3, #1
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	021b      	lsls	r3, r3, #8
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]
  result |= (blt_int32u)((blt_int32u)data[2] << 16);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3302      	adds	r3, #2
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	041b      	lsls	r3, r3, #16
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	4313      	orrs	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]
  result |= (blt_int32u)((blt_int32u)data[3] << 24);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3303      	adds	r3, #3
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	061b      	lsls	r3, r3, #24
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  result |= (blt_int32u)((blt_int32u)data[2] << 8);
  result |= (blt_int32u)((blt_int32u)data[1] << 16);
  result |= (blt_int32u)((blt_int32u)data[0] << 24);
#endif
  /* Give the result back to the caller. */
  return result;
 8002776:	68fb      	ldr	r3, [r7, #12]
} /*** end of XcpGetOrderedLong ***/
 8002778:	4618      	mov	r0, r3
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <XcpSetOrderedLong>:
** \param     value The 32-bit value to store in the buffer.
** \param     data Array to the buffer for storage.
**
****************************************************************************************/
static void XcpSetOrderedLong(blt_int32u value, blt_int8u *data)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
#if (BOOT_CPU_BYTE_ORDER_MOTOROLA	== 0)
  data[0] = (blt_int8u) value;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	701a      	strb	r2, [r3, #0]
  data[1] = (blt_int8u)(value >>  8);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	0a1a      	lsrs	r2, r3, #8
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	3301      	adds	r3, #1
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	701a      	strb	r2, [r3, #0]
  data[2] = (blt_int8u)(value >> 16);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	0c1a      	lsrs	r2, r3, #16
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	3302      	adds	r3, #2
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	701a      	strb	r2, [r3, #0]
  data[3] = (blt_int8u)(value >> 24);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	0e1a      	lsrs	r2, r3, #24
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	3303      	adds	r3, #3
 80027b6:	b2d2      	uxtb	r2, r2
 80027b8:	701a      	strb	r2, [r3, #0]
  data[3] = (blt_int8u) value;
  data[2] = (blt_int8u)(value >>  8);
  data[1] = (blt_int8u)(value >> 16);
  data[0] = (blt_int8u)(value >> 24);
#endif
} /*** end of XcpSetOrderedLong ***/
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <XcpCmdConnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdConnect(blt_int8u *data)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* enable resource protection */
  XcpProtectResources();
 80027d0:	f7ff ff8a 	bl	80026e8 <XcpProtectResources>

  /* indicate that the connection is established */
  xcpInfo.connected = 1;
 80027d4:	4b1d      	ldr	r3, [pc, #116]	; (800284c <XcpCmdConnect+0x84>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80027dc:	4b1b      	ldr	r3, [pc, #108]	; (800284c <XcpCmdConnect+0x84>)
 80027de:	22ff      	movs	r2, #255	; 0xff
 80027e0:	701a      	strb	r2, [r3, #0]

  /* report available resources */
  xcpInfo.ctoData[1] = 0;
 80027e2:	4b1a      	ldr	r3, [pc, #104]	; (800284c <XcpCmdConnect+0x84>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	705a      	strb	r2, [r3, #1]
#if (XCP_RES_PAGING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_CALPAG;
#endif

#if (XCP_RES_PROGRAMMING_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_PGM;
 80027e8:	4b18      	ldr	r3, [pc, #96]	; (800284c <XcpCmdConnect+0x84>)
 80027ea:	785b      	ldrb	r3, [r3, #1]
 80027ec:	f043 0310 	orr.w	r3, r3, #16
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b16      	ldr	r3, [pc, #88]	; (800284c <XcpCmdConnect+0x84>)
 80027f4:	705a      	strb	r2, [r3, #1]
#if (XCP_RES_DATA_STIMULATION_EN == 1)
  xcpInfo.ctoData[1] |= XCP_RES_STIM;
#endif

  /* report communication mode info. only byte granularity is supported */
  xcpInfo.ctoData[2] = 0;
 80027f6:	4b15      	ldr	r3, [pc, #84]	; (800284c <XcpCmdConnect+0x84>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	709a      	strb	r2, [r3, #2]
  /* configure for motorola or intel byte ordering */
  xcpInfo.ctoData[2] |= XCP_MOTOROLA_FORMAT;
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <XcpCmdConnect+0x84>)
 80027fe:	789a      	ldrb	r2, [r3, #2]
 8002800:	4b12      	ldr	r3, [pc, #72]	; (800284c <XcpCmdConnect+0x84>)
 8002802:	709a      	strb	r2, [r3, #2]

  /* report max cto data length */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 8002804:	f7fd ff26 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002808:	4603      	mov	r3, r0
 800280a:	b2da      	uxtb	r2, r3
 800280c:	4b0f      	ldr	r3, [pc, #60]	; (800284c <XcpCmdConnect+0x84>)
 800280e:	70da      	strb	r2, [r3, #3]

  /* report max dto data length */
#if (XCP_MOTOROLA_FORMAT == 0)
  xcpInfo.ctoData[4] = (blt_int8u)XCP_DTO_PACKET_LEN;
 8002810:	f7fd ff50 	bl	80006b4 <ComGetActiveInterfaceMaxTxLen>
 8002814:	4603      	mov	r3, r0
 8002816:	b2da      	uxtb	r2, r3
 8002818:	4b0c      	ldr	r3, [pc, #48]	; (800284c <XcpCmdConnect+0x84>)
 800281a:	711a      	strb	r2, [r3, #4]
  xcpInfo.ctoData[5] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
 800281c:	f7fd ff4a 	bl	80006b4 <ComGetActiveInterfaceMaxTxLen>
 8002820:	4603      	mov	r3, r0
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	b29b      	uxth	r3, r3
 8002826:	b2da      	uxtb	r2, r3
 8002828:	4b08      	ldr	r3, [pc, #32]	; (800284c <XcpCmdConnect+0x84>)
 800282a:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[4] = (blt_int8u)(XCP_DTO_PACKET_LEN >> 8);
  xcpInfo.ctoData[5] = (blt_int8u)XCP_DTO_PACKET_LEN;
#endif

  /* report msb of protocol layer version number */
  xcpInfo.ctoData[6] = XCP_VERSION_PROTOCOL_LAYER >> 8;
 800282c:	4b07      	ldr	r3, [pc, #28]	; (800284c <XcpCmdConnect+0x84>)
 800282e:	2201      	movs	r2, #1
 8002830:	719a      	strb	r2, [r3, #6]

  /* report msb of transport layer version number */
  xcpInfo.ctoData[7] = XCP_VERSION_TRANSPORT_LAYER >> 8;
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <XcpCmdConnect+0x84>)
 8002834:	2201      	movs	r2, #1
 8002836:	71da      	strb	r2, [r3, #7]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 8002838:	4b04      	ldr	r3, [pc, #16]	; (800284c <XcpCmdConnect+0x84>)
 800283a:	2208      	movs	r2, #8
 800283c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

  /* reinit the NVM driver because a new firmware update is about the start */
  NvmInit();
 8002840:	f7ff fb49 	bl	8001ed6 <NvmInit>
} /*** end of XcpCmdConnect ***/
 8002844:	bf00      	nop
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20000528 	.word	0x20000528

08002850 <XcpCmdDisconnect>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdDisconnect(blt_int8u *data)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* indicate that the xcp connection is disconnected */
  xcpInfo.connected = 0;
 8002858:	4b08      	ldr	r3, [pc, #32]	; (800287c <XcpCmdDisconnect+0x2c>)
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* enable resource protection */
  XcpProtectResources();
 8002860:	f7ff ff42 	bl	80026e8 <XcpProtectResources>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002864:	4b05      	ldr	r3, [pc, #20]	; (800287c <XcpCmdDisconnect+0x2c>)
 8002866:	22ff      	movs	r2, #255	; 0xff
 8002868:	701a      	strb	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 800286a:	4b04      	ldr	r3, [pc, #16]	; (800287c <XcpCmdDisconnect+0x2c>)
 800286c:	2201      	movs	r2, #1
 800286e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdDisconnect ***/
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	20000528 	.word	0x20000528

08002880 <XcpCmdGetStatus>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetStatus(blt_int8u *data)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002888:	4b0e      	ldr	r3, [pc, #56]	; (80028c4 <XcpCmdGetStatus+0x44>)
 800288a:	22ff      	movs	r2, #255	; 0xff
 800288c:	701a      	strb	r2, [r3, #0]

  /* report session status */
  xcpInfo.ctoData[1] = 0;
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <XcpCmdGetStatus+0x44>)
 8002890:	2200      	movs	r2, #0
 8002892:	705a      	strb	r2, [r3, #1]

  /* report current resource protection status */
  xcpInfo.ctoData[2] = xcpInfo.protection;
 8002894:	4b0b      	ldr	r3, [pc, #44]	; (80028c4 <XcpCmdGetStatus+0x44>)
 8002896:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <XcpCmdGetStatus+0x44>)
 800289c:	709a      	strb	r2, [r3, #2]

  /* reset reserved and session configuration id values */
  xcpInfo.ctoData[3] = 0;
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <XcpCmdGetStatus+0x44>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	70da      	strb	r2, [r3, #3]
  xcpInfo.ctoData[4] = 0;
 80028a4:	4b07      	ldr	r3, [pc, #28]	; (80028c4 <XcpCmdGetStatus+0x44>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	711a      	strb	r2, [r3, #4]
  xcpInfo.ctoData[5] = 0;
 80028aa:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <XcpCmdGetStatus+0x44>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	715a      	strb	r2, [r3, #5]

  /* set packet length */
  xcpInfo.ctoLen = 6;
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <XcpCmdGetStatus+0x44>)
 80028b2:	2206      	movs	r2, #6
 80028b4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdGetStatus ***/
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	20000528 	.word	0x20000528

080028c8 <XcpCmdSynch>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSynch(blt_int8u *data)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* suppress compiler warning for unused parameter */
  data = data;

  /* synch requires a negative response */
  XcpSetCtoError(XCP_ERR_CMD_SYNCH);
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7ff ff17 	bl	8002704 <XcpSetCtoError>
} /*** end of XcpCmdSynch ***/
 80028d6:	bf00      	nop
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <XcpCmdGetId>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdGetId(blt_int8u *data)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  
  /* suppress compiler warning for unused parameter */
  data = data;

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80028e8:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <XcpCmdGetId+0x44>)
 80028ea:	22ff      	movs	r2, #255	; 0xff
 80028ec:	701a      	strb	r2, [r3, #0]

  /* point mta to start of station id string */
  xcpInfo.mta = (blt_int32u)&xcpStationId[0];
 80028ee:	4a0e      	ldr	r2, [pc, #56]	; (8002928 <XcpCmdGetId+0x48>)
 80028f0:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <XcpCmdGetId+0x44>)
 80028f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* set station id mode to 0 */
  xcpInfo.ctoData[1] = 0;
 80028f6:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <XcpCmdGetId+0x44>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	705a      	strb	r2, [r3, #1]

  /* reset reserved values */
  xcpInfo.ctoData[2] = 0;
 80028fc:	4b09      	ldr	r3, [pc, #36]	; (8002924 <XcpCmdGetId+0x44>)
 80028fe:	2200      	movs	r2, #0
 8002900:	709a      	strb	r2, [r3, #2]
  xcpInfo.ctoData[3] = 0;
 8002902:	4b08      	ldr	r3, [pc, #32]	; (8002924 <XcpCmdGetId+0x44>)
 8002904:	2200      	movs	r2, #0
 8002906:	70da      	strb	r2, [r3, #3]

  /* store station id length (excl. null termination) for response packet */
  stationIdLen = (sizeof(xcpStationId)/sizeof(xcpStationId[0])) - 1;
 8002908:	2307      	movs	r3, #7
 800290a:	60fb      	str	r3, [r7, #12]
  XcpSetOrderedLong(stationIdLen, &xcpInfo.ctoData[4]);
 800290c:	4907      	ldr	r1, [pc, #28]	; (800292c <XcpCmdGetId+0x4c>)
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f7ff ff38 	bl	8002784 <XcpSetOrderedLong>

  /* set packet length */
  xcpInfo.ctoLen = 8;
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <XcpCmdGetId+0x44>)
 8002916:	2208      	movs	r2, #8
 8002918:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdGetId ***/
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000528 	.word	0x20000528
 8002928:	08005788 	.word	0x08005788
 800292c:	2000052c 	.word	0x2000052c

08002930 <XcpCmdSetMta>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdSetMta(blt_int8u *data)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002938:	4b09      	ldr	r3, [pc, #36]	; (8002960 <XcpCmdSetMta+0x30>)
 800293a:	22ff      	movs	r2, #255	; 0xff
 800293c:	701a      	strb	r2, [r3, #0]

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = XcpGetOrderedLong(&data[4]);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3304      	adds	r3, #4
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff fef6 	bl	8002734 <XcpGetOrderedLong>
 8002948:	4603      	mov	r3, r0
 800294a:	4a05      	ldr	r2, [pc, #20]	; (8002960 <XcpCmdSetMta+0x30>)
 800294c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <XcpCmdSetMta+0x30>)
 8002952:	2201      	movs	r2, #1
 8002954:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdSetMta ***/
 8002958:	bf00      	nop
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000528 	.word	0x20000528

08002964 <XcpCmdUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdUpload(blt_int8u *data)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 800296c:	f7fd fe72 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002970:	4603      	mov	r3, r0
 8002972:	461a      	mov	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3301      	adds	r3, #1
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b29b      	uxth	r3, r3
 800297c:	429a      	cmp	r2, r3
 800297e:	d803      	bhi.n	8002988 <XcpCmdUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 8002980:	2022      	movs	r0, #34	; 0x22
 8002982:	f7ff febf 	bl	8002704 <XcpSetCtoError>
    return;
 8002986:	e024      	b.n	80029d2 <XcpCmdUpload+0x6e>
  }

  /* read out the length of the requested upload operation */
  len = data[1];
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3301      	adds	r3, #1
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 8002990:	4b11      	ldr	r3, [pc, #68]	; (80029d8 <XcpCmdUpload+0x74>)
 8002992:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	4a11      	ldr	r2, [pc, #68]	; (80029dc <XcpCmdUpload+0x78>)
 8002998:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800299c:	89fa      	ldrh	r2, [r7, #14]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fd ff0e 	bl	80007c0 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 80029a4:	4b0d      	ldr	r3, [pc, #52]	; (80029dc <XcpCmdUpload+0x78>)
 80029a6:	22ff      	movs	r2, #255	; 0xff
 80029a8:	701a      	strb	r2, [r3, #0]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <XcpCmdUpload+0x78>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	3201      	adds	r2, #1
 80029b4:	7812      	ldrb	r2, [r2, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	4a08      	ldr	r2, [pc, #32]	; (80029dc <XcpCmdUpload+0x78>)
 80029ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	3301      	adds	r3, #1
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	3301      	adds	r3, #1
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	b21a      	sxth	r2, r3
 80029cc:	4b03      	ldr	r3, [pc, #12]	; (80029dc <XcpCmdUpload+0x78>)
 80029ce:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdUpload ***/
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000529 	.word	0x20000529
 80029dc:	20000528 	.word	0x20000528

080029e0 <XcpCmdShortUpload>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdShortUpload(blt_int8u *data)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  blt_int16u len;
  blt_int8u *destPtr;

  /* validate length of upload request */
  if (data[1] > (XCP_CTO_PACKET_LEN-1))
 80029e8:	f7fd fe34 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 80029ec:	4603      	mov	r3, r0
 80029ee:	461a      	mov	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3301      	adds	r3, #1
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d803      	bhi.n	8002a04 <XcpCmdShortUpload+0x24>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 80029fc:	2022      	movs	r0, #34	; 0x22
 80029fe:	f7ff fe81 	bl	8002704 <XcpSetCtoError>
    return;
 8002a02:	e02d      	b.n	8002a60 <XcpCmdShortUpload+0x80>
  }

  /* update mta. current implementation ignores address extension */
  xcpInfo.mta = XcpGetOrderedLong(&data[4]);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3304      	adds	r3, #4
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fe93 	bl	8002734 <XcpGetOrderedLong>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	4a15      	ldr	r2, [pc, #84]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a12:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* read out the length of the requested upload operation */
  len = data[1];
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	81fb      	strh	r3, [r7, #14]
  /* set the destination pointer */
  destPtr = (blt_int8u *)((blt_addr)(blt_int32u)&xcpInfo.ctoData[1]);
 8002a1e:	4b13      	ldr	r3, [pc, #76]	; (8002a6c <XcpCmdShortUpload+0x8c>)
 8002a20:	60bb      	str	r3, [r7, #8]
    /* copy the data from memory to the data packet */
    CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
  }
  #else
  /* copy the data from memory to the data packet */
  CpuMemCopy((blt_addr)destPtr,(blt_addr)xcpInfo.mta, len);
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4a10      	ldr	r2, [pc, #64]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a26:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8002a2a:	89fa      	ldrh	r2, [r7, #14]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fd fec7 	bl	80007c0 <CpuMemCopy>
  /* uploads are disabled, so return zero values for memory read operations */
  CpuMemSet((blt_addr)destPtr, 0, len);
#endif /* XCP_UPLOAD_EN == 1 */

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002a32:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a34:	22ff      	movs	r2, #255	; 0xff
 8002a36:	701a      	strb	r2, [r3, #0]

  /* post increment the mta */
  xcpInfo.mta += data[1];
 8002a38:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	3201      	adds	r2, #1
 8002a42:	7812      	ldrb	r2, [r2, #0]
 8002a44:	4413      	add	r3, r2
 8002a46:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* set packet length */
  xcpInfo.ctoLen = data[1]+1;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	3301      	adds	r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <XcpCmdShortUpload+0x88>)
 8002a5c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdShortUpload ***/
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000528 	.word	0x20000528
 8002a6c:	20000529 	.word	0x20000529

08002a70 <XcpCmdBuildCheckSum>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdBuildCheckSum(blt_int8u *data)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  blt_int32u checksumLen;
  blt_int32u checksumVal = 0;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
  blt_int8u  checksumType;
  
  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002a7c:	4b14      	ldr	r3, [pc, #80]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002a7e:	22ff      	movs	r2, #255	; 0xff
 8002a80:	701a      	strb	r2, [r3, #0]

  /* obtain checksum and checksum type */
  checksumLen = XcpGetOrderedLong(&data[4]);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	3304      	adds	r3, #4
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fe54 	bl	8002734 <XcpGetOrderedLong>
 8002a8c:	6178      	str	r0, [r7, #20]
  checksumType = XcpComputeChecksum(xcpInfo.mta, checksumLen, &checksumVal);
 8002a8e:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a94:	f107 020c 	add.w	r2, r7, #12
 8002a98:	6979      	ldr	r1, [r7, #20]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fe03 	bl	80026a6 <XcpComputeChecksum>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	74fb      	strb	r3, [r7, #19]
  xcpInfo.ctoData[1] = checksumType;
 8002aa4:	4a0a      	ldr	r2, [pc, #40]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002aa6:	7cfb      	ldrb	r3, [r7, #19]
 8002aa8:	7053      	strb	r3, [r2, #1]
  XcpSetOrderedLong(checksumVal, &xcpInfo.ctoData[4]);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4909      	ldr	r1, [pc, #36]	; (8002ad4 <XcpCmdBuildCheckSum+0x64>)
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fe68 	bl	8002784 <XcpSetOrderedLong>

  /* initialize reserved parameters */
  xcpInfo.ctoData[2] = 0;
 8002ab4:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	709a      	strb	r2, [r3, #2]
  xcpInfo.ctoData[3] = 0;
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	70da      	strb	r2, [r3, #3]

  /* set packet length */
  xcpInfo.ctoLen = 8;
 8002ac0:	4b03      	ldr	r3, [pc, #12]	; (8002ad0 <XcpCmdBuildCheckSum+0x60>)
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdBuildCheckSum ***/
 8002ac8:	bf00      	nop
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000528 	.word	0x20000528
 8002ad4:	2000052c 	.word	0x2000052c

08002ad8 <XcpCmdProgramStart>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramStart(blt_int8u *data)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002ae0:	4b0f      	ldr	r3, [pc, #60]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002ae2:	22ff      	movs	r2, #255	; 0xff
 8002ae4:	701a      	strb	r2, [r3, #0]

  /* initialize reserved parameter */
  xcpInfo.ctoData[1] = 0;
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	705a      	strb	r2, [r3, #1]

  /* no special communication mode supported during programming */
  xcpInfo.ctoData[2] = 0;
 8002aec:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	709a      	strb	r2, [r3, #2]

  /* cto packet length stays the same during programming */
  xcpInfo.ctoData[3] = (blt_int8u)XCP_CTO_PACKET_LEN;
 8002af2:	f7fd fdaf 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002af6:	4603      	mov	r3, r0
 8002af8:	b2da      	uxtb	r2, r3
 8002afa:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002afc:	70da      	strb	r2, [r3, #3]

  /* no block size, st-min time, or queue size supported */
  xcpInfo.ctoData[4] = 0;
 8002afe:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	711a      	strb	r2, [r3, #4]
  xcpInfo.ctoData[5] = 0;
 8002b04:	4b06      	ldr	r3, [pc, #24]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	715a      	strb	r2, [r3, #5]
  xcpInfo.ctoData[6] = 0;
 8002b0a:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	719a      	strb	r2, [r3, #6]

  /* set packet length */
  xcpInfo.ctoLen = 7;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <XcpCmdProgramStart+0x48>)
 8002b12:	2207      	movs	r2, #7
 8002b14:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdProgramStart ***/
 8002b18:	bf00      	nop
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000528 	.word	0x20000528

08002b24 <XcpCmdProgramMax>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramMax(blt_int8u *data)
{
 8002b24:	b590      	push	{r4, r7, lr}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, XCP_CTO_PACKET_LEN-1, &data[1]) == BLT_FALSE)
 8002b2c:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <XcpCmdProgramMax+0x5c>)
 8002b2e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8002b32:	f7fd fd8f 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002b36:	4603      	mov	r3, r0
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	461a      	mov	r2, r3
 8002b42:	4620      	mov	r0, r4
 8002b44:	f7ff f9cd 	bl	8001ee2 <NvmWrite>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d103      	bne.n	8002b56 <XcpCmdProgramMax+0x32>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 8002b4e:	2031      	movs	r0, #49	; 0x31
 8002b50:	f7ff fdd8 	bl	8002704 <XcpSetCtoError>
    return;
 8002b54:	e011      	b.n	8002b7a <XcpCmdProgramMax+0x56>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002b56:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <XcpCmdProgramMax+0x5c>)
 8002b58:	22ff      	movs	r2, #255	; 0xff
 8002b5a:	701a      	strb	r2, [r3, #0]

  /* post increment the mta */
  xcpInfo.mta += XCP_CTO_PACKET_LEN-1;
 8002b5c:	f7fd fd7a 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002b60:	4603      	mov	r3, r0
 8002b62:	1e5a      	subs	r2, r3, #1
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <XcpCmdProgramMax+0x5c>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6a:	4413      	add	r3, r2
 8002b6c:	4a04      	ldr	r2, [pc, #16]	; (8002b80 <XcpCmdProgramMax+0x5c>)
 8002b6e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8002b72:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <XcpCmdProgramMax+0x5c>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdProgramMax ***/
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd90      	pop	{r4, r7, pc}
 8002b80:	20000528 	.word	0x20000528

08002b84 <XcpCmdProgram>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgram(blt_int8u *data)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* validate length of download request */
  if (data[1] > (XCP_CTO_PACKET_LEN-2))
 8002b8c:	f7fd fd62 	bl	8000654 <ComGetActiveInterfaceMaxRxLen>
 8002b90:	4603      	mov	r3, r0
 8002b92:	3b01      	subs	r3, #1
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	3201      	adds	r2, #1
 8002b98:	7812      	ldrb	r2, [r2, #0]
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	dc03      	bgt.n	8002ba6 <XcpCmdProgram+0x22>
  {
    /* requested data length is too long */
    XcpSetCtoError(XCP_ERR_OUT_OF_RANGE);
 8002b9e:	2022      	movs	r0, #34	; 0x22
 8002ba0:	f7ff fdb0 	bl	8002704 <XcpSetCtoError>
    return;
 8002ba4:	e033      	b.n	8002c0e <XcpCmdProgram+0x8a>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <XcpCmdProgram+0x90>)
 8002ba8:	22ff      	movs	r2, #255	; 0xff
 8002baa:	701a      	strb	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8002bac:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <XcpCmdProgram+0x90>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

  /* end of programming sequence (datasize is 0)? */
  if (data[1] == 0)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d108      	bne.n	8002bd0 <XcpCmdProgram+0x4c>
  {
    /* call erase/programming cleanup routine */
    if (NvmDone() == BLT_FALSE)
 8002bbe:	f7ff f9bc 	bl	8001f3a <NvmDone>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d121      	bne.n	8002c0c <XcpCmdProgram+0x88>
    {
      /* error occurred while finishing up programming */
      XcpSetCtoError(XCP_ERR_GENERIC);
 8002bc8:	2031      	movs	r0, #49	; 0x31
 8002bca:	f7ff fd9b 	bl	8002704 <XcpSetCtoError>
    }
    return;
 8002bce:	e01d      	b.n	8002c0c <XcpCmdProgram+0x88>
  }
  /* program the data */
  if (NvmWrite((blt_addr)xcpInfo.mta, data[1], &data[2]) == BLT_FALSE)
 8002bd0:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <XcpCmdProgram+0x90>)
 8002bd2:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	4619      	mov	r1, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3302      	adds	r3, #2
 8002be2:	461a      	mov	r2, r3
 8002be4:	f7ff f97d 	bl	8001ee2 <NvmWrite>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d103      	bne.n	8002bf6 <XcpCmdProgram+0x72>
  {
    /* error occurred during programming */
    XcpSetCtoError(XCP_ERR_GENERIC);
 8002bee:	2031      	movs	r0, #49	; 0x31
 8002bf0:	f7ff fd88 	bl	8002704 <XcpSetCtoError>
    return;
 8002bf4:	e00b      	b.n	8002c0e <XcpCmdProgram+0x8a>
  }

  /* post increment the mta */
  xcpInfo.mta += data[1];
 8002bf6:	4b07      	ldr	r3, [pc, #28]	; (8002c14 <XcpCmdProgram+0x90>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	3201      	adds	r2, #1
 8002c00:	7812      	ldrb	r2, [r2, #0]
 8002c02:	4413      	add	r3, r2
 8002c04:	4a03      	ldr	r2, [pc, #12]	; (8002c14 <XcpCmdProgram+0x90>)
 8002c06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002c0a:	e000      	b.n	8002c0e <XcpCmdProgram+0x8a>
    return;
 8002c0c:	bf00      	nop
} /*** end of XcpCmdProgram ***/
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000528 	.word	0x20000528

08002c18 <XcpCmdProgramClear>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramClear(blt_int8u *data)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* erase the memory */
  eraseAddr = xcpInfo.mta;
 8002c20:	4b0f      	ldr	r3, [pc, #60]	; (8002c60 <XcpCmdProgramClear+0x48>)
 8002c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c26:	60fb      	str	r3, [r7, #12]
  eraseLen = XcpGetOrderedLong(&data[4]);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fd81 	bl	8002734 <XcpGetOrderedLong>
 8002c32:	60b8      	str	r0, [r7, #8]
  if (NvmErase(eraseAddr, eraseLen) == BLT_FALSE)
 8002c34:	68b9      	ldr	r1, [r7, #8]
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f7ff f963 	bl	8001f02 <NvmErase>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d103      	bne.n	8002c4a <XcpCmdProgramClear+0x32>
  {
    /* error occurred during erasure */
    XcpSetCtoError(XCP_ERR_GENERIC);
 8002c42:	2031      	movs	r0, #49	; 0x31
 8002c44:	f7ff fd5e 	bl	8002704 <XcpSetCtoError>
    return;
 8002c48:	e006      	b.n	8002c58 <XcpCmdProgramClear+0x40>
  }

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002c4a:	4b05      	ldr	r3, [pc, #20]	; (8002c60 <XcpCmdProgramClear+0x48>)
 8002c4c:	22ff      	movs	r2, #255	; 0xff
 8002c4e:	701a      	strb	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8002c50:	4b03      	ldr	r3, [pc, #12]	; (8002c60 <XcpCmdProgramClear+0x48>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdProgramClear ***/
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000528 	.word	0x20000528

08002c64 <XcpCmdProgramReset>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramReset(blt_int8u *data)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
#endif

  /* reset the ecu after programming is done. so basically, just start the newly programmed
   * firmware. it is okay if the code does not return here. 
   */
  CpuStartUserProgram();
 8002c6c:	f7fd fd7c 	bl	8000768 <CpuStartUserProgram>

  /* set packet id to command response packet */
  xcpInfo.ctoData[0] = XCP_PID_RES;
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <XcpCmdProgramReset+0x24>)
 8002c72:	22ff      	movs	r2, #255	; 0xff
 8002c74:	701a      	strb	r2, [r3, #0]

  /* set packet length */
  xcpInfo.ctoLen = 1;
 8002c76:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <XcpCmdProgramReset+0x24>)
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
} /*** end of XcpCmdProgramReset ***/
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000528 	.word	0x20000528

08002c8c <XcpCmdProgramPrepare>:
** \param     data Pointer to a byte buffer with the packet data.
** \return    none
**
****************************************************************************************/
static void XcpCmdProgramPrepare(blt_int8u *data)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
    return;
  }
#endif

  /* programming with kernel currently not needed and therefore not supported */
  XcpSetCtoError(XCP_ERR_GENERIC);
 8002c94:	2031      	movs	r0, #49	; 0x31
 8002c96:	f7ff fd35 	bl	8002704 <XcpSetCtoError>
  return;
 8002c9a:	bf00      	nop
} /*** end of XcpCmdProgramPrepare ***/
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ca4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ca8:	480d      	ldr	r0, [pc, #52]	; (8002ce0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002caa:	490e      	ldr	r1, [pc, #56]	; (8002ce4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cac:	4a0e      	ldr	r2, [pc, #56]	; (8002ce8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb0:	e002      	b.n	8002cb8 <LoopCopyDataInit>

08002cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cb6:	3304      	adds	r3, #4

08002cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cbc:	d3f9      	bcc.n	8002cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cbe:	4a0b      	ldr	r2, [pc, #44]	; (8002cec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002cc0:	4c0b      	ldr	r4, [pc, #44]	; (8002cf0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cc4:	e001      	b.n	8002cca <LoopFillZerobss>

08002cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cc8:	3204      	adds	r2, #4

08002cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ccc:	d3fb      	bcc.n	8002cc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002cce:	f7ff fa87 	bl	80021e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cd2:	f002 fc5f 	bl	8005594 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cd6:	f7fe fe32 	bl	800193e <main>
  bx  lr    
 8002cda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ce4:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002ce8:	08005798 	.word	0x08005798
  ldr r2, =_sbss
 8002cec:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002cf0:	200005d8 	.word	0x200005d8

08002cf4 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cf4:	e7fe      	b.n	8002cf4 <CAN2_RX0_IRQHandler>
	...

08002cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <HAL_Init+0x40>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0d      	ldr	r2, [pc, #52]	; (8002d38 <HAL_Init+0x40>)
 8002d02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d08:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <HAL_Init+0x40>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a0a      	ldr	r2, [pc, #40]	; (8002d38 <HAL_Init+0x40>)
 8002d0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d14:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a07      	ldr	r2, [pc, #28]	; (8002d38 <HAL_Init+0x40>)
 8002d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d20:	2003      	movs	r0, #3
 8002d22:	f000 ffbd 	bl	8003ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d26:	200f      	movs	r0, #15
 8002d28:	f000 f83c 	bl	8002da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d2c:	f7ff f914 	bl	8001f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023c00 	.word	0x40023c00

08002d3c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002d40:	4b13      	ldr	r3, [pc, #76]	; (8002d90 <HAL_DeInit+0x54>)
 8002d42:	f04f 32ff 	mov.w	r2, #4294967295
 8002d46:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002d48:	4b11      	ldr	r3, [pc, #68]	; (8002d90 <HAL_DeInit+0x54>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002d4e:	4b10      	ldr	r3, [pc, #64]	; (8002d90 <HAL_DeInit+0x54>)
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002d56:	4b0e      	ldr	r3, [pc, #56]	; (8002d90 <HAL_DeInit+0x54>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <HAL_DeInit+0x54>)
 8002d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d62:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002d64:	4b0a      	ldr	r3, [pc, #40]	; (8002d90 <HAL_DeInit+0x54>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002d6a:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <HAL_DeInit+0x54>)
 8002d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d70:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002d72:	4b07      	ldr	r3, [pc, #28]	; (8002d90 <HAL_DeInit+0x54>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <HAL_DeInit+0x54>)
 8002d7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d7e:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8002d80:	4b03      	ldr	r3, [pc, #12]	; (8002d90 <HAL_DeInit+0x54>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002d86:	f000 f805 	bl	8002d94 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40023800 	.word	0x40023800

08002d94 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
	...

08002da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dac:	4b12      	ldr	r3, [pc, #72]	; (8002df8 <HAL_InitTick+0x54>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <HAL_InitTick+0x58>)
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	4619      	mov	r1, r3
 8002db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 ffa1 	bl	8003d0a <HAL_SYSTICK_Config>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e00e      	b.n	8002df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2b0f      	cmp	r3, #15
 8002dd6:	d80a      	bhi.n	8002dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8002de0:	f000 ff69 	bl	8003cb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002de4:	4a06      	ldr	r2, [pc, #24]	; (8002e00 <HAL_InitTick+0x5c>)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
 8002dec:	e000      	b.n	8002df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000004 	.word	0x20000004
 8002dfc:	2000000c 	.word	0x2000000c
 8002e00:	20000008 	.word	0x20000008

08002e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e08:	4b06      	ldr	r3, [pc, #24]	; (8002e24 <HAL_IncTick+0x20>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4b06      	ldr	r3, [pc, #24]	; (8002e28 <HAL_IncTick+0x24>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4413      	add	r3, r2
 8002e14:	4a04      	ldr	r2, [pc, #16]	; (8002e28 <HAL_IncTick+0x24>)
 8002e16:	6013      	str	r3, [r2, #0]
}
 8002e18:	bf00      	nop
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	2000000c 	.word	0x2000000c
 8002e28:	200005b4 	.word	0x200005b4

08002e2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e0ed      	b.n	800301a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d102      	bne.n	8002e50 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7ff f8b2 	bl	8001fb4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f042 0201 	orr.w	r2, r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e60:	f7ff fae2 	bl	8002428 <HAL_GetTick>
 8002e64:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e66:	e012      	b.n	8002e8e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e68:	f7ff fade 	bl	8002428 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b0a      	cmp	r3, #10
 8002e74:	d90b      	bls.n	8002e8e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2205      	movs	r2, #5
 8002e86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e0c5      	b.n	800301a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d0e5      	beq.n	8002e68 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0202 	bic.w	r2, r2, #2
 8002eaa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eac:	f7ff fabc 	bl	8002428 <HAL_GetTick>
 8002eb0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002eb2:	e012      	b.n	8002eda <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002eb4:	f7ff fab8 	bl	8002428 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b0a      	cmp	r3, #10
 8002ec0:	d90b      	bls.n	8002eda <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2205      	movs	r2, #5
 8002ed2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e09f      	b.n	800301a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1e5      	bne.n	8002eb4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	7e1b      	ldrb	r3, [r3, #24]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d108      	bne.n	8002f02 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	e007      	b.n	8002f12 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	7e5b      	ldrb	r3, [r3, #25]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d108      	bne.n	8002f2c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	e007      	b.n	8002f3c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	7e9b      	ldrb	r3, [r3, #26]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d108      	bne.n	8002f56 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f042 0220 	orr.w	r2, r2, #32
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	e007      	b.n	8002f66 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0220 	bic.w	r2, r2, #32
 8002f64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	7edb      	ldrb	r3, [r3, #27]
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d108      	bne.n	8002f80 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0210 	bic.w	r2, r2, #16
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	e007      	b.n	8002f90 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0210 	orr.w	r2, r2, #16
 8002f8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	7f1b      	ldrb	r3, [r3, #28]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d108      	bne.n	8002faa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0208 	orr.w	r2, r2, #8
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	e007      	b.n	8002fba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0208 	bic.w	r2, r2, #8
 8002fb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	7f5b      	ldrb	r3, [r3, #29]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d108      	bne.n	8002fd4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 0204 	orr.w	r2, r2, #4
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	e007      	b.n	8002fe4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f022 0204 	bic.w	r2, r2, #4
 8002fe2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	ea42 0103 	orr.w	r1, r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	1e5a      	subs	r2, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003024:	b480      	push	{r7}
 8003026:	b087      	sub	sp, #28
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800303c:	7cfb      	ldrb	r3, [r7, #19]
 800303e:	2b01      	cmp	r3, #1
 8003040:	d003      	beq.n	800304a <HAL_CAN_ConfigFilter+0x26>
 8003042:	7cfb      	ldrb	r3, [r7, #19]
 8003044:	2b02      	cmp	r3, #2
 8003046:	f040 80be 	bne.w	80031c6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800304a:	4b65      	ldr	r3, [pc, #404]	; (80031e0 <HAL_CAN_ConfigFilter+0x1bc>)
 800304c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003054:	f043 0201 	orr.w	r2, r3, #1
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003064:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	021b      	lsls	r3, r3, #8
 800307a:	431a      	orrs	r2, r3
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	2201      	movs	r2, #1
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	43db      	mvns	r3, r3
 800309c:	401a      	ands	r2, r3
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d123      	bne.n	80030f4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	401a      	ands	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80030ce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	3248      	adds	r2, #72	; 0x48
 80030d4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80030e8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80030ea:	6979      	ldr	r1, [r7, #20]
 80030ec:	3348      	adds	r3, #72	; 0x48
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	440b      	add	r3, r1
 80030f2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d122      	bne.n	8003142 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	431a      	orrs	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800311c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	3248      	adds	r2, #72	; 0x48
 8003122:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003136:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003138:	6979      	ldr	r1, [r7, #20]
 800313a:	3348      	adds	r3, #72	; 0x48
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	440b      	add	r3, r1
 8003140:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d109      	bne.n	800315e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	43db      	mvns	r3, r3
 8003154:	401a      	ands	r2, r3
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800315c:	e007      	b.n	800316e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	431a      	orrs	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	43db      	mvns	r3, r3
 8003180:	401a      	ands	r2, r3
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003188:	e007      	b.n	800319a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	431a      	orrs	r2, r3
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d107      	bne.n	80031b2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	431a      	orrs	r2, r3
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80031b8:	f023 0201 	bic.w	r2, r3, #1
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80031c2:	2300      	movs	r3, #0
 80031c4:	e006      	b.n	80031d4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
  }
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	371c      	adds	r7, #28
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	40006400 	.word	0x40006400

080031e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d12e      	bne.n	8003256 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f022 0201 	bic.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003210:	f7ff f90a 	bl	8002428 <HAL_GetTick>
 8003214:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003216:	e012      	b.n	800323e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003218:	f7ff f906 	bl	8002428 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b0a      	cmp	r3, #10
 8003224:	d90b      	bls.n	800323e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2205      	movs	r2, #5
 8003236:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e012      	b.n	8003264 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e5      	bne.n	8003218 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003252:	2300      	movs	r3, #0
 8003254:	e006      	b.n	8003264 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
  }
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	; 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
 8003278:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003280:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800328a:	7ffb      	ldrb	r3, [r7, #31]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d003      	beq.n	8003298 <HAL_CAN_AddTxMessage+0x2c>
 8003290:	7ffb      	ldrb	r3, [r7, #31]
 8003292:	2b02      	cmp	r3, #2
 8003294:	f040 80b8 	bne.w	8003408 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10a      	bne.n	80032b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d105      	bne.n	80032b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 80a0 	beq.w	80033f8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	0e1b      	lsrs	r3, r3, #24
 80032bc:	f003 0303 	and.w	r3, r3, #3
 80032c0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d907      	bls.n	80032d8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e09e      	b.n	8003416 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80032d8:	2201      	movs	r2, #1
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	409a      	lsls	r2, r3
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10d      	bne.n	8003306 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80032f4:	68f9      	ldr	r1, [r7, #12]
 80032f6:	6809      	ldr	r1, [r1, #0]
 80032f8:	431a      	orrs	r2, r3
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	3318      	adds	r3, #24
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	440b      	add	r3, r1
 8003302:	601a      	str	r2, [r3, #0]
 8003304:	e00f      	b.n	8003326 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003310:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003316:	68f9      	ldr	r1, [r7, #12]
 8003318:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800331a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	3318      	adds	r3, #24
 8003320:	011b      	lsls	r3, r3, #4
 8003322:	440b      	add	r3, r1
 8003324:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	691a      	ldr	r2, [r3, #16]
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	3318      	adds	r3, #24
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	440b      	add	r3, r1
 8003336:	3304      	adds	r3, #4
 8003338:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	7d1b      	ldrb	r3, [r3, #20]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d111      	bne.n	8003366 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	3318      	adds	r3, #24
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	4413      	add	r3, r2
 800334e:	3304      	adds	r3, #4
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	6811      	ldr	r1, [r2, #0]
 8003356:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	3318      	adds	r3, #24
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	440b      	add	r3, r1
 8003362:	3304      	adds	r3, #4
 8003364:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3307      	adds	r3, #7
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	061a      	lsls	r2, r3, #24
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3306      	adds	r3, #6
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	041b      	lsls	r3, r3, #16
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3305      	adds	r3, #5
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	021b      	lsls	r3, r3, #8
 8003380:	4313      	orrs	r3, r2
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	3204      	adds	r2, #4
 8003386:	7812      	ldrb	r2, [r2, #0]
 8003388:	4610      	mov	r0, r2
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	6811      	ldr	r1, [r2, #0]
 800338e:	ea43 0200 	orr.w	r2, r3, r0
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	440b      	add	r3, r1
 8003398:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800339c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	3303      	adds	r3, #3
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	061a      	lsls	r2, r3, #24
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	3302      	adds	r3, #2
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	041b      	lsls	r3, r3, #16
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3301      	adds	r3, #1
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	021b      	lsls	r3, r3, #8
 80033b8:	4313      	orrs	r3, r2
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	7812      	ldrb	r2, [r2, #0]
 80033be:	4610      	mov	r0, r2
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	6811      	ldr	r1, [r2, #0]
 80033c4:	ea43 0200 	orr.w	r2, r3, r0
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	440b      	add	r3, r1
 80033ce:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80033d2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	3318      	adds	r3, #24
 80033dc:	011b      	lsls	r3, r3, #4
 80033de:	4413      	add	r3, r2
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	6811      	ldr	r1, [r2, #0]
 80033e6:	f043 0201 	orr.w	r2, r3, #1
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	3318      	adds	r3, #24
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	440b      	add	r3, r1
 80033f2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80033f4:	2300      	movs	r3, #0
 80033f6:	e00e      	b.n	8003416 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e006      	b.n	8003416 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
  }
}
 8003416:	4618      	mov	r0, r3
 8003418:	3724      	adds	r7, #36	; 0x24
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8003422:	b480      	push	{r7}
 8003424:	b085      	sub	sp, #20
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
 800342a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003436:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8003438:	7afb      	ldrb	r3, [r7, #11]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d002      	beq.n	8003444 <HAL_CAN_IsTxMessagePending+0x22>
 800343e:	7afb      	ldrb	r3, [r7, #11]
 8003440:	2b02      	cmp	r3, #2
 8003442:	d10b      	bne.n	800345c <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	069b      	lsls	r3, r3, #26
 800344e:	401a      	ands	r2, r3
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	069b      	lsls	r3, r3, #26
 8003454:	429a      	cmp	r2, r3
 8003456:	d001      	beq.n	800345c <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8003458:	2301      	movs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 800345c:	68fb      	ldr	r3, [r7, #12]
}
 800345e:	4618      	mov	r0, r3
 8003460:	3714      	adds	r7, #20
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800346a:	b480      	push	{r7}
 800346c:	b087      	sub	sp, #28
 800346e:	af00      	add	r7, sp, #0
 8003470:	60f8      	str	r0, [r7, #12]
 8003472:	60b9      	str	r1, [r7, #8]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800347e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003480:	7dfb      	ldrb	r3, [r7, #23]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d003      	beq.n	800348e <HAL_CAN_GetRxMessage+0x24>
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	2b02      	cmp	r3, #2
 800348a:	f040 80f3 	bne.w	8003674 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10e      	bne.n	80034b2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d116      	bne.n	80034d0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e0e7      	b.n	8003682 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0d8      	b.n	8003682 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	331b      	adds	r3, #27
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	4413      	add	r3, r2
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0204 	and.w	r2, r3, #4
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10c      	bne.n	8003508 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	331b      	adds	r3, #27
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	4413      	add	r3, r2
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	0d5b      	lsrs	r3, r3, #21
 80034fe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	e00b      	b.n	8003520 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	331b      	adds	r3, #27
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	4413      	add	r3, r2
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	08db      	lsrs	r3, r3, #3
 8003518:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	331b      	adds	r3, #27
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	4413      	add	r3, r2
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0202 	and.w	r2, r3, #2
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	331b      	adds	r3, #27
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	4413      	add	r3, r2
 8003542:	3304      	adds	r3, #4
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 020f 	and.w	r2, r3, #15
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	331b      	adds	r3, #27
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	4413      	add	r3, r2
 800355a:	3304      	adds	r3, #4
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	0a1b      	lsrs	r3, r3, #8
 8003560:	b2da      	uxtb	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	331b      	adds	r3, #27
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	4413      	add	r3, r2
 8003572:	3304      	adds	r3, #4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	0c1b      	lsrs	r3, r3, #16
 8003578:	b29a      	uxth	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	4413      	add	r3, r2
 8003588:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	b2da      	uxtb	r2, r3
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	4413      	add	r3, r2
 800359e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	0a1a      	lsrs	r2, r3, #8
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	3301      	adds	r3, #1
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	4413      	add	r3, r2
 80035b8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	0c1a      	lsrs	r2, r3, #16
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	3302      	adds	r3, #2
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	0e1a      	lsrs	r2, r3, #24
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	3303      	adds	r3, #3
 80035de:	b2d2      	uxtb	r2, r2
 80035e0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	011b      	lsls	r3, r3, #4
 80035ea:	4413      	add	r3, r2
 80035ec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	3304      	adds	r3, #4
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	4413      	add	r3, r2
 8003604:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	0a1a      	lsrs	r2, r3, #8
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	3305      	adds	r3, #5
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	4413      	add	r3, r2
 800361e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	0c1a      	lsrs	r2, r3, #16
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	3306      	adds	r3, #6
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	4413      	add	r3, r2
 8003638:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	0e1a      	lsrs	r2, r3, #24
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	3307      	adds	r3, #7
 8003644:	b2d2      	uxtb	r2, r2
 8003646:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d108      	bne.n	8003660 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f042 0220 	orr.w	r2, r2, #32
 800365c:	60da      	str	r2, [r3, #12]
 800365e:	e007      	b.n	8003670 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0220 	orr.w	r2, r2, #32
 800366e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003670:	2300      	movs	r3, #0
 8003672:	e006      	b.n	8003682 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
  }
}
 8003682:	4618      	mov	r0, r3
 8003684:	371c      	adds	r7, #28
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr

0800368e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b08a      	sub	sp, #40	; 0x28
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d07c      	beq.n	80037ce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d023      	beq.n	8003726 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2201      	movs	r2, #1
 80036e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f983 	bl	80039fc <HAL_CAN_TxMailbox0CompleteCallback>
 80036f6:	e016      	b.n	8003726 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d004      	beq.n	800370c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003708:	627b      	str	r3, [r7, #36]	; 0x24
 800370a:	e00c      	b.n	8003726 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d004      	beq.n	8003720 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
 800371e:	e002      	b.n	8003726 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f989 	bl	8003a38 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372c:	2b00      	cmp	r3, #0
 800372e:	d024      	beq.n	800377a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003738:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f963 	bl	8003a10 <HAL_CAN_TxMailbox1CompleteCallback>
 800374a:	e016      	b.n	800377a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003752:	2b00      	cmp	r3, #0
 8003754:	d004      	beq.n	8003760 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
 800375e:	e00c      	b.n	800377a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003766:	2b00      	cmp	r3, #0
 8003768:	d004      	beq.n	8003774 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
 8003772:	e002      	b.n	800377a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f969 	bl	8003a4c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d024      	beq.n	80037ce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800378c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 f943 	bl	8003a24 <HAL_CAN_TxMailbox2CompleteCallback>
 800379e:	e016      	b.n	80037ce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d004      	beq.n	80037b4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
 80037b2:	e00c      	b.n	80037ce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d004      	beq.n	80037c8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80037be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24
 80037c6:	e002      	b.n	80037ce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f949 	bl	8003a60 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f003 0310 	and.w	r3, r3, #16
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d007      	beq.n	80037f2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2210      	movs	r2, #16
 80037f0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00b      	beq.n	8003814 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b00      	cmp	r3, #0
 8003804:	d006      	beq.n	8003814 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2208      	movs	r2, #8
 800380c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f93a 	bl	8003a88 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f003 0303 	and.w	r3, r3, #3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d002      	beq.n	8003832 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f000 f921 	bl	8003a74 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00c      	beq.n	8003856 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	f003 0310 	and.w	r3, r3, #16
 8003842:	2b00      	cmp	r3, #0
 8003844:	d007      	beq.n	8003856 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800384c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2210      	movs	r2, #16
 8003854:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003856:	6a3b      	ldr	r3, [r7, #32]
 8003858:	f003 0320 	and.w	r3, r3, #32
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00b      	beq.n	8003878 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d006      	beq.n	8003878 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2208      	movs	r2, #8
 8003870:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f91c 	bl	8003ab0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d009      	beq.n	8003896 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 f903 	bl	8003a9c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00b      	beq.n	80038b8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	f003 0310 	and.w	r3, r3, #16
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d006      	beq.n	80038b8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2210      	movs	r2, #16
 80038b0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f906 	bl	8003ac4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80038b8:	6a3b      	ldr	r3, [r7, #32]
 80038ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00b      	beq.n	80038da <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	f003 0308 	and.w	r3, r3, #8
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d006      	beq.n	80038da <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2208      	movs	r2, #8
 80038d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f8ff 	bl	8003ad8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80038da:	6a3b      	ldr	r3, [r7, #32]
 80038dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d07b      	beq.n	80039dc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d072      	beq.n	80039d4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d008      	beq.n	800390a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003910:	2b00      	cmp	r3, #0
 8003912:	d008      	beq.n	8003926 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392c:	2b00      	cmp	r3, #0
 800392e:	d008      	beq.n	8003942 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	f043 0304 	orr.w	r3, r3, #4
 8003940:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003948:	2b00      	cmp	r3, #0
 800394a:	d043      	beq.n	80039d4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003952:	2b00      	cmp	r3, #0
 8003954:	d03e      	beq.n	80039d4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800395c:	2b60      	cmp	r3, #96	; 0x60
 800395e:	d02b      	beq.n	80039b8 <HAL_CAN_IRQHandler+0x32a>
 8003960:	2b60      	cmp	r3, #96	; 0x60
 8003962:	d82e      	bhi.n	80039c2 <HAL_CAN_IRQHandler+0x334>
 8003964:	2b50      	cmp	r3, #80	; 0x50
 8003966:	d022      	beq.n	80039ae <HAL_CAN_IRQHandler+0x320>
 8003968:	2b50      	cmp	r3, #80	; 0x50
 800396a:	d82a      	bhi.n	80039c2 <HAL_CAN_IRQHandler+0x334>
 800396c:	2b40      	cmp	r3, #64	; 0x40
 800396e:	d019      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x316>
 8003970:	2b40      	cmp	r3, #64	; 0x40
 8003972:	d826      	bhi.n	80039c2 <HAL_CAN_IRQHandler+0x334>
 8003974:	2b30      	cmp	r3, #48	; 0x30
 8003976:	d010      	beq.n	800399a <HAL_CAN_IRQHandler+0x30c>
 8003978:	2b30      	cmp	r3, #48	; 0x30
 800397a:	d822      	bhi.n	80039c2 <HAL_CAN_IRQHandler+0x334>
 800397c:	2b10      	cmp	r3, #16
 800397e:	d002      	beq.n	8003986 <HAL_CAN_IRQHandler+0x2f8>
 8003980:	2b20      	cmp	r3, #32
 8003982:	d005      	beq.n	8003990 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003984:	e01d      	b.n	80039c2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	f043 0308 	orr.w	r3, r3, #8
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800398e:	e019      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003992:	f043 0310 	orr.w	r3, r3, #16
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003998:	e014      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	f043 0320 	orr.w	r3, r3, #32
 80039a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039a2:	e00f      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039ac:	e00a      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039b6:	e005      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80039c0:	e000      	b.n	80039c4 <HAL_CAN_IRQHandler+0x336>
            break;
 80039c2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	699a      	ldr	r2, [r3, #24]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039d2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2204      	movs	r2, #4
 80039da:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80039dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f87c 	bl	8003aec <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80039f4:	bf00      	nop
 80039f6:	3728      	adds	r7, #40	; 0x28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <__NVIC_SetPriorityGrouping>:
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b32:	4a04      	ldr	r2, [pc, #16]	; (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	60d3      	str	r3, [r2, #12]
}
 8003b38:	bf00      	nop
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <__NVIC_GetPriorityGrouping>:
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b4c:	4b04      	ldr	r3, [pc, #16]	; (8003b60 <__NVIC_GetPriorityGrouping+0x18>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	f003 0307 	and.w	r3, r3, #7
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <__NVIC_EnableIRQ>:
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	db0b      	blt.n	8003b8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	f003 021f 	and.w	r2, r3, #31
 8003b7c:	4907      	ldr	r1, [pc, #28]	; (8003b9c <__NVIC_EnableIRQ+0x38>)
 8003b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2001      	movs	r0, #1
 8003b86:	fa00 f202 	lsl.w	r2, r0, r2
 8003b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	e000e100 	.word	0xe000e100

08003ba0 <__NVIC_SetPriority>:
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	db0a      	blt.n	8003bca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	490c      	ldr	r1, [pc, #48]	; (8003bec <__NVIC_SetPriority+0x4c>)
 8003bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbe:	0112      	lsls	r2, r2, #4
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003bc8:	e00a      	b.n	8003be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	b2da      	uxtb	r2, r3
 8003bce:	4908      	ldr	r1, [pc, #32]	; (8003bf0 <__NVIC_SetPriority+0x50>)
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	3b04      	subs	r3, #4
 8003bd8:	0112      	lsls	r2, r2, #4
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	440b      	add	r3, r1
 8003bde:	761a      	strb	r2, [r3, #24]
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	e000e100 	.word	0xe000e100
 8003bf0:	e000ed00 	.word	0xe000ed00

08003bf4 <NVIC_EncodePriority>:
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b089      	sub	sp, #36	; 0x24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	f1c3 0307 	rsb	r3, r3, #7
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	bf28      	it	cs
 8003c12:	2304      	movcs	r3, #4
 8003c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	2b06      	cmp	r3, #6
 8003c1c:	d902      	bls.n	8003c24 <NVIC_EncodePriority+0x30>
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	3b03      	subs	r3, #3
 8003c22:	e000      	b.n	8003c26 <NVIC_EncodePriority+0x32>
 8003c24:	2300      	movs	r3, #0
 8003c26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c28:	f04f 32ff 	mov.w	r2, #4294967295
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43da      	mvns	r2, r3
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	401a      	ands	r2, r3
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	fa01 f303 	lsl.w	r3, r1, r3
 8003c46:	43d9      	mvns	r1, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c4c:	4313      	orrs	r3, r2
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3724      	adds	r7, #36	; 0x24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
	...

08003c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c6c:	d301      	bcc.n	8003c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e00f      	b.n	8003c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c72:	4a0a      	ldr	r2, [pc, #40]	; (8003c9c <SysTick_Config+0x40>)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c7a:	210f      	movs	r1, #15
 8003c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c80:	f7ff ff8e 	bl	8003ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <SysTick_Config+0x40>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c8a:	4b04      	ldr	r3, [pc, #16]	; (8003c9c <SysTick_Config+0x40>)
 8003c8c:	2207      	movs	r2, #7
 8003c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	e000e010 	.word	0xe000e010

08003ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff ff29 	bl	8003b00 <__NVIC_SetPriorityGrouping>
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b086      	sub	sp, #24
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	60b9      	str	r1, [r7, #8]
 8003cc0:	607a      	str	r2, [r7, #4]
 8003cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cc8:	f7ff ff3e 	bl	8003b48 <__NVIC_GetPriorityGrouping>
 8003ccc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	68b9      	ldr	r1, [r7, #8]
 8003cd2:	6978      	ldr	r0, [r7, #20]
 8003cd4:	f7ff ff8e 	bl	8003bf4 <NVIC_EncodePriority>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cde:	4611      	mov	r1, r2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7ff ff5d 	bl	8003ba0 <__NVIC_SetPriority>
}
 8003ce6:	bf00      	nop
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff ff31 	bl	8003b64 <__NVIC_EnableIRQ>
}
 8003d02:	bf00      	nop
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b082      	sub	sp, #8
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff ffa2 	bl	8003c5c <SysTick_Config>
 8003d18:	4603      	mov	r3, r0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d36:	4b23      	ldr	r3, [pc, #140]	; (8003dc4 <HAL_FLASH_Program+0xa0>)
 8003d38:	7e1b      	ldrb	r3, [r3, #24]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d101      	bne.n	8003d42 <HAL_FLASH_Program+0x1e>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e03b      	b.n	8003dba <HAL_FLASH_Program+0x96>
 8003d42:	4b20      	ldr	r3, [pc, #128]	; (8003dc4 <HAL_FLASH_Program+0xa0>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d4c:	f000 f870 	bl	8003e30 <FLASH_WaitForLastOperation>
 8003d50:	4603      	mov	r3, r0
 8003d52:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003d54:	7dfb      	ldrb	r3, [r7, #23]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d12b      	bne.n	8003db2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d105      	bne.n	8003d6c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003d60:	783b      	ldrb	r3, [r7, #0]
 8003d62:	4619      	mov	r1, r3
 8003d64:	68b8      	ldr	r0, [r7, #8]
 8003d66:	f000 f91b 	bl	8003fa0 <FLASH_Program_Byte>
 8003d6a:	e016      	b.n	8003d9a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d105      	bne.n	8003d7e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003d72:	883b      	ldrh	r3, [r7, #0]
 8003d74:	4619      	mov	r1, r3
 8003d76:	68b8      	ldr	r0, [r7, #8]
 8003d78:	f000 f8ee 	bl	8003f58 <FLASH_Program_HalfWord>
 8003d7c:	e00d      	b.n	8003d9a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d105      	bne.n	8003d90 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	4619      	mov	r1, r3
 8003d88:	68b8      	ldr	r0, [r7, #8]
 8003d8a:	f000 f8c3 	bl	8003f14 <FLASH_Program_Word>
 8003d8e:	e004      	b.n	8003d9a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003d90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d94:	68b8      	ldr	r0, [r7, #8]
 8003d96:	f000 f88b 	bl	8003eb0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d9a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d9e:	f000 f847 	bl	8003e30 <FLASH_WaitForLastOperation>
 8003da2:	4603      	mov	r3, r0
 8003da4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003da6:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <HAL_FLASH_Program+0xa4>)
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	4a07      	ldr	r2, [pc, #28]	; (8003dc8 <HAL_FLASH_Program+0xa4>)
 8003dac:	f023 0301 	bic.w	r3, r3, #1
 8003db0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003db2:	4b04      	ldr	r3, [pc, #16]	; (8003dc4 <HAL_FLASH_Program+0xa0>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	200005b8 	.word	0x200005b8
 8003dc8:	40023c00 	.word	0x40023c00

08003dcc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003dd6:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <HAL_FLASH_Unlock+0x38>)
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	da0b      	bge.n	8003df6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003dde:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <HAL_FLASH_Unlock+0x38>)
 8003de0:	4a09      	ldr	r2, [pc, #36]	; (8003e08 <HAL_FLASH_Unlock+0x3c>)
 8003de2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003de4:	4b07      	ldr	r3, [pc, #28]	; (8003e04 <HAL_FLASH_Unlock+0x38>)
 8003de6:	4a09      	ldr	r2, [pc, #36]	; (8003e0c <HAL_FLASH_Unlock+0x40>)
 8003de8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003dea:	4b06      	ldr	r3, [pc, #24]	; (8003e04 <HAL_FLASH_Unlock+0x38>)
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	da01      	bge.n	8003df6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003df6:	79fb      	ldrb	r3, [r7, #7]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	40023c00 	.word	0x40023c00
 8003e08:	45670123 	.word	0x45670123
 8003e0c:	cdef89ab 	.word	0xcdef89ab

08003e10 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003e14:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <HAL_FLASH_Lock+0x1c>)
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	4a04      	ldr	r2, [pc, #16]	; (8003e2c <HAL_FLASH_Lock+0x1c>)
 8003e1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e1e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	40023c00 	.word	0x40023c00

08003e30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <FLASH_WaitForLastOperation+0x78>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e42:	f7fe faf1 	bl	8002428 <HAL_GetTick>
 8003e46:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e48:	e010      	b.n	8003e6c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e50:	d00c      	beq.n	8003e6c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d007      	beq.n	8003e68 <FLASH_WaitForLastOperation+0x38>
 8003e58:	f7fe fae6 	bl	8002428 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d201      	bcs.n	8003e6c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e019      	b.n	8003ea0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e6c:	4b0f      	ldr	r3, [pc, #60]	; (8003eac <FLASH_WaitForLastOperation+0x7c>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1e8      	bne.n	8003e4a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003e78:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <FLASH_WaitForLastOperation+0x7c>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e84:	4b09      	ldr	r3, [pc, #36]	; (8003eac <FLASH_WaitForLastOperation+0x7c>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003e8a:	4b08      	ldr	r3, [pc, #32]	; (8003eac <FLASH_WaitForLastOperation+0x7c>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003e96:	f000 f8a5 	bl	8003fe4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
  
}  
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	200005b8 	.word	0x200005b8
 8003eac:	40023c00 	.word	0x40023c00

08003eb0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003ebc:	4b14      	ldr	r3, [pc, #80]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	4a13      	ldr	r2, [pc, #76]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003ec2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003ec8:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003eca:	691b      	ldr	r3, [r3, #16]
 8003ecc:	4a10      	ldr	r2, [pc, #64]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003ece:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ed2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ed4:	4b0e      	ldr	r3, [pc, #56]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003ed6:	691b      	ldr	r3, [r3, #16]
 8003ed8:	4a0d      	ldr	r2, [pc, #52]	; (8003f10 <FLASH_Program_DoubleWord+0x60>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003ee6:	f3bf 8f6f 	isb	sy
}
 8003eea:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003eec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ef0:	f04f 0200 	mov.w	r2, #0
 8003ef4:	f04f 0300 	mov.w	r3, #0
 8003ef8:	000a      	movs	r2, r1
 8003efa:	2300      	movs	r3, #0
 8003efc:	68f9      	ldr	r1, [r7, #12]
 8003efe:	3104      	adds	r1, #4
 8003f00:	4613      	mov	r3, r2
 8003f02:	600b      	str	r3, [r1, #0]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr
 8003f10:	40023c00 	.word	0x40023c00

08003f14 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	4a0c      	ldr	r2, [pc, #48]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003f2a:	4b0a      	ldr	r3, [pc, #40]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	4a09      	ldr	r2, [pc, #36]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f36:	4b07      	ldr	r3, [pc, #28]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	4a06      	ldr	r2, [pc, #24]	; (8003f54 <FLASH_Program_Word+0x40>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	601a      	str	r2, [r3, #0]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40023c00 	.word	0x40023c00

08003f58 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	460b      	mov	r3, r1
 8003f62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f64:	4b0d      	ldr	r3, [pc, #52]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	4a0c      	ldr	r2, [pc, #48]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003f70:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	4a09      	ldr	r2, [pc, #36]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f7c:	4b07      	ldr	r3, [pc, #28]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	4a06      	ldr	r2, [pc, #24]	; (8003f9c <FLASH_Program_HalfWord+0x44>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	887a      	ldrh	r2, [r7, #2]
 8003f8c:	801a      	strh	r2, [r3, #0]
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	40023c00 	.word	0x40023c00

08003fa0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003fac:	4b0c      	ldr	r3, [pc, #48]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	4a0b      	ldr	r2, [pc, #44]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003fb8:	4b09      	ldr	r3, [pc, #36]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fba:	4a09      	ldr	r2, [pc, #36]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003fc0:	4b07      	ldr	r3, [pc, #28]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	4a06      	ldr	r2, [pc, #24]	; (8003fe0 <FLASH_Program_Byte+0x40>)
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	78fa      	ldrb	r2, [r7, #3]
 8003fd0:	701a      	strb	r2, [r3, #0]
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	40023c00 	.word	0x40023c00

08003fe4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003fe4:	b480      	push	{r7}
 8003fe6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003fe8:	4b27      	ldr	r3, [pc, #156]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0310 	and.w	r3, r3, #16
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003ff4:	4b25      	ldr	r3, [pc, #148]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	f043 0310 	orr.w	r3, r3, #16
 8003ffc:	4a23      	ldr	r2, [pc, #140]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8003ffe:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004000:	4b21      	ldr	r3, [pc, #132]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004002:	2210      	movs	r2, #16
 8004004:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004006:	4b20      	ldr	r3, [pc, #128]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0320 	and.w	r3, r3, #32
 800400e:	2b00      	cmp	r3, #0
 8004010:	d008      	beq.n	8004024 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004012:	4b1e      	ldr	r3, [pc, #120]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f043 0308 	orr.w	r3, r3, #8
 800401a:	4a1c      	ldr	r2, [pc, #112]	; (800408c <FLASH_SetErrorCode+0xa8>)
 800401c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800401e:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004020:	2220      	movs	r2, #32
 8004022:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004024:	4b18      	ldr	r3, [pc, #96]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004030:	4b16      	ldr	r3, [pc, #88]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	f043 0304 	orr.w	r3, r3, #4
 8004038:	4a14      	ldr	r2, [pc, #80]	; (800408c <FLASH_SetErrorCode+0xa8>)
 800403a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800403c:	4b12      	ldr	r3, [pc, #72]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 800403e:	2240      	movs	r2, #64	; 0x40
 8004040:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004042:	4b11      	ldr	r3, [pc, #68]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800404a:	2b00      	cmp	r3, #0
 800404c:	d008      	beq.n	8004060 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800404e:	4b0f      	ldr	r3, [pc, #60]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f043 0302 	orr.w	r3, r3, #2
 8004056:	4a0d      	ldr	r2, [pc, #52]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8004058:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800405a:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 800405c:	2280      	movs	r2, #128	; 0x80
 800405e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004060:	4b09      	ldr	r3, [pc, #36]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800406c:	4b07      	ldr	r3, [pc, #28]	; (800408c <FLASH_SetErrorCode+0xa8>)
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	f043 0320 	orr.w	r3, r3, #32
 8004074:	4a05      	ldr	r2, [pc, #20]	; (800408c <FLASH_SetErrorCode+0xa8>)
 8004076:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <FLASH_SetErrorCode+0xa4>)
 800407a:	2202      	movs	r2, #2
 800407c:	60da      	str	r2, [r3, #12]
  }
}
 800407e:	bf00      	nop
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	40023c00 	.word	0x40023c00
 800408c:	200005b8 	.word	0x200005b8

08004090 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800409e:	2300      	movs	r3, #0
 80040a0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80040a2:	4b31      	ldr	r3, [pc, #196]	; (8004168 <HAL_FLASHEx_Erase+0xd8>)
 80040a4:	7e1b      	ldrb	r3, [r3, #24]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d101      	bne.n	80040ae <HAL_FLASHEx_Erase+0x1e>
 80040aa:	2302      	movs	r3, #2
 80040ac:	e058      	b.n	8004160 <HAL_FLASHEx_Erase+0xd0>
 80040ae:	4b2e      	ldr	r3, [pc, #184]	; (8004168 <HAL_FLASHEx_Erase+0xd8>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80040b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040b8:	f7ff feba 	bl	8003e30 <FLASH_WaitForLastOperation>
 80040bc:	4603      	mov	r3, r0
 80040be:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d148      	bne.n	8004158 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	f04f 32ff 	mov.w	r2, #4294967295
 80040cc:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d115      	bne.n	8004102 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	b2da      	uxtb	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4619      	mov	r1, r3
 80040e2:	4610      	mov	r0, r2
 80040e4:	f000 f844 	bl	8004170 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80040e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80040ec:	f7ff fea0 	bl	8003e30 <FLASH_WaitForLastOperation>
 80040f0:	4603      	mov	r3, r0
 80040f2:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80040f4:	4b1d      	ldr	r3, [pc, #116]	; (800416c <HAL_FLASHEx_Erase+0xdc>)
 80040f6:	691b      	ldr	r3, [r3, #16]
 80040f8:	4a1c      	ldr	r2, [pc, #112]	; (800416c <HAL_FLASHEx_Erase+0xdc>)
 80040fa:	f023 0304 	bic.w	r3, r3, #4
 80040fe:	6113      	str	r3, [r2, #16]
 8004100:	e028      	b.n	8004154 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	60bb      	str	r3, [r7, #8]
 8004108:	e01c      	b.n	8004144 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	b2db      	uxtb	r3, r3
 8004110:	4619      	mov	r1, r3
 8004112:	68b8      	ldr	r0, [r7, #8]
 8004114:	f000 f850 	bl	80041b8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004118:	f24c 3050 	movw	r0, #50000	; 0xc350
 800411c:	f7ff fe88 	bl	8003e30 <FLASH_WaitForLastOperation>
 8004120:	4603      	mov	r3, r0
 8004122:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004124:	4b11      	ldr	r3, [pc, #68]	; (800416c <HAL_FLASHEx_Erase+0xdc>)
 8004126:	691b      	ldr	r3, [r3, #16]
 8004128:	4a10      	ldr	r2, [pc, #64]	; (800416c <HAL_FLASHEx_Erase+0xdc>)
 800412a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800412e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004130:	7bfb      	ldrb	r3, [r7, #15]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68ba      	ldr	r2, [r7, #8]
 800413a:	601a      	str	r2, [r3, #0]
          break;
 800413c:	e00a      	b.n	8004154 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	3301      	adds	r3, #1
 8004142:	60bb      	str	r3, [r7, #8]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68da      	ldr	r2, [r3, #12]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4413      	add	r3, r2
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	429a      	cmp	r2, r3
 8004152:	d3da      	bcc.n	800410a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004154:	f000 f878 	bl	8004248 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004158:	4b03      	ldr	r3, [pc, #12]	; (8004168 <HAL_FLASHEx_Erase+0xd8>)
 800415a:	2200      	movs	r2, #0
 800415c:	761a      	strb	r2, [r3, #24]

  return status;
 800415e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	200005b8 	.word	0x200005b8
 800416c:	40023c00 	.word	0x40023c00

08004170 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	6039      	str	r1, [r7, #0]
 800417a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800417c:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <FLASH_MassErase+0x44>)
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	4a0c      	ldr	r2, [pc, #48]	; (80041b4 <FLASH_MassErase+0x44>)
 8004182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004186:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004188:	4b0a      	ldr	r3, [pc, #40]	; (80041b4 <FLASH_MassErase+0x44>)
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	4a09      	ldr	r2, [pc, #36]	; (80041b4 <FLASH_MassErase+0x44>)
 800418e:	f043 0304 	orr.w	r3, r3, #4
 8004192:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004194:	4b07      	ldr	r3, [pc, #28]	; (80041b4 <FLASH_MassErase+0x44>)
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	021b      	lsls	r3, r3, #8
 800419c:	4313      	orrs	r3, r2
 800419e:	4a05      	ldr	r2, [pc, #20]	; (80041b4 <FLASH_MassErase+0x44>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a4:	6113      	str	r3, [r2, #16]
}
 80041a6:	bf00      	nop
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	40023c00 	.word	0x40023c00

080041b8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	460b      	mov	r3, r1
 80041c2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80041c4:	2300      	movs	r3, #0
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80041c8:	78fb      	ldrb	r3, [r7, #3]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d102      	bne.n	80041d4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80041ce:	2300      	movs	r3, #0
 80041d0:	60fb      	str	r3, [r7, #12]
 80041d2:	e010      	b.n	80041f6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80041d4:	78fb      	ldrb	r3, [r7, #3]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d103      	bne.n	80041e2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80041da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041de:	60fb      	str	r3, [r7, #12]
 80041e0:	e009      	b.n	80041f6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80041e2:	78fb      	ldrb	r3, [r7, #3]
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d103      	bne.n	80041f0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80041e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	e002      	b.n	80041f6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80041f0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80041f4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80041f6:	4b13      	ldr	r3, [pc, #76]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	4a12      	ldr	r2, [pc, #72]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 80041fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004200:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004202:	4b10      	ldr	r3, [pc, #64]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	490f      	ldr	r1, [pc, #60]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800420e:	4b0d      	ldr	r3, [pc, #52]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	4a0c      	ldr	r2, [pc, #48]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004214:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004218:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800421a:	4b0a      	ldr	r3, [pc, #40]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 800421c:	691a      	ldr	r2, [r3, #16]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	4313      	orrs	r3, r2
 8004224:	4a07      	ldr	r2, [pc, #28]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004226:	f043 0302 	orr.w	r3, r3, #2
 800422a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800422c:	4b05      	ldr	r3, [pc, #20]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	4a04      	ldr	r2, [pc, #16]	; (8004244 <FLASH_Erase_Sector+0x8c>)
 8004232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004236:	6113      	str	r3, [r2, #16]
}
 8004238:	bf00      	nop
 800423a:	3714      	adds	r7, #20
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	40023c00 	.word	0x40023c00

08004248 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800424c:	4b20      	ldr	r3, [pc, #128]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004254:	2b00      	cmp	r3, #0
 8004256:	d017      	beq.n	8004288 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004258:	4b1d      	ldr	r3, [pc, #116]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a1c      	ldr	r2, [pc, #112]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800425e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004262:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004264:	4b1a      	ldr	r3, [pc, #104]	; (80042d0 <FLASH_FlushCaches+0x88>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a19      	ldr	r2, [pc, #100]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800426a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800426e:	6013      	str	r3, [r2, #0]
 8004270:	4b17      	ldr	r3, [pc, #92]	; (80042d0 <FLASH_FlushCaches+0x88>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a16      	ldr	r2, [pc, #88]	; (80042d0 <FLASH_FlushCaches+0x88>)
 8004276:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800427a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800427c:	4b14      	ldr	r3, [pc, #80]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a13      	ldr	r2, [pc, #76]	; (80042d0 <FLASH_FlushCaches+0x88>)
 8004282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004286:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004288:	4b11      	ldr	r3, [pc, #68]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004290:	2b00      	cmp	r3, #0
 8004292:	d017      	beq.n	80042c4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004294:	4b0e      	ldr	r3, [pc, #56]	; (80042d0 <FLASH_FlushCaches+0x88>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a0d      	ldr	r2, [pc, #52]	; (80042d0 <FLASH_FlushCaches+0x88>)
 800429a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800429e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80042a0:	4b0b      	ldr	r3, [pc, #44]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a0a      	ldr	r2, [pc, #40]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4b08      	ldr	r3, [pc, #32]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a07      	ldr	r2, [pc, #28]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042b6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80042b8:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a04      	ldr	r2, [pc, #16]	; (80042d0 <FLASH_FlushCaches+0x88>)
 80042be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042c2:	6013      	str	r3, [r2, #0]
  }
}
 80042c4:	bf00      	nop
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	40023c00 	.word	0x40023c00

080042d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b089      	sub	sp, #36	; 0x24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042de:	2300      	movs	r3, #0
 80042e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042e2:	2300      	movs	r3, #0
 80042e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042e6:	2300      	movs	r3, #0
 80042e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ea:	2300      	movs	r3, #0
 80042ec:	61fb      	str	r3, [r7, #28]
 80042ee:	e16b      	b.n	80045c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042f0:	2201      	movs	r2, #1
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	4013      	ands	r3, r2
 8004302:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	429a      	cmp	r2, r3
 800430a:	f040 815a 	bne.w	80045c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d005      	beq.n	8004326 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004322:	2b02      	cmp	r3, #2
 8004324:	d130      	bne.n	8004388 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	2203      	movs	r2, #3
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43db      	mvns	r3, r3
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4013      	ands	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	fa02 f303 	lsl.w	r3, r2, r3
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	4313      	orrs	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800435c:	2201      	movs	r2, #1
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	43db      	mvns	r3, r3
 8004366:	69ba      	ldr	r2, [r7, #24]
 8004368:	4013      	ands	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	f003 0201 	and.w	r2, r3, #1
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	4313      	orrs	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f003 0303 	and.w	r3, r3, #3
 8004390:	2b03      	cmp	r3, #3
 8004392:	d017      	beq.n	80043c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	2203      	movs	r2, #3
 80043a0:	fa02 f303 	lsl.w	r3, r2, r3
 80043a4:	43db      	mvns	r3, r3
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	4013      	ands	r3, r2
 80043aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d123      	bne.n	8004418 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	08da      	lsrs	r2, r3, #3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3208      	adds	r2, #8
 80043d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	220f      	movs	r2, #15
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	43db      	mvns	r3, r3
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4013      	ands	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	08da      	lsrs	r2, r3, #3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3208      	adds	r2, #8
 8004412:	69b9      	ldr	r1, [r7, #24]
 8004414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	2203      	movs	r2, #3
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 0203 	and.w	r2, r3, #3
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	fa02 f303 	lsl.w	r3, r2, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4313      	orrs	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004454:	2b00      	cmp	r3, #0
 8004456:	f000 80b4 	beq.w	80045c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	4b60      	ldr	r3, [pc, #384]	; (80045e0 <HAL_GPIO_Init+0x30c>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	4a5f      	ldr	r2, [pc, #380]	; (80045e0 <HAL_GPIO_Init+0x30c>)
 8004464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004468:	6453      	str	r3, [r2, #68]	; 0x44
 800446a:	4b5d      	ldr	r3, [pc, #372]	; (80045e0 <HAL_GPIO_Init+0x30c>)
 800446c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004476:	4a5b      	ldr	r2, [pc, #364]	; (80045e4 <HAL_GPIO_Init+0x310>)
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	089b      	lsrs	r3, r3, #2
 800447c:	3302      	adds	r3, #2
 800447e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004482:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f003 0303 	and.w	r3, r3, #3
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	220f      	movs	r2, #15
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	43db      	mvns	r3, r3
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	4013      	ands	r3, r2
 8004498:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a52      	ldr	r2, [pc, #328]	; (80045e8 <HAL_GPIO_Init+0x314>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d02b      	beq.n	80044fa <HAL_GPIO_Init+0x226>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a51      	ldr	r2, [pc, #324]	; (80045ec <HAL_GPIO_Init+0x318>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d025      	beq.n	80044f6 <HAL_GPIO_Init+0x222>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a50      	ldr	r2, [pc, #320]	; (80045f0 <HAL_GPIO_Init+0x31c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d01f      	beq.n	80044f2 <HAL_GPIO_Init+0x21e>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a4f      	ldr	r2, [pc, #316]	; (80045f4 <HAL_GPIO_Init+0x320>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d019      	beq.n	80044ee <HAL_GPIO_Init+0x21a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a4e      	ldr	r2, [pc, #312]	; (80045f8 <HAL_GPIO_Init+0x324>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d013      	beq.n	80044ea <HAL_GPIO_Init+0x216>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a4d      	ldr	r2, [pc, #308]	; (80045fc <HAL_GPIO_Init+0x328>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00d      	beq.n	80044e6 <HAL_GPIO_Init+0x212>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a4c      	ldr	r2, [pc, #304]	; (8004600 <HAL_GPIO_Init+0x32c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d007      	beq.n	80044e2 <HAL_GPIO_Init+0x20e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a4b      	ldr	r2, [pc, #300]	; (8004604 <HAL_GPIO_Init+0x330>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d101      	bne.n	80044de <HAL_GPIO_Init+0x20a>
 80044da:	2307      	movs	r3, #7
 80044dc:	e00e      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044de:	2308      	movs	r3, #8
 80044e0:	e00c      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044e2:	2306      	movs	r3, #6
 80044e4:	e00a      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044e6:	2305      	movs	r3, #5
 80044e8:	e008      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044ea:	2304      	movs	r3, #4
 80044ec:	e006      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044ee:	2303      	movs	r3, #3
 80044f0:	e004      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e002      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <HAL_GPIO_Init+0x228>
 80044fa:	2300      	movs	r3, #0
 80044fc:	69fa      	ldr	r2, [r7, #28]
 80044fe:	f002 0203 	and.w	r2, r2, #3
 8004502:	0092      	lsls	r2, r2, #2
 8004504:	4093      	lsls	r3, r2
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4313      	orrs	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800450c:	4935      	ldr	r1, [pc, #212]	; (80045e4 <HAL_GPIO_Init+0x310>)
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	089b      	lsrs	r3, r3, #2
 8004512:	3302      	adds	r3, #2
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800451a:	4b3b      	ldr	r3, [pc, #236]	; (8004608 <HAL_GPIO_Init+0x334>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	43db      	mvns	r3, r3
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	4013      	ands	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800453e:	4a32      	ldr	r2, [pc, #200]	; (8004608 <HAL_GPIO_Init+0x334>)
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004544:	4b30      	ldr	r3, [pc, #192]	; (8004608 <HAL_GPIO_Init+0x334>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004568:	4a27      	ldr	r2, [pc, #156]	; (8004608 <HAL_GPIO_Init+0x334>)
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800456e:	4b26      	ldr	r3, [pc, #152]	; (8004608 <HAL_GPIO_Init+0x334>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	43db      	mvns	r3, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4013      	ands	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d003      	beq.n	8004592 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	4313      	orrs	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004592:	4a1d      	ldr	r2, [pc, #116]	; (8004608 <HAL_GPIO_Init+0x334>)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004598:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <HAL_GPIO_Init+0x334>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	43db      	mvns	r3, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4013      	ands	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d003      	beq.n	80045bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045bc:	4a12      	ldr	r2, [pc, #72]	; (8004608 <HAL_GPIO_Init+0x334>)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3301      	adds	r3, #1
 80045c6:	61fb      	str	r3, [r7, #28]
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	2b0f      	cmp	r3, #15
 80045cc:	f67f ae90 	bls.w	80042f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	3724      	adds	r7, #36	; 0x24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40023800 	.word	0x40023800
 80045e4:	40013800 	.word	0x40013800
 80045e8:	40020000 	.word	0x40020000
 80045ec:	40020400 	.word	0x40020400
 80045f0:	40020800 	.word	0x40020800
 80045f4:	40020c00 	.word	0x40020c00
 80045f8:	40021000 	.word	0x40021000
 80045fc:	40021400 	.word	0x40021400
 8004600:	40021800 	.word	0x40021800
 8004604:	40021c00 	.word	0x40021c00
 8004608:	40013c00 	.word	0x40013c00

0800460c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	807b      	strh	r3, [r7, #2]
 8004618:	4613      	mov	r3, r2
 800461a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800461c:	787b      	ldrb	r3, [r7, #1]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004622:	887a      	ldrh	r2, [r7, #2]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004628:	e003      	b.n	8004632 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800462a:	887b      	ldrh	r3, [r7, #2]
 800462c:	041a      	lsls	r2, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	619a      	str	r2, [r3, #24]
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <LL_ADC_REG_SetSequencerLength>:
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
 8004646:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <LL_ADC_IsEnabled>:
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b01      	cmp	r3, #1
 8004676:	bf0c      	ite	eq
 8004678:	2301      	moveq	r3, #1
 800467a:	2300      	movne	r3, #0
 800467c:	b2db      	uxtb	r3, r3
}
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
	...

0800468c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800468c:	b590      	push	{r4, r7, lr}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004696:	2300      	movs	r3, #0
 8004698:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800469a:	481c      	ldr	r0, [pc, #112]	; (800470c <LL_ADC_CommonInit+0x80>)
 800469c:	f7ff ffe2 	bl	8004664 <LL_ADC_IsEnabled>
 80046a0:	4604      	mov	r4, r0
 80046a2:	481b      	ldr	r0, [pc, #108]	; (8004710 <LL_ADC_CommonInit+0x84>)
 80046a4:	f7ff ffde 	bl	8004664 <LL_ADC_IsEnabled>
 80046a8:	4603      	mov	r3, r0
 80046aa:	431c      	orrs	r4, r3
 80046ac:	4819      	ldr	r0, [pc, #100]	; (8004714 <LL_ADC_CommonInit+0x88>)
 80046ae:	f7ff ffd9 	bl	8004664 <LL_ADC_IsEnabled>
 80046b2:	4603      	mov	r3, r0
 80046b4:	4323      	orrs	r3, r4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d120      	bne.n	80046fc <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d012      	beq.n	80046e8 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	4b14      	ldr	r3, [pc, #80]	; (8004718 <LL_ADC_CommonInit+0x8c>)
 80046c8:	4013      	ands	r3, r2
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	6811      	ldr	r1, [r2, #0]
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	6852      	ldr	r2, [r2, #4]
 80046d2:	4311      	orrs	r1, r2
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	6892      	ldr	r2, [r2, #8]
 80046d8:	4311      	orrs	r1, r2
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	68d2      	ldr	r2, [r2, #12]
 80046de:	430a      	orrs	r2, r1
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	e00b      	b.n	8004700 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	4b0a      	ldr	r3, [pc, #40]	; (8004718 <LL_ADC_CommonInit+0x8c>)
 80046ee:	4013      	ands	r3, r2
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	605a      	str	r2, [r3, #4]
 80046fa:	e001      	b.n	8004700 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8004700:	7bfb      	ldrb	r3, [r7, #15]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	bd90      	pop	{r4, r7, pc}
 800470a:	bf00      	nop
 800470c:	40012000 	.word	0x40012000
 8004710:	40012100 	.word	0x40012100
 8004714:	40012200 	.word	0x40012200
 8004718:	fffc10e0 	.word	0xfffc10e0

0800471c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8004726:	2300      	movs	r3, #0
 8004728:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff ff9a 	bl	8004664 <LL_ADC_IsEnabled>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d117      	bne.n	8004766 <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800473e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	6811      	ldr	r1, [r2, #0]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	6892      	ldr	r2, [r2, #8]
 800474a:	430a      	orrs	r2, r1
 800474c:	431a      	orrs	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	e001      	b.n	800476a <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800476a:	7bfb      	ldrb	r3, [r7, #15]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800477e:	2300      	movs	r3, #0
 8004780:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff ff6e 	bl	8004664 <LL_ADC_IsEnabled>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d12b      	bne.n	80047e6 <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d009      	beq.n	80047aa <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	605a      	str	r2, [r3, #4]
 80047a8:	e005      	b.n	80047b6 <LL_ADC_REG_Init+0x42>
                   ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	605a      	str	r2, [r3, #4]
                ,
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <LL_ADC_REG_Init+0x80>)
 80047bc:	4013      	ands	r3, r2
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	6812      	ldr	r2, [r2, #0]
 80047c2:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	68d2      	ldr	r2, [r2, #12]
 80047ca:	4311      	orrs	r1, r2
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	6912      	ldr	r2, [r2, #16]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4619      	mov	r1, r3
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7ff ff2d 	bl	800463e <LL_ADC_REG_SetSequencerLength>
 80047e4:	e001      	b.n	80047ea <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	c0fffcfd 	.word	0xc0fffcfd

080047f8 <LL_EXTI_EnableIT_0_31>:
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <LL_EXTI_EnableIT_0_31+0x20>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4904      	ldr	r1, [pc, #16]	; (8004818 <LL_EXTI_EnableIT_0_31+0x20>)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4313      	orrs	r3, r2
 800480a:	600b      	str	r3, [r1, #0]
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	40013c00 	.word	0x40013c00

0800481c <LL_EXTI_DisableIT_0_31>:
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8004824:	4b06      	ldr	r3, [pc, #24]	; (8004840 <LL_EXTI_DisableIT_0_31+0x24>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	43db      	mvns	r3, r3
 800482c:	4904      	ldr	r1, [pc, #16]	; (8004840 <LL_EXTI_DisableIT_0_31+0x24>)
 800482e:	4013      	ands	r3, r2
 8004830:	600b      	str	r3, [r1, #0]
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40013c00 	.word	0x40013c00

08004844 <LL_EXTI_EnableEvent_0_31>:
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <LL_EXTI_EnableEvent_0_31+0x20>)
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	4904      	ldr	r1, [pc, #16]	; (8004864 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4313      	orrs	r3, r2
 8004856:	604b      	str	r3, [r1, #4]
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40013c00 	.word	0x40013c00

08004868 <LL_EXTI_DisableEvent_0_31>:
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8004870:	4b06      	ldr	r3, [pc, #24]	; (800488c <LL_EXTI_DisableEvent_0_31+0x24>)
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	43db      	mvns	r3, r3
 8004878:	4904      	ldr	r1, [pc, #16]	; (800488c <LL_EXTI_DisableEvent_0_31+0x24>)
 800487a:	4013      	ands	r3, r2
 800487c:	604b      	str	r3, [r1, #4]
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40013c00 	.word	0x40013c00

08004890 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004898:	4b05      	ldr	r3, [pc, #20]	; (80048b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	4904      	ldr	r1, [pc, #16]	; (80048b0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	608b      	str	r3, [r1, #8]
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	40013c00 	.word	0x40013c00

080048b4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80048bc:	4b06      	ldr	r3, [pc, #24]	; (80048d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	43db      	mvns	r3, r3
 80048c4:	4904      	ldr	r1, [pc, #16]	; (80048d8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80048c6:	4013      	ands	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
}
 80048ca:	bf00      	nop
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	40013c00 	.word	0x40013c00

080048dc <LL_EXTI_EnableFallingTrig_0_31>:
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80048e4:	4b05      	ldr	r3, [pc, #20]	; (80048fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80048e6:	68da      	ldr	r2, [r3, #12]
 80048e8:	4904      	ldr	r1, [pc, #16]	; (80048fc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60cb      	str	r3, [r1, #12]
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	40013c00 	.word	0x40013c00

08004900 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8004908:	4b06      	ldr	r3, [pc, #24]	; (8004924 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	43db      	mvns	r3, r3
 8004910:	4904      	ldr	r1, [pc, #16]	; (8004924 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004912:	4013      	ands	r3, r2
 8004914:	60cb      	str	r3, [r1, #12]
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	40013c00 	.word	0x40013c00

08004928 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	791b      	ldrb	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d065      	beq.n	8004a08 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d06c      	beq.n	8004a1e <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	795b      	ldrb	r3, [r3, #5]
 8004948:	2b02      	cmp	r3, #2
 800494a:	d01c      	beq.n	8004986 <LL_EXTI_Init+0x5e>
 800494c:	2b02      	cmp	r3, #2
 800494e:	dc25      	bgt.n	800499c <LL_EXTI_Init+0x74>
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <LL_EXTI_Init+0x32>
 8004954:	2b01      	cmp	r3, #1
 8004956:	d00b      	beq.n	8004970 <LL_EXTI_Init+0x48>
 8004958:	e020      	b.n	800499c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4618      	mov	r0, r3
 8004960:	f7ff ff82 	bl	8004868 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff ff45 	bl	80047f8 <LL_EXTI_EnableIT_0_31>
          break;
 800496e:	e018      	b.n	80049a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4618      	mov	r0, r3
 8004976:	f7ff ff51 	bl	800481c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff ff60 	bl	8004844 <LL_EXTI_EnableEvent_0_31>
          break;
 8004984:	e00d      	b.n	80049a2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f7ff ff34 	bl	80047f8 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff ff55 	bl	8004844 <LL_EXTI_EnableEvent_0_31>
          break;
 800499a:	e002      	b.n	80049a2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
          break;
 80049a0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	799b      	ldrb	r3, [r3, #6]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d039      	beq.n	8004a1e <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	799b      	ldrb	r3, [r3, #6]
 80049ae:	2b03      	cmp	r3, #3
 80049b0:	d01c      	beq.n	80049ec <LL_EXTI_Init+0xc4>
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	dc25      	bgt.n	8004a02 <LL_EXTI_Init+0xda>
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d002      	beq.n	80049c0 <LL_EXTI_Init+0x98>
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d00b      	beq.n	80049d6 <LL_EXTI_Init+0xae>
 80049be:	e020      	b.n	8004a02 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff ff9b 	bl	8004900 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7ff ff5e 	bl	8004890 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80049d4:	e024      	b.n	8004a20 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7ff ff6a 	bl	80048b4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7ff ff79 	bl	80048dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80049ea:	e019      	b.n	8004a20 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7ff ff4d 	bl	8004890 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff ff6e 	bl	80048dc <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004a00:	e00e      	b.n	8004a20 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	73fb      	strb	r3, [r7, #15]
            break;
 8004a06:	e00b      	b.n	8004a20 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7ff ff05 	bl	800481c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff ff26 	bl	8004868 <LL_EXTI_DisableEvent_0_31>
 8004a1c:	e000      	b.n	8004a20 <LL_EXTI_Init+0xf8>
      }
 8004a1e:	bf00      	nop
  }
  return status;
 8004a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <LL_GPIO_SetPinMode>:
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b089      	sub	sp, #36	; 0x24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	60f8      	str	r0, [r7, #12]
 8004a32:	60b9      	str	r1, [r7, #8]
 8004a34:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	fa93 f3a3 	rbit	r3, r3
 8004a44:	613b      	str	r3, [r7, #16]
  return result;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	fab3 f383 	clz	r3, r3
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	005b      	lsls	r3, r3, #1
 8004a50:	2103      	movs	r1, #3
 8004a52:	fa01 f303 	lsl.w	r3, r1, r3
 8004a56:	43db      	mvns	r3, r3
 8004a58:	401a      	ands	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	fa93 f3a3 	rbit	r3, r3
 8004a64:	61bb      	str	r3, [r7, #24]
  return result;
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	005b      	lsls	r3, r3, #1
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	fa01 f303 	lsl.w	r3, r1, r3
 8004a76:	431a      	orrs	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	601a      	str	r2, [r3, #0]
}
 8004a7c:	bf00      	nop
 8004a7e:	3724      	adds	r7, #36	; 0x24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <LL_GPIO_SetPinOutputType>:
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	401a      	ands	r2, r3
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	6879      	ldr	r1, [r7, #4]
 8004aa2:	fb01 f303 	mul.w	r3, r1, r3
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	605a      	str	r2, [r3, #4]
}
 8004aac:	bf00      	nop
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <LL_GPIO_SetPinSpeed>:
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b089      	sub	sp, #36	; 0x24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	fa93 f3a3 	rbit	r3, r3
 8004ad2:	613b      	str	r3, [r7, #16]
  return result;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	fab3 f383 	clz	r3, r3
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	005b      	lsls	r3, r3, #1
 8004ade:	2103      	movs	r1, #3
 8004ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	401a      	ands	r2, r3
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	fa93 f3a3 	rbit	r3, r3
 8004af2:	61bb      	str	r3, [r7, #24]
  return result;
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	fab3 f383 	clz	r3, r3
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	005b      	lsls	r3, r3, #1
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	fa01 f303 	lsl.w	r3, r1, r3
 8004b04:	431a      	orrs	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	609a      	str	r2, [r3, #8]
}
 8004b0a:	bf00      	nop
 8004b0c:	3724      	adds	r7, #36	; 0x24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <LL_GPIO_SetPinPull>:
{
 8004b16:	b480      	push	{r7}
 8004b18:	b089      	sub	sp, #36	; 0x24
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	68da      	ldr	r2, [r3, #12]
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	fa93 f3a3 	rbit	r3, r3
 8004b30:	613b      	str	r3, [r7, #16]
  return result;
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	fab3 f383 	clz	r3, r3
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	2103      	movs	r1, #3
 8004b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b42:	43db      	mvns	r3, r3
 8004b44:	401a      	ands	r2, r3
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	fa93 f3a3 	rbit	r3, r3
 8004b50:	61bb      	str	r3, [r7, #24]
  return result;
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	fab3 f383 	clz	r3, r3
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b62:	431a      	orrs	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	60da      	str	r2, [r3, #12]
}
 8004b68:	bf00      	nop
 8004b6a:	3724      	adds	r7, #36	; 0x24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <LL_GPIO_SetAFPin_0_7>:
{
 8004b74:	b480      	push	{r7}
 8004b76:	b089      	sub	sp, #36	; 0x24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a1a      	ldr	r2, [r3, #32]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	fa93 f3a3 	rbit	r3, r3
 8004b8e:	613b      	str	r3, [r7, #16]
  return result;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	fab3 f383 	clz	r3, r3
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	210f      	movs	r1, #15
 8004b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004ba0:	43db      	mvns	r3, r3
 8004ba2:	401a      	ands	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	fa93 f3a3 	rbit	r3, r3
 8004bae:	61bb      	str	r3, [r7, #24]
  return result;
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	fab3 f383 	clz	r3, r3
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	621a      	str	r2, [r3, #32]
}
 8004bc6:	bf00      	nop
 8004bc8:	3724      	adds	r7, #36	; 0x24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr

08004bd2 <LL_GPIO_SetAFPin_8_15>:
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b089      	sub	sp, #36	; 0x24
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	60f8      	str	r0, [r7, #12]
 8004bda:	60b9      	str	r1, [r7, #8]
 8004bdc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	0a1b      	lsrs	r3, r3, #8
 8004be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	fa93 f3a3 	rbit	r3, r3
 8004bee:	613b      	str	r3, [r7, #16]
  return result;
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	fab3 f383 	clz	r3, r3
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	210f      	movs	r1, #15
 8004bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004c00:	43db      	mvns	r3, r3
 8004c02:	401a      	ands	r2, r3
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	0a1b      	lsrs	r3, r3, #8
 8004c08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	fa93 f3a3 	rbit	r3, r3
 8004c10:	61bb      	str	r3, [r7, #24]
  return result;
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	fab3 f383 	clz	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c22:	431a      	orrs	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004c28:	bf00      	nop
 8004c2a:	3724      	adds	r7, #36	; 0x24
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	fa93 f3a3 	rbit	r3, r3
 8004c52:	613b      	str	r3, [r7, #16]
  return result;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	fab3 f383 	clz	r3, r3
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004c5e:	e050      	b.n	8004d02 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	2101      	movs	r1, #1
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d042      	beq.n	8004cfc <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d003      	beq.n	8004c86 <LL_GPIO_Init+0x52>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d10d      	bne.n	8004ca2 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	69b9      	ldr	r1, [r7, #24]
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff ff12 	bl	8004ab8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	69b9      	ldr	r1, [r7, #24]
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fef3 	bl	8004a88 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	69b9      	ldr	r1, [r7, #24]
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7ff ff33 	bl	8004b16 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d11a      	bne.n	8004cee <LL_GPIO_Init+0xba>
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	fa93 f3a3 	rbit	r3, r3
 8004cc2:	60bb      	str	r3, [r7, #8]
  return result;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8004cc6:	fab3 f383 	clz	r3, r3
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	2b07      	cmp	r3, #7
 8004cce:	d807      	bhi.n	8004ce0 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	695b      	ldr	r3, [r3, #20]
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	69b9      	ldr	r1, [r7, #24]
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f7ff ff4b 	bl	8004b74 <LL_GPIO_SetAFPin_0_7>
 8004cde:	e006      	b.n	8004cee <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	69b9      	ldr	r1, [r7, #24]
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f7ff ff72 	bl	8004bd2 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	69b9      	ldr	r1, [r7, #24]
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7ff fe97 	bl	8004a2a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1a7      	bne.n	8004c60 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3720      	adds	r7, #32
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
	...

08004d1c <LL_RCC_GetSysClkSource>:
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004d20:	4b04      	ldr	r3, [pc, #16]	; (8004d34 <LL_RCC_GetSysClkSource+0x18>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 030c 	and.w	r3, r3, #12
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40023800 	.word	0x40023800

08004d38 <LL_RCC_GetAHBPrescaler>:
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004d3c:	4b04      	ldr	r3, [pc, #16]	; (8004d50 <LL_RCC_GetAHBPrescaler+0x18>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800

08004d54 <LL_RCC_GetAPB1Prescaler>:
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004d58:	4b04      	ldr	r3, [pc, #16]	; (8004d6c <LL_RCC_GetAPB1Prescaler+0x18>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40023800 	.word	0x40023800

08004d70 <LL_RCC_GetAPB2Prescaler>:
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004d74:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40023800 	.word	0x40023800

08004d8c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004d90:	4b04      	ldr	r3, [pc, #16]	; (8004da4 <LL_RCC_PLL_GetMainSource+0x18>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800

08004da8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004dac:	4b04      	ldr	r3, [pc, #16]	; (8004dc0 <LL_RCC_PLL_GetN+0x18>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	099b      	lsrs	r3, r3, #6
 8004db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr
 8004dc0:	40023800 	.word	0x40023800

08004dc4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8004dc8:	4b04      	ldr	r3, [pc, #16]	; (8004ddc <LL_RCC_PLL_GetP+0x18>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40023800 	.word	0x40023800

08004de0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004de0:	b480      	push	{r7}
 8004de2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004de4:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <LL_RCC_PLL_GetDivider+0x18>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40023800 	.word	0x40023800

08004dfc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004e04:	f000 f820 	bl	8004e48 <RCC_GetSystemClockFreq>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 f840 	bl	8004e98 <RCC_GetHCLKClockFreq>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 f84e 	bl	8004ec4 <RCC_GetPCLK1ClockFreq>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 f85a 	bl	8004eec <RCC_GetPCLK2ClockFreq>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60da      	str	r2, [r3, #12]
}
 8004e3e:	bf00      	nop
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004e52:	f7ff ff63 	bl	8004d1c <LL_RCC_GetSysClkSource>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b08      	cmp	r3, #8
 8004e5a:	d00c      	beq.n	8004e76 <RCC_GetSystemClockFreq+0x2e>
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d80f      	bhi.n	8004e80 <RCC_GetSystemClockFreq+0x38>
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <RCC_GetSystemClockFreq+0x22>
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d003      	beq.n	8004e70 <RCC_GetSystemClockFreq+0x28>
 8004e68:	e00a      	b.n	8004e80 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004e6a:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <RCC_GetSystemClockFreq+0x48>)
 8004e6c:	607b      	str	r3, [r7, #4]
      break;
 8004e6e:	e00a      	b.n	8004e86 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8004e70:	4b08      	ldr	r3, [pc, #32]	; (8004e94 <RCC_GetSystemClockFreq+0x4c>)
 8004e72:	607b      	str	r3, [r7, #4]
      break;
 8004e74:	e007      	b.n	8004e86 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004e76:	2008      	movs	r0, #8
 8004e78:	f000 f84c 	bl	8004f14 <RCC_PLL_GetFreqDomain_SYS>
 8004e7c:	6078      	str	r0, [r7, #4]
      break;
 8004e7e:	e002      	b.n	8004e86 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8004e80:	4b03      	ldr	r3, [pc, #12]	; (8004e90 <RCC_GetSystemClockFreq+0x48>)
 8004e82:	607b      	str	r3, [r7, #4]
      break;
 8004e84:	bf00      	nop
  }

  return frequency;
 8004e86:	687b      	ldr	r3, [r7, #4]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	00f42400 	.word	0x00f42400
 8004e94:	01312d00 	.word	0x01312d00

08004e98 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004ea0:	f7ff ff4a 	bl	8004d38 <LL_RCC_GetAHBPrescaler>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	091b      	lsrs	r3, r3, #4
 8004ea8:	f003 030f 	and.w	r3, r3, #15
 8004eac:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <RCC_GetHCLKClockFreq+0x28>)
 8004eae:	5cd3      	ldrb	r3, [r2, r3]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	40d3      	lsrs	r3, r2
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3708      	adds	r7, #8
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	08005770 	.word	0x08005770

08004ec4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004ecc:	f7ff ff42 	bl	8004d54 <LL_RCC_GetAPB1Prescaler>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	0a9b      	lsrs	r3, r3, #10
 8004ed4:	4a04      	ldr	r2, [pc, #16]	; (8004ee8 <RCC_GetPCLK1ClockFreq+0x24>)
 8004ed6:	5cd3      	ldrb	r3, [r2, r3]
 8004ed8:	461a      	mov	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	40d3      	lsrs	r3, r2
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3708      	adds	r7, #8
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	08005780 	.word	0x08005780

08004eec <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004ef4:	f7ff ff3c 	bl	8004d70 <LL_RCC_GetAPB2Prescaler>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	0b5b      	lsrs	r3, r3, #13
 8004efc:	4a04      	ldr	r2, [pc, #16]	; (8004f10 <RCC_GetPCLK2ClockFreq+0x24>)
 8004efe:	5cd3      	ldrb	r3, [r2, r3]
 8004f00:	461a      	mov	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	40d3      	lsrs	r3, r2
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	08005780 	.word	0x08005780

08004f14 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8004f14:	b590      	push	{r4, r7, lr}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	2300      	movs	r3, #0
 8004f26:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004f28:	f7ff ff30 	bl	8004d8c <LL_RCC_PLL_GetMainSource>
 8004f2c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d004      	beq.n	8004f3e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f3a:	d003      	beq.n	8004f44 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004f3c:	e005      	b.n	8004f4a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004f3e:	4b12      	ldr	r3, [pc, #72]	; (8004f88 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004f40:	617b      	str	r3, [r7, #20]
      break;
 8004f42:	e005      	b.n	8004f50 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004f44:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8004f46:	617b      	str	r3, [r7, #20]
      break;
 8004f48:	e002      	b.n	8004f50 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8004f4a:	4b0f      	ldr	r3, [pc, #60]	; (8004f88 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004f4c:	617b      	str	r3, [r7, #20]
      break;
 8004f4e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d113      	bne.n	8004f7e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004f56:	f7ff ff43 	bl	8004de0 <LL_RCC_PLL_GetDivider>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	fbb3 f4f2 	udiv	r4, r3, r2
 8004f62:	f7ff ff21 	bl	8004da8 <LL_RCC_PLL_GetN>
 8004f66:	4603      	mov	r3, r0
 8004f68:	fb03 f404 	mul.w	r4, r3, r4
 8004f6c:	f7ff ff2a 	bl	8004dc4 <LL_RCC_PLL_GetP>
 8004f70:	4603      	mov	r3, r0
 8004f72:	0c1b      	lsrs	r3, r3, #16
 8004f74:	3301      	adds	r3, #1
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	fbb4 f3f3 	udiv	r3, r4, r3
 8004f7c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8004f7e:	693b      	ldr	r3, [r7, #16]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	371c      	adds	r7, #28
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd90      	pop	{r4, r7, pc}
 8004f88:	00f42400 	.word	0x00f42400
 8004f8c:	01312d00 	.word	0x01312d00

08004f90 <LL_TIM_SetPrescaler>:
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <LL_TIM_SetAutoReload>:
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	683a      	ldr	r2, [r7, #0]
 8004fba:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <LL_TIM_SetRepetitionCounter>:
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <LL_TIM_OC_SetCompareCH1>:
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <LL_TIM_OC_SetCompareCH2>:
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <LL_TIM_OC_SetCompareCH3>:
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <LL_TIM_OC_SetCompareCH4>:
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	f043 0201 	orr.w	r2, r3, #1
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	615a      	str	r2, [r3, #20]
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a3d      	ldr	r2, [pc, #244]	; (800517c <LL_TIM_Init+0x108>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d013      	beq.n	80050b4 <LL_TIM_Init+0x40>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005092:	d00f      	beq.n	80050b4 <LL_TIM_Init+0x40>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a3a      	ldr	r2, [pc, #232]	; (8005180 <LL_TIM_Init+0x10c>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d00b      	beq.n	80050b4 <LL_TIM_Init+0x40>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a39      	ldr	r2, [pc, #228]	; (8005184 <LL_TIM_Init+0x110>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d007      	beq.n	80050b4 <LL_TIM_Init+0x40>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a38      	ldr	r2, [pc, #224]	; (8005188 <LL_TIM_Init+0x114>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d003      	beq.n	80050b4 <LL_TIM_Init+0x40>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a37      	ldr	r2, [pc, #220]	; (800518c <LL_TIM_Init+0x118>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d106      	bne.n	80050c2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	4313      	orrs	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a2d      	ldr	r2, [pc, #180]	; (800517c <LL_TIM_Init+0x108>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d02b      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050d0:	d027      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a2a      	ldr	r2, [pc, #168]	; (8005180 <LL_TIM_Init+0x10c>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d023      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a29      	ldr	r2, [pc, #164]	; (8005184 <LL_TIM_Init+0x110>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d01f      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a28      	ldr	r2, [pc, #160]	; (8005188 <LL_TIM_Init+0x114>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d01b      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a27      	ldr	r2, [pc, #156]	; (800518c <LL_TIM_Init+0x118>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d017      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a26      	ldr	r2, [pc, #152]	; (8005190 <LL_TIM_Init+0x11c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d013      	beq.n	8005122 <LL_TIM_Init+0xae>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a25      	ldr	r2, [pc, #148]	; (8005194 <LL_TIM_Init+0x120>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d00f      	beq.n	8005122 <LL_TIM_Init+0xae>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a24      	ldr	r2, [pc, #144]	; (8005198 <LL_TIM_Init+0x124>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d00b      	beq.n	8005122 <LL_TIM_Init+0xae>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a23      	ldr	r2, [pc, #140]	; (800519c <LL_TIM_Init+0x128>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d007      	beq.n	8005122 <LL_TIM_Init+0xae>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a22      	ldr	r2, [pc, #136]	; (80051a0 <LL_TIM_Init+0x12c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d003      	beq.n	8005122 <LL_TIM_Init+0xae>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a21      	ldr	r2, [pc, #132]	; (80051a4 <LL_TIM_Init+0x130>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d106      	bne.n	8005130 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	4619      	mov	r1, r3
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7ff ff35 	bl	8004fac <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	881b      	ldrh	r3, [r3, #0]
 8005146:	4619      	mov	r1, r3
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f7ff ff21 	bl	8004f90 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a0a      	ldr	r2, [pc, #40]	; (800517c <LL_TIM_Init+0x108>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d003      	beq.n	800515e <LL_TIM_Init+0xea>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a0c      	ldr	r2, [pc, #48]	; (800518c <LL_TIM_Init+0x118>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d105      	bne.n	800516a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	4619      	mov	r1, r3
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff ff2f 	bl	8004fc8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7ff ff72 	bl	8005054 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	40010000 	.word	0x40010000
 8005180:	40000400 	.word	0x40000400
 8005184:	40000800 	.word	0x40000800
 8005188:	40000c00 	.word	0x40000c00
 800518c:	40010400 	.word	0x40010400
 8005190:	40014000 	.word	0x40014000
 8005194:	40014400 	.word	0x40014400
 8005198:	40014800 	.word	0x40014800
 800519c:	40001800 	.word	0x40001800
 80051a0:	40001c00 	.word	0x40001c00
 80051a4:	40002000 	.word	0x40002000

080051a8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051be:	d027      	beq.n	8005210 <LL_TIM_OC_Init+0x68>
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c6:	d82a      	bhi.n	800521e <LL_TIM_OC_Init+0x76>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ce:	d018      	beq.n	8005202 <LL_TIM_OC_Init+0x5a>
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051d6:	d822      	bhi.n	800521e <LL_TIM_OC_Init+0x76>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d003      	beq.n	80051e6 <LL_TIM_OC_Init+0x3e>
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d007      	beq.n	80051f4 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80051e4:	e01b      	b.n	800521e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f81f 	bl	800522c <OC1Config>
 80051ee:	4603      	mov	r3, r0
 80051f0:	75fb      	strb	r3, [r7, #23]
      break;
 80051f2:	e015      	b.n	8005220 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80051f4:	6879      	ldr	r1, [r7, #4]
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f884 	bl	8005304 <OC2Config>
 80051fc:	4603      	mov	r3, r0
 80051fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005200:	e00e      	b.n	8005220 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f8ed 	bl	80053e4 <OC3Config>
 800520a:	4603      	mov	r3, r0
 800520c:	75fb      	strb	r3, [r7, #23]
      break;
 800520e:	e007      	b.n	8005220 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8005210:	6879      	ldr	r1, [r7, #4]
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 f956 	bl	80054c4 <OC4Config>
 8005218:	4603      	mov	r3, r0
 800521a:	75fb      	strb	r3, [r7, #23]
      break;
 800521c:	e000      	b.n	8005220 <LL_TIM_OC_Init+0x78>
      break;
 800521e:	bf00      	nop
  }

  return result;
 8005220:	7dfb      	ldrb	r3, [r7, #23]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3718      	adds	r7, #24
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	f023 0201 	bic.w	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f023 0303 	bic.w	r3, r3, #3
 800525a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4313      	orrs	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f023 0202 	bic.w	r2, r3, #2
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f023 0201 	bic.w	r2, r3, #1
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a1c      	ldr	r2, [pc, #112]	; (80052fc <OC1Config+0xd0>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <OC1Config+0x6a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a1b      	ldr	r2, [pc, #108]	; (8005300 <OC1Config+0xd4>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d11e      	bne.n	80052d4 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 0208 	bic.w	r2, r3, #8
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4313      	orrs	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	f023 0204 	bic.w	r2, r3, #4
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	4313      	orrs	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	4313      	orrs	r3, r2
 80052d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	4619      	mov	r1, r3
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7ff fe7c 	bl	8004fe4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	40010000 	.word	0x40010000
 8005300:	40010400 	.word	0x40010400

08005304 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	f023 0210 	bic.w	r2, r3, #16
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005332:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	4313      	orrs	r3, r2
 8005342:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f023 0220 	bic.w	r2, r3, #32
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	4313      	orrs	r3, r2
 8005352:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f023 0210 	bic.w	r2, r3, #16
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	4313      	orrs	r3, r2
 8005362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a1d      	ldr	r2, [pc, #116]	; (80053dc <OC2Config+0xd8>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d003      	beq.n	8005374 <OC2Config+0x70>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a1c      	ldr	r2, [pc, #112]	; (80053e0 <OC2Config+0xdc>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d11f      	bne.n	80053b4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	019b      	lsls	r3, r3, #6
 8005380:	4313      	orrs	r3, r2
 8005382:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	019b      	lsls	r3, r3, #6
 8005390:	4313      	orrs	r3, r2
 8005392:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4313      	orrs	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	4313      	orrs	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	4619      	mov	r1, r3
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff fe1a 	bl	8005000 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3718      	adds	r7, #24
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40010400 	.word	0x40010400

080053e4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0303 	bic.w	r3, r3, #3
 8005412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4313      	orrs	r3, r2
 8005420:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	021b      	lsls	r3, r3, #8
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a1d      	ldr	r2, [pc, #116]	; (80054bc <OC3Config+0xd8>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d003      	beq.n	8005452 <OC3Config+0x6e>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a1c      	ldr	r2, [pc, #112]	; (80054c0 <OC3Config+0xdc>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d11f      	bne.n	8005492 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	029b      	lsls	r3, r3, #10
 800545e:	4313      	orrs	r3, r2
 8005460:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	029b      	lsls	r3, r3, #10
 800546e:	4313      	orrs	r3, r2
 8005470:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	4313      	orrs	r3, r2
 8005480:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	69db      	ldr	r3, [r3, #28]
 800548c:	015b      	lsls	r3, r3, #5
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	4619      	mov	r1, r3
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f7ff fdb9 	bl	800501c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3718      	adds	r7, #24
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	40010000 	.word	0x40010000
 80054c0:	40010400 	.word	0x40010400

080054c4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	021b      	lsls	r3, r3, #8
 8005500:	4313      	orrs	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	031b      	lsls	r3, r3, #12
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	031b      	lsls	r3, r3, #12
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a11      	ldr	r2, [pc, #68]	; (800556c <OC4Config+0xa8>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <OC4Config+0x70>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a10      	ldr	r2, [pc, #64]	; (8005570 <OC4Config+0xac>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d107      	bne.n	8005544 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	019b      	lsls	r3, r3, #6
 8005540:	4313      	orrs	r3, r2
 8005542:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	4619      	mov	r1, r3
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7ff fd6e 	bl	8005038 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	40010000 	.word	0x40010000
 8005570:	40010400 	.word	0x40010400

08005574 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800557c:	4a04      	ldr	r2, [pc, #16]	; (8005590 <LL_SetSystemCoreClock+0x1c>)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6013      	str	r3, [r2, #0]
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	20000004 	.word	0x20000004

08005594 <__libc_init_array>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	4d0d      	ldr	r5, [pc, #52]	; (80055cc <__libc_init_array+0x38>)
 8005598:	4c0d      	ldr	r4, [pc, #52]	; (80055d0 <__libc_init_array+0x3c>)
 800559a:	1b64      	subs	r4, r4, r5
 800559c:	10a4      	asrs	r4, r4, #2
 800559e:	2600      	movs	r6, #0
 80055a0:	42a6      	cmp	r6, r4
 80055a2:	d109      	bne.n	80055b8 <__libc_init_array+0x24>
 80055a4:	4d0b      	ldr	r5, [pc, #44]	; (80055d4 <__libc_init_array+0x40>)
 80055a6:	4c0c      	ldr	r4, [pc, #48]	; (80055d8 <__libc_init_array+0x44>)
 80055a8:	f000 f820 	bl	80055ec <_init>
 80055ac:	1b64      	subs	r4, r4, r5
 80055ae:	10a4      	asrs	r4, r4, #2
 80055b0:	2600      	movs	r6, #0
 80055b2:	42a6      	cmp	r6, r4
 80055b4:	d105      	bne.n	80055c2 <__libc_init_array+0x2e>
 80055b6:	bd70      	pop	{r4, r5, r6, pc}
 80055b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80055bc:	4798      	blx	r3
 80055be:	3601      	adds	r6, #1
 80055c0:	e7ee      	b.n	80055a0 <__libc_init_array+0xc>
 80055c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80055c6:	4798      	blx	r3
 80055c8:	3601      	adds	r6, #1
 80055ca:	e7f2      	b.n	80055b2 <__libc_init_array+0x1e>
 80055cc:	08005790 	.word	0x08005790
 80055d0:	08005790 	.word	0x08005790
 80055d4:	08005790 	.word	0x08005790
 80055d8:	08005794 	.word	0x08005794

080055dc <memset>:
 80055dc:	4402      	add	r2, r0
 80055de:	4603      	mov	r3, r0
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d100      	bne.n	80055e6 <memset+0xa>
 80055e4:	4770      	bx	lr
 80055e6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ea:	e7f9      	b.n	80055e0 <memset+0x4>

080055ec <_init>:
 80055ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ee:	bf00      	nop
 80055f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055f2:	bc08      	pop	{r3}
 80055f4:	469e      	mov	lr, r3
 80055f6:	4770      	bx	lr

080055f8 <_fini>:
 80055f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fa:	bf00      	nop
 80055fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055fe:	bc08      	pop	{r3}
 8005600:	469e      	mov	lr, r3
 8005602:	4770      	bx	lr
