--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml loopback.twx loopback.ncd -o loopback.twr loopback.pcf -ucf
exam1.ucf

Design file:              loopback.ncd
Physical constraint file: loopback.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_1 = PERIOD TIMEGRP "clk_in" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clkControl/dcm_sp_inst/CLKIN
  Logical resource: clkControl/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkControl/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_2 = PERIOD TIMEGRP "v_clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: r0_OBUF1/CLK
  Logical resource: Mshreg_r0_OBUF/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: r2_OBUF1/CLK
  Logical resource: Mshreg_g1_OBUF/CLK
  Location pin: SLICE_X0Y55.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: r2_OBUF1/CLK
  Logical resource: Mshreg_r1_OBUF/CLK
  Location pin: SLICE_X0Y55.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 
/ 0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 445 paths analyzed, 92 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.797ns.
--------------------------------------------------------------------------------

Paths for end point v_sync (SLICE_X0Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmp_v_sync (FF)
  Destination:          v_sync (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.710 - 0.665)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmp_v_sync to v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.CQ       Tcko                  0.447   tmp_v_sync
                                                       tmp_v_sync
    SLICE_X0Y2.AX        net (fanout=1)        2.774   tmp_v_sync
    SLICE_X0Y2.CLK       Tdick                 0.086   v_sync_OBUF
                                                       v_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.533ns logic, 2.774ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point h_sync (SLICE_X0Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmp_h_sync (FF)
  Destination:          h_sync (FF)
  Requirement:          39.998ns
  Data Path Delay:      3.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.708 - 0.663)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmp_h_sync to h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.DQ       Tcko                  0.447   tmp_h_sync
                                                       tmp_h_sync
    SLICE_X0Y3.AX        net (fanout=1)        2.551   tmp_h_sync
    SLICE_X0Y3.CLK       Tdick                 0.086   h_sync_OBUF
                                                       h_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (0.533ns logic, 2.551ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point v_counter_9 (SLICE_X5Y35.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_1 (FF)
  Destination:          v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      2.971ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_1 to v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.CQ       Tcko                  0.391   v_counter<2>
                                                       v_counter_1
    SLICE_X6Y32.B3       net (fanout=4)        0.719   v_counter<1>
    SLICE_X6Y32.COUT     Topcyb                0.375   Mcount_v_counter_cy<3>
                                                       v_counter<1>_rt
                                                       Mcount_v_counter_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<3>
    SLICE_X6Y33.COUT     Tbyp                  0.076   Mcount_v_counter_cy<7>
                                                       Mcount_v_counter_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<7>
    SLICE_X6Y34.BMUX     Tcinb                 0.260   Result<9>1
                                                       Mcount_v_counter_xor<9>
    SLICE_X5Y35.C1       net (fanout=1)        0.822   Result<9>1
    SLICE_X5Y35.CLK      Tas                   0.322   v_counter<9>
                                                       v_counter_9_rstpot
                                                       v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (1.424ns logic, 1.547ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_2 (FF)
  Destination:          v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      2.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_2 to v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.391   v_counter<2>
                                                       v_counter_2
    SLICE_X6Y32.C3       net (fanout=4)        0.708   v_counter<2>
    SLICE_X6Y32.COUT     Topcyc                0.295   Mcount_v_counter_cy<3>
                                                       v_counter<2>_rt
                                                       Mcount_v_counter_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<3>
    SLICE_X6Y33.COUT     Tbyp                  0.076   Mcount_v_counter_cy<7>
                                                       Mcount_v_counter_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<7>
    SLICE_X6Y34.BMUX     Tcinb                 0.260   Result<9>1
                                                       Mcount_v_counter_xor<9>
    SLICE_X5Y35.C1       net (fanout=1)        0.822   Result<9>1
    SLICE_X5Y35.CLK      Tas                   0.322   v_counter<9>
                                                       v_counter_9_rstpot
                                                       v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (1.344ns logic, 1.536ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_0 (FF)
  Destination:          v_counter_9 (FF)
  Requirement:          39.998ns
  Data Path Delay:      2.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         v_clk rising at 0.000ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_0 to v_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.391   v_counter<2>
                                                       v_counter_0
    SLICE_X6Y32.A5       net (fanout=3)        0.557   v_counter<0>
    SLICE_X6Y32.COUT     Topcya                0.395   Mcount_v_counter_cy<3>
                                                       Mcount_v_counter_lut<0>_INV_0
                                                       Mcount_v_counter_cy<3>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<3>
    SLICE_X6Y33.COUT     Tbyp                  0.076   Mcount_v_counter_cy<7>
                                                       Mcount_v_counter_cy<7>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   Mcount_v_counter_cy<7>
    SLICE_X6Y34.BMUX     Tcinb                 0.260   Result<9>1
                                                       Mcount_v_counter_xor<9>
    SLICE_X5Y35.C1       net (fanout=1)        0.822   Result<9>1
    SLICE_X5Y35.CLK      Tas                   0.322   v_counter<9>
                                                       v_counter_9_rstpot
                                                       v_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.444ns logic, 1.385ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tmp_v_sync (SLICE_X4Y34.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_2 (FF)
  Destination:          tmp_v_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_2 to tmp_v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.198   v_counter<2>
                                                       v_counter_2
    SLICE_X4Y34.C6       net (fanout=4)        0.038   v_counter<2>
    SLICE_X4Y34.CLK      Tah         (-Th)    -0.197   tmp_v_sync
                                                       v_counter[9]_INV_13_o1
                                                       tmp_v_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.395ns logic, 0.038ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point v_counter_7 (SLICE_X5Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_7 (FF)
  Destination:          v_counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_7 to v_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y35.AQ       Tcko                  0.198   v_counter<9>
                                                       v_counter_7
    SLICE_X5Y35.A6       net (fanout=4)        0.031   v_counter<7>
    SLICE_X5Y35.CLK      Tah         (-Th)    -0.215   v_counter<9>
                                                       v_counter_7_rstpot
                                                       v_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point v_counter_0 (SLICE_X5Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_0 (FF)
  Destination:          v_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         v_clk rising at 39.998ns
  Destination Clock:    v_clk rising at 39.998ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_0 to v_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.198   v_counter<2>
                                                       v_counter_0
    SLICE_X5Y34.A6       net (fanout=3)        0.032   v_counter<0>
    SLICE_X5Y34.CLK      Tah         (-Th)    -0.215   v_counter<2>
                                                       v_counter_0_rstpot
                                                       v_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clkfx = PERIOD TIMEGRP "clkControl_clkfx" TS_1 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.268ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkControl/clkout2_buf/I0
  Logical resource: clkControl/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkControl/clkfx
--------------------------------------------------------------------------------
Slack: 38.998ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: r0_OBUF1/CLK
  Logical resource: Mshreg_r0_OBUF/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------
Slack: 38.998ns (period - min period limit)
  Period: 39.998ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: r2_OBUF1/CLK
  Logical resource: Mshreg_g1_OBUF/CLK
  Location pin: SLICE_X0Y55.CLK
  Clock network: v_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.659ns.
--------------------------------------------------------------------------------

Paths for end point siwua (SLICE_X22Y28.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd3 (FF)
  Destination:          siwua (FF)
  Requirement:          16.666ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.607 - 0.697)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd3 to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.447   state_FSM_FFd6
                                                       state_FSM_FFd3
    SLICE_X22Y28.A5      net (fanout=2)        1.646   state_FSM_FFd3
    SLICE_X22Y28.CLK     Tas                   0.341   siwua_OBUF
                                                       siwua_rstpot1_INV_0
                                                       siwua
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (0.788ns logic, 1.646ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point wr_l (SLICE_X23Y57.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd5 (FF)
  Destination:          wr_l (FF)
  Requirement:          16.666ns
  Data Path Delay:      1.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.239 - 0.263)
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd5 to wr_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.CQ      Tcko                  0.447   state_FSM_FFd6
                                                       state_FSM_FFd5
    SLICE_X23Y57.D4      net (fanout=2)        1.116   state_FSM_FFd5
    SLICE_X23Y57.CLK     Tas                   0.322   wr_l_OBUF
                                                       wr_l_rstpot1_INV_0
                                                       wr_l
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.769ns logic, 1.116ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd5 (SLICE_X20Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd6 (FF)
  Destination:          state_FSM_FFd5 (FF)
  Requirement:          16.666ns
  Data Path Delay:      1.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 0.000ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd6 to state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.DQ      Tcko                  0.447   state_FSM_FFd6
                                                       state_FSM_FFd6
    SLICE_X20Y48.CX      net (fanout=1)        1.202   state_FSM_FFd6
    SLICE_X20Y48.CLK     Tdick                 0.086   state_FSM_FFd6
                                                       state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.533ns logic, 1.202ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mshreg_state_FSM_FFd3 (SLICE_X20Y48.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd5 (FF)
  Destination:          Mshreg_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd5 to Mshreg_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.CQ      Tcko                  0.234   state_FSM_FFd6
                                                       state_FSM_FFd5
    SLICE_X20Y48.AI      net (fanout=2)        0.121   state_FSM_FFd5
    SLICE_X20Y48.CLK     Tdh         (-Th)    -0.030   state_FSM_FFd6
                                                       Mshreg_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.264ns logic, 0.121ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd11 (SLICE_X20Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd11 (FF)
  Destination:          state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd11 to state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.DQ      Tcko                  0.234   state_FSM_FFd11
                                                       state_FSM_FFd11
    SLICE_X20Y50.D6      net (fanout=2)        0.022   state_FSM_FFd11
    SLICE_X20Y50.CLK     Tah         (-Th)    -0.197   state_FSM_FFd11
                                                       state_FSM_FFd11-In1
                                                       state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.431ns logic, 0.022ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd8 (SLICE_X20Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd9 (FF)
  Destination:          state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         d_clk rising at 16.666ns
  Destination Clock:    d_clk rising at 16.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd9 to state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.234   state_FSM_FFd10
                                                       state_FSM_FFd9
    SLICE_X20Y49.BX      net (fanout=3)        0.295   state_FSM_FFd9
    SLICE_X20Y49.CLK     Tckdi       (-Th)    -0.041   state_FSM_FFd10
                                                       state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.275ns logic, 0.295ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkControl_clk0 = PERIOD TIMEGRP "clkControl_clk0" TS_1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.936ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkControl/clkout1_buf/I0
  Logical resource: clkControl/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clkControl/clk0
--------------------------------------------------------------------------------
Slack: 15.666ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: state_FSM_FFd6/CLK
  Logical resource: Mshreg_state_FSM_FFd3/CLK
  Location pin: SLICE_X20Y48.CLK
  Clock network: d_clk
--------------------------------------------------------------------------------
Slack: 15.666ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: state_FSM_FFd6/CLK
  Logical resource: Mshreg_state_FSM_FFd1/CLK
  Location pin: SLICE_X20Y48.CLK
  Clock network: d_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 8 failing endpoints
 8 timing errors detected.
 Minimum allowable offset is   6.135ns.
--------------------------------------------------------------------------------

Paths for end point b2 (P2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.468ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               b2_OBUF1 (FF)
  Destination:          b2 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Delay:     0.724ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to b2_OBUF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y55.CLK      net (fanout=12)       1.174   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (-3.620ns logic, 4.344ns route)

  Maximum Data Path at Slow Process Corner: b2_OBUF1 to b2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.BMUX     Tshcko                0.488   r2_OBUF1
                                                       b2_OBUF1
    P2.O                 net (fanout=1)        1.867   b2_OBUF1
    P2.PAD               Tioop                 2.381   b2
                                                       b2_OBUF
                                                       b2
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (2.869ns logic, 1.867ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point g1 (P8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.186ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               g1_OBUF1 (FF)
  Destination:          g1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.454ns (Levels of Logic = 1)
  Clock Path Delay:     0.724ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to g1_OBUF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y55.CLK      net (fanout=12)       1.174   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (-3.620ns logic, 4.344ns route)

  Maximum Data Path at Slow Process Corner: g1_OBUF1 to g1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.AMUX     Tshcko                0.488   r2_OBUF1
                                                       g1_OBUF1
    P8.O                 net (fanout=1)        1.585   g1_OBUF1
    P8.PAD               Tioop                 2.381   g1
                                                       g1_OBUF
                                                       g1
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (2.869ns logic, 1.585ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point r1 (P11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               r1_OBUF1 (FF)
  Destination:          r1 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Requirement:          5.667ns
  Data Path Delay:      4.439ns (Levels of Logic = 1)
  Clock Path Delay:     0.724ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: clk_in to r1_OBUF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.790   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.923   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.670   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -4.730   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.577   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y55.CLK      net (fanout=12)       1.174   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (-3.620ns logic, 4.344ns route)

  Maximum Data Path at Slow Process Corner: r1_OBUF1 to r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.AQ       Tcko                  0.447   r2_OBUF1
                                                       r1_OBUF1
    P11.O                net (fanout=1)        1.611   r1_OBUF1
    P11.PAD              Tioop                 2.381   r1
                                                       r1_OBUF
                                                       r1
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (2.828ns logic, 1.611ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point r0 (P12.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.033ns (clock arrival + clock path + data path - uncertainty)
  Source:               r0_OBUF1 (FF)
  Destination:          r0 (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Delay:     0.178ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to r0_OBUF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y52.CLK      net (fanout=12)       0.561   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (-2.219ns logic, 2.397ns route)

  Minimum Data Path at Fast Process Corner: r0_OBUF1 to r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.234   r0_OBUF1
                                                       r0_OBUF1
    P12.O                net (fanout=1)        0.900   r0_OBUF1
    P12.PAD              Tioop                 1.396   r0
                                                       r0_OBUF
                                                       r0
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.630ns logic, 0.900ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point h_sync (P33.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.035ns (clock arrival + clock path + data path - uncertainty)
  Source:               h_sync (FF)
  Destination:          h_sync (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Delay:     0.180ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y3.CLK       net (fanout=12)       0.563   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (-2.219ns logic, 2.399ns route)

  Minimum Data Path at Fast Process Corner: h_sync to h_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y3.AQ        Tcko                  0.234   h_sync_OBUF
                                                       h_sync
    P33.O                net (fanout=1)        0.900   h_sync_OBUF
    P33.PAD              Tioop                 1.396   h_sync
                                                       h_sync_OBUF
                                                       h_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.630ns logic, 0.900ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point v_sync (P35.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.037ns (clock arrival + clock path + data path - uncertainty)
  Source:               v_sync (FF)
  Destination:          v_sync (PAD)
  Source Clock:         v_clk rising at 0.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Delay:     0.182ns (Levels of Logic = 4)
  Clock Uncertainty:    0.675ns

  Clock Uncertainty:          0.675ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.999ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: clk_in to v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.321   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.239   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.366   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLKFX       Tdmcko_CLKFX         -2.721   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.231   clkControl/clkfx
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clkControl/clkout2_buf
                                                       clkControl/clkout2_buf
    SLICE_X0Y2.CLK       net (fanout=12)       0.565   v_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (-2.219ns logic, 2.401ns route)

  Minimum Data Path at Fast Process Corner: v_sync to v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AQ        Tcko                  0.234   v_sync_OBUF
                                                       v_sync
    P35.O                net (fanout=1)        0.900   v_sync_OBUF
    P35.PAD              Tioop                 1.396   v_sync
                                                       v_sync_OBUF
                                                       v_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.630ns logic, 0.900ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.363ns.
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd6 (SLICE_X20Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               txe_l (PAD)
  Destination:          state_FSM_FFd6 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 2)
  Clock Path Delay:     0.563ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: txe_l to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.310   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp3.IMUX.2
    SLICE_X20Y48.D5      net (fanout=2)        2.052   txe_l_IBUF
    SLICE_X20Y48.CLK     Tas                   0.289   state_FSM_FFd6
                                                       state_FSM_FFd6-In1
                                                       state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.599ns logic, 2.052ns route)
                                                       (43.8% logic, 56.2% route)

  Minimum Clock Path at Slow Process Corner: clk_in to state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y48.CLK     net (fanout=7)        0.689   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (-2.911ns logic, 3.474ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd10 (SLICE_X20Y49.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.848ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxf_l (PAD)
  Destination:          state_FSM_FFd10 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 2)
  Clock Path Delay:     0.563ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: rxf_l to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 1.310   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp3.IMUX.1
    SLICE_X20Y49.D5      net (fanout=2)        1.841   rxf_l_IBUF
    SLICE_X20Y49.CLK     Tas                   0.289   state_FSM_FFd10
                                                       state_FSM_FFd10-In1
                                                       state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.599ns logic, 1.841ns route)
                                                       (46.5% logic, 53.5% route)

  Minimum Clock Path at Slow Process Corner: clk_in to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y49.CLK     net (fanout=7)        0.689   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (-2.911ns logic, 3.474ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X20Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.875ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               txe_l (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 2)
  Clock Path Delay:     0.563ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: txe_l to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.310   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp3.IMUX.2
    SLICE_X20Y49.A6      net (fanout=2)        1.814   txe_l_IBUF
    SLICE_X20Y49.CLK     Tas                   0.289   state_FSM_FFd10
                                                       state_FSM_FFd7-In1
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (1.599ns logic, 1.814ns route)
                                                       (46.9% logic, 53.1% route)

  Minimum Clock Path at Slow Process Corner: clk_in to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.684   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.696   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.586   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -3.897   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.503   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y49.CLK     net (fanout=7)        0.689   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (-2.911ns logic, 3.474ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd11 (SLICE_X20Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.639ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rxf_l (PAD)
  Destination:          state_FSM_FFd11 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.036ns (Levels of Logic = 2)
  Clock Path Delay:     0.622ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rxf_l to state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 0.763   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp3.IMUX.1
    SLICE_X20Y50.D4      net (fanout=2)        1.076   rxf_l_IBUF
    SLICE_X20Y50.CLK     Tah         (-Th)    -0.197   state_FSM_FFd11
                                                       state_FSM_FFd11-In1
                                                       state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.960ns logic, 1.076ns route)
                                                       (47.2% logic, 52.8% route)

  Maximum Clock Path at Fast Process Corner: clk_in to state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y50.CLK     net (fanout=7)        0.828   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (-2.184ns logic, 2.806ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd7 (SLICE_X20Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.676ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               txe_l (PAD)
  Destination:          state_FSM_FFd7 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.074ns (Levels of Logic = 2)
  Clock Path Delay:     0.623ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: txe_l to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 0.763   txe_l
                                                       txe_l
                                                       txe_l_IBUF
                                                       ProtoComp3.IMUX.2
    SLICE_X20Y49.A6      net (fanout=2)        1.114   txe_l_IBUF
    SLICE_X20Y49.CLK     Tah         (-Th)    -0.197   state_FSM_FFd10
                                                       state_FSM_FFd7-In1
                                                       state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.960ns logic, 1.114ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Clock Path at Fast Process Corner: clk_in to state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y49.CLK     net (fanout=7)        0.829   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (-2.184ns logic, 2.807ns route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd10 (SLICE_X20Y49.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.704ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rxf_l (PAD)
  Destination:          state_FSM_FFd10 (FF)
  Destination Clock:    d_clk rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.102ns (Levels of Logic = 2)
  Clock Path Delay:     0.623ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: rxf_l to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 0.763   rxf_l
                                                       rxf_l
                                                       rxf_l_IBUF
                                                       ProtoComp3.IMUX.1
    SLICE_X20Y49.D5      net (fanout=2)        1.142   rxf_l_IBUF
    SLICE_X20Y49.CLK     Tah         (-Th)    -0.197   state_FSM_FFd10
                                                       state_FSM_FFd10-In1
                                                       state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.960ns logic, 1.142ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Clock Path at Fast Process Corner: clk_in to state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P84.I                Tiopi                 0.367   clk_in
                                                       clk_in
                                                       clkControl/clkin1_buf
                                                       ProtoComp3.IMUX.3
    BUFIO2_X3Y11.I       net (fanout=1)        1.301   clkControl/clkin1
    BUFIO2_X3Y11.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.415   clkControl/dcm_sp_inst_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.744   clkControl/dcm_sp_inst
                                                       clkControl/dcm_sp_inst
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.262   clkControl/clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   clkControl/clkout1_buf
                                                       clkControl/clkout1_buf
    SLICE_X20Y49.CLK     net (fanout=7)        0.829   d_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (-2.184ns logic, 2.807ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_1                           |     16.666ns|      8.000ns|      2.659ns|            0|            0|            0|          463|
| TS_clkControl_clkfx           |     39.998ns|      3.797ns|          N/A|            0|            0|          445|            0|
| TS_clkControl_clk0            |     16.666ns|      2.659ns|          N/A|            0|            0|           18|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rxf_l       |    3.152(R)|      SLOW  |   -1.139(R)|      FAST  |d_clk             |   0.000|
txe_l       |    3.363(R)|      SLOW  |   -1.176(R)|      FAST  |d_clk             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b0          |         5.720(R)|      SLOW  |         2.089(R)|      FAST  |v_clk             |   0.000|
b1          |         5.693(R)|      SLOW  |         2.062(R)|      FAST  |v_clk             |   0.000|
b2          |         6.135(R)|      SLOW  |         2.328(R)|      FAST  |v_clk             |   0.000|
g0          |         5.814(R)|      SLOW  |         2.140(R)|      FAST  |v_clk             |   0.000|
g1          |         5.853(R)|      SLOW  |         2.158(R)|      FAST  |v_clk             |   0.000|
g2          |         5.816(R)|      SLOW  |         2.183(R)|      FAST  |v_clk             |   0.000|
h_sync      |         5.633(R)|      SLOW  |         2.035(R)|      FAST  |v_clk             |   0.000|
oe_l        |         5.579(R)|      SLOW  |         2.630(R)|      FAST  |d_clk             |   0.000|
r0          |         5.631(R)|      SLOW  |         2.033(R)|      FAST  |v_clk             |   0.000|
r1          |         5.838(R)|      SLOW  |         2.167(R)|      FAST  |v_clk             |   0.000|
r2          |         5.809(R)|      SLOW  |         2.150(R)|      FAST  |v_clk             |   0.000|
rd_l        |         5.565(R)|      SLOW  |         2.638(R)|      FAST  |d_clk             |   0.000|
siwua       |         5.358(R)|      SLOW  |         2.473(R)|      FAST  |d_clk             |   0.000|
v_sync      |         5.635(R)|      SLOW  |         2.037(R)|      FAST  |v_clk             |   0.000|
wr_l        |         5.362(R)|      SLOW  |         2.508(R)|      FAST  |d_clk             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.797|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_in";
Worst Case Data Window 2.224; Ideal Clock Offset To Actual Clock -1.999; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rxf_l             |    3.152(R)|      SLOW  |   -1.139(R)|      FAST  |    5.848|    1.639|        2.104|
txe_l             |    3.363(R)|      SLOW  |   -1.176(R)|      FAST  |    5.637|    1.676|        1.980|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.363|         -  |      -1.139|         -  |    5.637|    1.639|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "clk_in";
Bus Skew: 0.777 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
b0                                             |        5.720|      SLOW  |        2.089|      FAST  |         0.362|
b1                                             |        5.693|      SLOW  |        2.062|      FAST  |         0.335|
b2                                             |        6.135|      SLOW  |        2.328|      FAST  |         0.777|
g0                                             |        5.814|      SLOW  |        2.140|      FAST  |         0.456|
g1                                             |        5.853|      SLOW  |        2.158|      FAST  |         0.495|
g2                                             |        5.816|      SLOW  |        2.183|      FAST  |         0.458|
h_sync                                         |        5.633|      SLOW  |        2.035|      FAST  |         0.275|
oe_l                                           |        5.579|      SLOW  |        2.630|      FAST  |         0.221|
r0                                             |        5.631|      SLOW  |        2.033|      FAST  |         0.273|
r1                                             |        5.838|      SLOW  |        2.167|      FAST  |         0.480|
r2                                             |        5.809|      SLOW  |        2.150|      FAST  |         0.451|
rd_l                                           |        5.565|      SLOW  |        2.638|      FAST  |         0.207|
siwua                                          |        5.358|      SLOW  |        2.473|      FAST  |         0.000|
v_sync                                         |        5.635|      SLOW  |        2.037|      FAST  |         0.277|
wr_l                                           |        5.362|      SLOW  |        2.508|      FAST  |         0.004|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 8  Score: 1342  (Setup/Max: 1342, Hold: 0)

Constraints cover 482 paths, 0 nets, and 213 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   3.363ns
   Minimum output required time after clock:   6.135ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 08 12:11:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



